ST / ST_Events-old

Important changes to repositories hosted on mbed.com

Mbed hosted mercurial repositories are deprecated and are due to be permanently deleted in July 2026.

To keep a copy of this software download the repository Zip archive or clone locally using Mercurial.

It is also possible to export all your personal repositories from the account settings page.

Dependents:   HelloWorld_CCA01M1 HelloWorld_CCA02M1 CI-data-logger-server HelloWorld_CCA02M1 ... more

This is a fork of the events subdirectory of https://github.com/ARMmbed/mbed-os.

Note, you must import this library with import name: events!!!

targets/targets.json@9363:c1f649d5f814, 2016-11-23 (annotated)

Committer:
bcostm
Date:
Wed Nov 23 18:25:16 2016 +0100
Revision:
9363:c1f649d5f814
Parent:
9315:31961099515f
Child:
9369:3bb288c36640
Add GCC_ARM files and fix errors during GCC build

Who changed what in which revision?

UserRevisionLine numberNew contents of line
Christopher Haster 8332:5fce745004b6 1 {
Christopher Haster 8332:5fce745004b6 2 "Target": {
Christopher Haster 8332:5fce745004b6 3 "core": null,
Christopher Haster 8332:5fce745004b6 4 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 5 "supported_toolchains": null,
Christopher Haster 8332:5fce745004b6 6 "extra_labels": [],
Christopher Haster 8332:5fce745004b6 7 "is_disk_virtual": false,
Christopher Haster 8332:5fce745004b6 8 "macros": [],
Christopher Haster 8332:5fce745004b6 9 "device_has": [],
Christopher Haster 8332:5fce745004b6 10 "features": [],
Christopher Haster 8332:5fce745004b6 11 "detect_code": [],
Christopher Haster 8332:5fce745004b6 12 "public": false,
Christopher Haster 8332:5fce745004b6 13 "default_lib": "std"
Christopher Haster 8332:5fce745004b6 14 },
Jimmy Brisson 8524:ddc94648bd40 15 "Super_Target": {
Jimmy Brisson 8524:ddc94648bd40 16 "inherits": ["Target"],
Jimmy Brisson 8524:ddc94648bd40 17 "core": "Cortex-M4",
Jimmy Brisson 8527:7bb374e8c313 18 "features_add": ["UVISOR", "BLE", "CLIENT", "IPV4", "IPV6"],
Jimmy Brisson 8527:7bb374e8c313 19 "supported_toolchains": ["ARM"]
Jimmy Brisson 8524:ddc94648bd40 20 },
Christopher Haster 8332:5fce745004b6 21 "CM4_UARM": {
Christopher Haster 8332:5fce745004b6 22 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 23 "core": "Cortex-M4",
Christopher Haster 8332:5fce745004b6 24 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 25 "public": false,
Christopher Haster 8332:5fce745004b6 26 "supported_toolchains": ["uARM"],
Christopher Haster 8332:5fce745004b6 27 "default_lib": "small"
Christopher Haster 8332:5fce745004b6 28 },
Christopher Haster 8332:5fce745004b6 29 "CM4_ARM": {
Christopher Haster 8332:5fce745004b6 30 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 31 "core": "Cortex-M4",
Christopher Haster 8332:5fce745004b6 32 "public": false,
Christopher Haster 8332:5fce745004b6 33 "supported_toolchains": ["ARM"]
Christopher Haster 8332:5fce745004b6 34 },
Christopher Haster 8332:5fce745004b6 35 "CM4F_UARM": {
Christopher Haster 8332:5fce745004b6 36 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 37 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 38 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 39 "public": false,
Christopher Haster 8332:5fce745004b6 40 "supported_toolchains": ["uARM"],
Christopher Haster 8332:5fce745004b6 41 "default_lib": "small"
Christopher Haster 8332:5fce745004b6 42 },
Christopher Haster 8332:5fce745004b6 43 "CM4F_ARM": {
Christopher Haster 8332:5fce745004b6 44 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 45 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 46 "public": false,
Christopher Haster 8332:5fce745004b6 47 "supported_toolchains": ["ARM"]
Christopher Haster 8332:5fce745004b6 48 },
Christopher Haster 8332:5fce745004b6 49 "LPCTarget": {
Christopher Haster 8332:5fce745004b6 50 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 51 "post_binary_hook": {"function": "LPCTargetCode.lpc_patch"},
Christopher Haster 8332:5fce745004b6 52 "public": false
Christopher Haster 8332:5fce745004b6 53 },
Christopher Haster 8332:5fce745004b6 54 "LPC11C24": {
Christopher Haster 8332:5fce745004b6 55 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 56 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 57 "extra_labels": ["NXP", "LPC11XX_11CXX", "LPC11CXX"],
Christopher Haster 8332:5fce745004b6 58 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Sarah Marsh 8472:da9bd832dfd1 59 "device_has": ["ANALOGIN", "CAN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 60 "device_name": "LPC11C24FBD48/301"
Christopher Haster 8332:5fce745004b6 61 },
Christopher Haster 8332:5fce745004b6 62 "LPC1114": {
Christopher Haster 8332:5fce745004b6 63 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 64 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 65 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 66 "extra_labels": ["NXP", "LPC11XX_11CXX", "LPC11XX"],
Christopher Haster 8332:5fce745004b6 67 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
Christopher Haster 8332:5fce745004b6 68 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 69 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 70 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 71 "device_name": "LPC1114FN28/102"
Christopher Haster 8332:5fce745004b6 72 },
Christopher Haster 8332:5fce745004b6 73 "LPC11U24": {
Christopher Haster 8332:5fce745004b6 74 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 75 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 76 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 77 "extra_labels": ["NXP", "LPC11UXX", "LPC11U24_401"],
Christopher Haster 8332:5fce745004b6 78 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 79 "detect_code": ["1040"],
Christopher Haster 8332:5fce745004b6 80 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOCALFILESYSTEM", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SEMIHOST", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 81 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 82 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 83 "device_name": "LPC11U24FBD48/401"
Christopher Haster 8332:5fce745004b6 84 },
Christopher Haster 8332:5fce745004b6 85 "OC_MBUINO": {
Christopher Haster 8332:5fce745004b6 86 "inherits": ["LPC11U24"],
Christopher Haster 8332:5fce745004b6 87 "macros": ["TARGET_LPC11U24"],
Christopher Haster 8332:5fce745004b6 88 "extra_labels": ["NXP", "LPC11UXX"],
Christopher Haster 8332:5fce745004b6 89 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 90 "release_versions": ["2"]
Christopher Haster 8332:5fce745004b6 91 },
Christopher Haster 8332:5fce745004b6 92 "LPC11U24_301": {
Christopher Haster 8332:5fce745004b6 93 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 94 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 95 "extra_labels": ["NXP", "LPC11UXX"],
Christopher Haster 8332:5fce745004b6 96 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Sarah Marsh 8472:da9bd832dfd1 97 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOCALFILESYSTEM", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SEMIHOST", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 98 "device_name": "LPC11U24FHI33/301"
Christopher Haster 8332:5fce745004b6 99 },
Christopher Haster 8332:5fce745004b6 100 "LPC11U34_421": {
Christopher Haster 8332:5fce745004b6 101 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 102 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 103 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 104 "extra_labels": ["NXP", "LPC11UXX"],
Christopher Haster 8332:5fce745004b6 105 "supported_toolchains": ["ARM", "uARM", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 106 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
Sarah Marsh 8472:da9bd832dfd1 107 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 108 "device_name": "LPC11U34FBD48/311"
Christopher Haster 8332:5fce745004b6 109 },
Christopher Haster 8332:5fce745004b6 110 "MICRONFCBOARD": {
Christopher Haster 8332:5fce745004b6 111 "inherits": ["LPC11U34_421"],
Christopher Haster 8332:5fce745004b6 112 "macros": ["LPC11U34_421", "APPNEARME_MICRONFCBOARD"],
Christopher Haster 8332:5fce745004b6 113 "extra_labels_add": ["APPNEARME_MICRONFCBOARD"],
Sarah Marsh 8472:da9bd832dfd1 114 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 115 "device_name": "LPC11U34FBD48/311"
Christopher Haster 8332:5fce745004b6 116 },
Christopher Haster 8332:5fce745004b6 117 "LPC11U35_401": {
Christopher Haster 8332:5fce745004b6 118 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 119 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 120 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 121 "extra_labels": ["NXP", "LPC11UXX"],
Christopher Haster 8332:5fce745004b6 122 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
Christopher Haster 8332:5fce745004b6 123 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
Christopher Haster 8332:5fce745004b6 124 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 125 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 126 "device_name": "LPC11U35FBD48/401"
Christopher Haster 8332:5fce745004b6 127 },
Christopher Haster 8332:5fce745004b6 128 "LPC11U35_501": {
Christopher Haster 8332:5fce745004b6 129 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 130 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 131 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 132 "extra_labels": ["NXP", "LPC11UXX", "MCU_LPC11U35_501"],
Christopher Haster 8332:5fce745004b6 133 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
Christopher Haster 8332:5fce745004b6 134 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
Christopher Haster 8332:5fce745004b6 135 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 136 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 137 "device_name": "LPC11U35FHI33/501"
Christopher Haster 8332:5fce745004b6 138 },
Christopher Haster 8332:5fce745004b6 139 "LPC11U35_501_IBDAP": {
Christopher Haster 8332:5fce745004b6 140 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 141 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 142 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 143 "extra_labels": ["NXP", "LPC11UXX", "MCU_LPC11U35_501"],
Christopher Haster 8332:5fce745004b6 144 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
Christopher Haster 8332:5fce745004b6 145 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
Sarah Marsh 8472:da9bd832dfd1 146 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 147 "device_name": "LPC11U35FHI33/501"
Christopher Haster 8332:5fce745004b6 148 },
Christopher Haster 8332:5fce745004b6 149 "XADOW_M0": {
Christopher Haster 8332:5fce745004b6 150 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 151 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 152 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 153 "extra_labels": ["NXP", "LPC11UXX", "MCU_LPC11U35_501"],
Christopher Haster 8332:5fce745004b6 154 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
Christopher Haster 8332:5fce745004b6 155 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
Christopher Haster 8332:5fce745004b6 156 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 157 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 158 "device_name": "LPC11U35FHI33/501"
Christopher Haster 8332:5fce745004b6 159 },
Christopher Haster 8332:5fce745004b6 160 "LPC11U35_Y5_MBUG": {
Christopher Haster 8332:5fce745004b6 161 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 162 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 163 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 164 "extra_labels": ["NXP", "LPC11UXX", "MCU_LPC11U35_501"],
Christopher Haster 8332:5fce745004b6 165 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
Christopher Haster 8332:5fce745004b6 166 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
Sarah Marsh 8472:da9bd832dfd1 167 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 168 "device_name": "LPC11U35FHI33/501"
Christopher Haster 8332:5fce745004b6 169 },
Christopher Haster 8332:5fce745004b6 170 "LPC11U37_501": {
Christopher Haster 8332:5fce745004b6 171 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 172 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 173 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 174 "extra_labels": ["NXP", "LPC11UXX"],
Christopher Haster 8332:5fce745004b6 175 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
Sarah Marsh 8472:da9bd832dfd1 176 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 177 "device_name": "LPC11U37FBD64/501"
Christopher Haster 8332:5fce745004b6 178 },
Christopher Haster 8332:5fce745004b6 179 "LPCCAPPUCCINO": {
Christopher Haster 8332:5fce745004b6 180 "inherits": ["LPC11U37_501"],
Sarah Marsh 8472:da9bd832dfd1 181 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
Sarah Marsh 8472:da9bd832dfd1 182 "device_name": "LPC11U37FBD64/501"
Christopher Haster 8332:5fce745004b6 183 },
Christopher Haster 8332:5fce745004b6 184 "ARCH_GPRS": {
Christopher Haster 8332:5fce745004b6 185 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 186 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 187 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 188 "extra_labels": ["NXP", "LPC11UXX", "LPC11U37_501"],
Christopher Haster 8332:5fce745004b6 189 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
Christopher Haster 8332:5fce745004b6 190 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 191 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
Christopher Haster 8332:5fce745004b6 192 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 193 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 194 "device_name": "LPC11U37FBD64/501"
Christopher Haster 8332:5fce745004b6 195 },
Christopher Haster 8332:5fce745004b6 196 "LPC11U68": {
Christopher Haster 8332:5fce745004b6 197 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 198 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 199 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 200 "extra_labels": ["NXP", "LPC11U6X"],
Christopher Haster 8332:5fce745004b6 201 "supported_toolchains": ["ARM", "uARM", "GCC_CR", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 202 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 203 "detect_code": ["1168"],
Christopher Haster 8332:5fce745004b6 204 "device_has": ["ANALOGIN", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI"],
Christopher Haster 8332:5fce745004b6 205 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 206 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 207 "device_name": "LPC11U68JBD100"
Christopher Haster 8332:5fce745004b6 208 },
Christopher Haster 8332:5fce745004b6 209 "LPC1347": {
Christopher Haster 8332:5fce745004b6 210 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 211 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 212 "extra_labels": ["NXP", "LPC13XX"],
Christopher Haster 8332:5fce745004b6 213 "supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 214 "device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 215 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 216 "device_name": "LPC1347FBD48"
Christopher Haster 8332:5fce745004b6 217 },
Christopher Haster 8332:5fce745004b6 218 "LPC1549": {
Christopher Haster 8332:5fce745004b6 219 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 220 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 221 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 222 "extra_labels": ["NXP", "LPC15XX"],
Christopher Haster 8332:5fce745004b6 223 "supported_toolchains": ["uARM", "GCC_CR", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 224 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 225 "detect_code": ["1549"],
Christopher Haster 8332:5fce745004b6 226 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "INTERRUPTIN", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SPI", "SPISLAVE"],
Christopher Haster 8332:5fce745004b6 227 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 228 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 229 "device_name": "lpc1549"
Christopher Haster 8332:5fce745004b6 230 },
Christopher Haster 8332:5fce745004b6 231 "LPC1768": {
Christopher Haster 8332:5fce745004b6 232 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 233 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 234 "extra_labels": ["NXP", "LPC176X", "MBED_LPC1768"],
Christopher Haster 8332:5fce745004b6 235 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
Christopher Haster 8332:5fce745004b6 236 "detect_code": ["1010"],
Christopher Haster 8332:5fce745004b6 237 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "DEBUG_AWARENESS", "ERROR_PATTERN", "ETHERNET", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOCALFILESYSTEM", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SEMIHOST", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Sam Grove 8348:c7230cd5f726 238 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 239 "features": ["LWIP"],
Sarah Marsh 8472:da9bd832dfd1 240 "device_name": "LPC1768"
Christopher Haster 8332:5fce745004b6 241 },
Christopher Haster 8332:5fce745004b6 242 "ARCH_PRO": {
Christopher Haster 8332:5fce745004b6 243 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 244 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 245 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
Christopher Haster 8332:5fce745004b6 246 "extra_labels": ["NXP", "LPC176X"],
Christopher Haster 8332:5fce745004b6 247 "macros": ["TARGET_LPC1768"],
Christopher Haster 8332:5fce745004b6 248 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 249 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "DEBUG_AWARENESS", "ERROR_PATTERN", "ETHERNET", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Sam Grove 8348:c7230cd5f726 250 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 251 "features": ["LWIP"],
Sarah Marsh 8472:da9bd832dfd1 252 "device_name": "LPC1768"
Christopher Haster 8332:5fce745004b6 253 },
Christopher Haster 8332:5fce745004b6 254 "UBLOX_C027": {
Christopher Haster 8332:5fce745004b6 255 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 256 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 257 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
Christopher Haster 8332:5fce745004b6 258 "extra_labels": ["NXP", "LPC176X"],
Christopher Haster 8332:5fce745004b6 259 "macros": ["TARGET_LPC1768"],
Christopher Haster 8332:5fce745004b6 260 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 261 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "DEBUG_AWARENESS", "ERROR_RED", "ETHERNET", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Sam Grove 8348:c7230cd5f726 262 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 263 "features": ["LWIP"],
Sarah Marsh 8472:da9bd832dfd1 264 "device_name": "LPC1768"
Christopher Haster 8332:5fce745004b6 265 },
Christopher Haster 8332:5fce745004b6 266 "XBED_LPC1768": {
Christopher Haster 8332:5fce745004b6 267 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 268 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 269 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
Christopher Haster 8332:5fce745004b6 270 "extra_labels": ["NXP", "LPC176X", "XBED_LPC1768"],
Christopher Haster 8332:5fce745004b6 271 "macros": ["TARGET_LPC1768"],
Christopher Haster 8332:5fce745004b6 272 "detect_code": ["1010"],
Sarah Marsh 8472:da9bd832dfd1 273 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "DEBUG_AWARENESS", "ERROR_PATTERN", "ETHERNET", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOCALFILESYSTEM", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SEMIHOST", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 274 "device_name": "LPC1768"
Christopher Haster 8332:5fce745004b6 275 },
Christopher Haster 8332:5fce745004b6 276 "LPC2368": {
Christopher Haster 8332:5fce745004b6 277 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 278 "core": "ARM7TDMI-S",
Christopher Haster 8332:5fce745004b6 279 "extra_labels": ["NXP", "LPC23XX"],
Christopher Haster 8332:5fce745004b6 280 "supported_toolchains": ["GCC_ARM", "GCC_CR"],
Christopher Haster 8332:5fce745004b6 281 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "ERROR_PATTERN", "ETHERNET", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOCALFILESYSTEM", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SEMIHOST", "SERIAL", "SPI", "SPISLAVE", "STDIO_MESSAGES"]
Christopher Haster 8332:5fce745004b6 282 },
Christopher Haster 8332:5fce745004b6 283 "LPC2460": {
Christopher Haster 8332:5fce745004b6 284 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 285 "core": "ARM7TDMI-S",
Christopher Haster 8332:5fce745004b6 286 "extra_labels": ["NXP", "LPC2460"],
Christopher Haster 8332:5fce745004b6 287 "supported_toolchains": ["GCC_ARM"],
Christopher Haster 8332:5fce745004b6 288 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "ERROR_PATTERN", "ETHERNET", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SPI", "SPISLAVE", "STDIO_MESSAGES"]
Christopher Haster 8332:5fce745004b6 289 },
Christopher Haster 8332:5fce745004b6 290 "LPC810": {
Christopher Haster 8332:5fce745004b6 291 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 292 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 293 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 294 "extra_labels": ["NXP", "LPC81X"],
Christopher Haster 8332:5fce745004b6 295 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 296 "supported_toolchains": ["uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 297 "device_has": ["ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PWMOUT", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE"],
Sarah Marsh 8472:da9bd832dfd1 298 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 299 "device_name": "LPC810M021FN8"
Christopher Haster 8332:5fce745004b6 300 },
Christopher Haster 8332:5fce745004b6 301 "LPC812": {
Christopher Haster 8332:5fce745004b6 302 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 303 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 304 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 305 "extra_labels": ["NXP", "LPC81X"],
Christopher Haster 8332:5fce745004b6 306 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 307 "supported_toolchains": ["uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 308 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 309 "detect_code": ["1050"],
Christopher Haster 8332:5fce745004b6 310 "device_has": ["ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PWMOUT", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE"],
Christopher Haster 8332:5fce745004b6 311 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 312 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 313 "device_name": "LPC812M101JDH20"
Christopher Haster 8332:5fce745004b6 314 },
Christopher Haster 8332:5fce745004b6 315 "LPC824": {
Christopher Haster 8332:5fce745004b6 316 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 317 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 318 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 319 "extra_labels": ["NXP", "LPC82X"],
Christopher Haster 8332:5fce745004b6 320 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 321 "supported_toolchains": ["uARM", "GCC_ARM", "GCC_CR", "IAR"],
Christopher Haster 8332:5fce745004b6 322 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 323 "device_has": ["ANALOGIN", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
Christopher Haster 8332:5fce745004b6 324 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 325 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 326 "device_name": "LPC824M201JDH20"
Christopher Haster 8332:5fce745004b6 327 },
Christopher Haster 8332:5fce745004b6 328 "SSCI824": {
Christopher Haster 8332:5fce745004b6 329 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 330 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 331 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 332 "extra_labels": ["NXP", "LPC82X"],
Christopher Haster 8332:5fce745004b6 333 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 334 "supported_toolchains": ["uARM", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 335 "device_has": ["ANALOGIN", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
Christopher Haster 8332:5fce745004b6 336 "default_lib": "small",
Christopher Haster 8332:5fce745004b6 337 "release_versions": ["2"]
Christopher Haster 8332:5fce745004b6 338 },
Christopher Haster 8332:5fce745004b6 339 "LPC4088": {
Christopher Haster 8332:5fce745004b6 340 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 341 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 342 "extra_labels": ["NXP", "LPC408X"],
Christopher Haster 8332:5fce745004b6 343 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 344 "supported_toolchains": ["ARM", "GCC_CR", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 345 "post_binary_hook": {
Christopher Haster 8332:5fce745004b6 346 "function": "LPC4088Code.binary_hook",
Christopher Haster 8332:5fce745004b6 347 "toolchains": ["ARM_STD", "ARM_MICRO"]
Christopher Haster 8332:5fce745004b6 348 },
Christopher Haster 8332:5fce745004b6 349 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "DEBUG_AWARENESS", "ERROR_PATTERN", "ETHERNET", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 350 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 351 "device_name": "LPC4088FBD144"
Christopher Haster 8332:5fce745004b6 352 },
Christopher Haster 8332:5fce745004b6 353 "LPC4088_DM": {
Christopher Haster 8332:5fce745004b6 354 "inherits": ["LPC4088"],
Christopher Haster 8332:5fce745004b6 355 "release_versions": ["2", "5"]
Christopher Haster 8332:5fce745004b6 356 },
Christopher Haster 8332:5fce745004b6 357 "LPC4330_M4": {
Christopher Haster 8332:5fce745004b6 358 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 359 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 360 "extra_labels": ["NXP", "LPC43XX", "LPC4330"],
Christopher Haster 8332:5fce745004b6 361 "supported_toolchains": ["ARM", "GCC_CR", "IAR", "GCC_ARM"],
Sarah Marsh 8472:da9bd832dfd1 362 "device_has": ["ANALOGIN", "ANALOGOUT", "DEBUG_AWARENESS", "ERROR_PATTERN", "ETHERNET", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 363 "device_name": "LPC4330"
Christopher Haster 8332:5fce745004b6 364 },
Christopher Haster 8332:5fce745004b6 365 "LPC4330_M0": {
Christopher Haster 8332:5fce745004b6 366 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 367 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 368 "extra_labels": ["NXP", "LPC43XX", "LPC4330"],
Christopher Haster 8332:5fce745004b6 369 "supported_toolchains": ["ARM", "GCC_CR", "IAR"],
Christopher Haster 8332:5fce745004b6 370 "device_has": ["ANALOGIN", "ANALOGOUT", "DEBUG_AWARENESS", "ERROR_PATTERN", "ETHERNET", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"]
Christopher Haster 8332:5fce745004b6 371 },
Christopher Haster 8332:5fce745004b6 372 "LPC4337": {
Christopher Haster 8332:5fce745004b6 373 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 374 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 375 "extra_labels": ["NXP", "LPC43XX", "LPC4337"],
Christopher Haster 8332:5fce745004b6 376 "supported_toolchains": ["ARM"],
Christopher Haster 8332:5fce745004b6 377 "device_has": ["ANALOGIN", "ANALOGOUT", "DEBUG_AWARENESS", "ERROR_RED", "ETHERNET", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 378 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 379 "device_name": "LPC4337"
Christopher Haster 8332:5fce745004b6 380 },
Christopher Haster 8332:5fce745004b6 381 "LPC1800": {
Christopher Haster 8332:5fce745004b6 382 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 383 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 384 "extra_labels": ["NXP", "LPC43XX"],
Christopher Haster 8332:5fce745004b6 385 "public": false,
Christopher Haster 8332:5fce745004b6 386 "supported_toolchains": ["ARM", "GCC_CR", "IAR"]
Christopher Haster 8332:5fce745004b6 387 },
Christopher Haster 8332:5fce745004b6 388 "LPC11U37H_401": {
Christopher Haster 8332:5fce745004b6 389 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 390 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 391 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 392 "extra_labels": ["NXP", "LPC11UXX"],
Christopher Haster 8332:5fce745004b6 393 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR"],
Christopher Haster 8332:5fce745004b6 394 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 395 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
Christopher Haster 8332:5fce745004b6 396 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 397 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 398 "device_name": "LPC11U37HFBD64/401"
Christopher Haster 8332:5fce745004b6 399 },
Christopher Haster 8332:5fce745004b6 400 "ELEKTOR_COCORICO": {
Christopher Haster 8332:5fce745004b6 401 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 402 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 403 "extra_labels": ["NXP", "LPC81X"],
Christopher Haster 8332:5fce745004b6 404 "supported_toolchains": ["uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 405 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 406 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 407 "detect_code": ["C000"],
Sarah Marsh 8472:da9bd832dfd1 408 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 409 "device_name": "LPC812M101JDH16"
Christopher Haster 8332:5fce745004b6 410 },
Christopher Haster 8332:5fce745004b6 411 "KL05Z": {
Christopher Haster 8332:5fce745004b6 412 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 413 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 414 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 415 "extra_labels": ["Freescale", "KLXX"],
Christopher Haster 8332:5fce745004b6 416 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 417 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 418 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 419 "device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SEMIHOST", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 420 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 421 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 422 "device_name": "MKL05Z32xxx4"
Christopher Haster 8332:5fce745004b6 423 },
Christopher Haster 8332:5fce745004b6 424 "KL25Z": {
Christopher Haster 8332:5fce745004b6 425 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 426 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 427 "extra_labels": ["Freescale", "KLXX"],
Christopher Haster 8332:5fce745004b6 428 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 429 "supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 430 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 431 "detect_code": ["0200"],
Christopher Haster 8332:5fce745004b6 432 "device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SEMIHOST", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 433 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 434 "device_name": "MKL25Z128xxx4"
Christopher Haster 8332:5fce745004b6 435 },
Christopher Haster 8332:5fce745004b6 436 "KL26Z": {
Christopher Haster 8332:5fce745004b6 437 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 438 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 439 "extra_labels": ["Freescale", "KLXX"],
Christopher Haster 8332:5fce745004b6 440 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 441 "supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 442 "inherits": ["Target"],
Sarah Marsh 8472:da9bd832dfd1 443 "device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SEMIHOST", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 444 "device_name": "MKL26Z128xxx4"
Christopher Haster 8332:5fce745004b6 445 },
Christopher Haster 8332:5fce745004b6 446 "KL46Z": {
Christopher Haster 8332:5fce745004b6 447 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 448 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 449 "extra_labels": ["Freescale", "KLXX"],
Christopher Haster 8332:5fce745004b6 450 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 451 "supported_toolchains": ["GCC_ARM", "ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 452 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 453 "detect_code": ["0220"],
Christopher Haster 8332:5fce745004b6 454 "device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SEMIHOST", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 455 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 456 "device_name": "MKL46Z256xxx4"
Christopher Haster 8332:5fce745004b6 457 },
Christopher Haster 8332:5fce745004b6 458 "K20D50M": {
Christopher Haster 8332:5fce745004b6 459 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 460 "core": "Cortex-M4",
Christopher Haster 8332:5fce745004b6 461 "extra_labels": ["Freescale", "K20XX"],
Christopher Haster 8332:5fce745004b6 462 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 463 "supported_toolchains": ["GCC_ARM", "ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 464 "detect_code": ["0230"],
Christopher Haster 8332:5fce745004b6 465 "device_has": ["ANALOGIN", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SEMIHOST", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 466 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 467 "device_name": "MK20DX128xxx5"
Christopher Haster 8332:5fce745004b6 468 },
Christopher Haster 8332:5fce745004b6 469 "TEENSY3_1": {
Christopher Haster 8332:5fce745004b6 470 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 471 "core": "Cortex-M4",
Christopher Haster 8332:5fce745004b6 472 "extra_labels": ["Freescale", "K20XX", "K20DX256"],
Christopher Haster 8332:5fce745004b6 473 "OUTPUT_EXT": "hex",
Christopher Haster 8332:5fce745004b6 474 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 475 "supported_toolchains": ["GCC_ARM", "ARM"],
Christopher Haster 8332:5fce745004b6 476 "post_binary_hook": {
Christopher Haster 8332:5fce745004b6 477 "function": "TEENSY3_1Code.binary_hook",
Christopher Haster 8332:5fce745004b6 478 "toolchains": ["ARM_STD", "ARM_MICRO", "GCC_ARM"]
Christopher Haster 8332:5fce745004b6 479 },
Christopher Haster 8332:5fce745004b6 480 "detect_code": ["0230"],
Christopher Haster 8332:5fce745004b6 481 "device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SEMIHOST", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 482 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 483 "device_name": "MK20DX256xxx7"
Christopher Haster 8332:5fce745004b6 484 },
Marcelo Salazar 8947:c6669467b509 485 "MCU_K22F512": {
Christopher Haster 8332:5fce745004b6 486 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 487 "supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
Marcelo Salazar 8947:c6669467b509 488 "extra_labels": ["Freescale", "KSDK2_MCUS", "MCU_K22F", "MCU_K22F512", "FRDM", "KPSDK_MCUS", "KPSDK_CODE"],
Christopher Haster 8332:5fce745004b6 489 "is_disk_virtual": true,
Ashok Rao 8948:1a8019161e2f 490 "public": false,
Christopher Haster 8332:5fce745004b6 491 "macros": ["CPU_MK22FN512VLH12", "FSL_RTOS_MBED"],
Christopher Haster 8332:5fce745004b6 492 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 493 "detect_code": ["0231"],
Christopher Haster 8332:5fce745004b6 494 "device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 495 "device_name": "MK22DN512xxx5"
Christopher Haster 8332:5fce745004b6 496 },
Marcelo Salazar 8947:c6669467b509 497 "K22F": {
Ashok Rao 8948:1a8019161e2f 498 "supported_form_factors": ["ARDUINO"],
Marcelo Salazar 8947:c6669467b509 499 "inherits": ["MCU_K22F512"],
Sarah Marsh 8472:da9bd832dfd1 500 "release_versions": ["2", "5"],
Marcelo Salazar 8947:c6669467b509 501 "extra_labels_add": ["FRDM"]
Christopher Haster 8332:5fce745004b6 502 },
Christopher Haster 8332:5fce745004b6 503 "KL27Z": {
Christopher Haster 8332:5fce745004b6 504 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 505 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 506 "extra_labels": ["Freescale", "KSDK2_MCUS", "FRDM"],
Christopher Haster 8332:5fce745004b6 507 "macros": ["CPU_MKL27Z64VLH4", "FSL_RTOS_MBED"],
Christopher Haster 8332:5fce745004b6 508 "supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 509 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 510 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 511 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 512 "detect_code": ["0261"],
Christopher Haster 8332:5fce745004b6 513 "device_has": ["ANALOGIN", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 514 "default_lib": "std",
Sarah Marsh 8472:da9bd832dfd1 515 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 516 "device_name": "MKL27Z64xxx4"
Christopher Haster 8332:5fce745004b6 517 },
Christopher Haster 8332:5fce745004b6 518 "KL43Z": {
Christopher Haster 8332:5fce745004b6 519 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 520 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 521 "supported_toolchains": ["GCC_ARM", "ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 522 "extra_labels": ["Freescale", "KSDK2_MCUS", "FRDM"],
Christopher Haster 8332:5fce745004b6 523 "macros": ["CPU_MKL43Z256VLH4", "FSL_RTOS_MBED"],
Christopher Haster 8332:5fce745004b6 524 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 525 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 526 "detect_code": ["0262"],
Christopher Haster 8332:5fce745004b6 527 "device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SEMIHOST", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 528 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 529 "device_name": "MKL43Z256xxx4"
Christopher Haster 8332:5fce745004b6 530 },
Mahadevan Mahesh 8665:1775fbac0db8 531 "KL82Z": {
Mahadevan Mahesh 8665:1775fbac0db8 532 "supported_form_factors": ["ARDUINO"],
Mahadevan Mahesh 8665:1775fbac0db8 533 "core": "Cortex-M0+",
Mahadevan Mahesh 8665:1775fbac0db8 534 "supported_toolchains": ["GCC_ARM", "ARM", "IAR"],
Mahadevan Mahesh 8665:1775fbac0db8 535 "extra_labels": ["Freescale", "KSDK2_MCUS", "FRDM"],
Mahadevan Mahesh 8665:1775fbac0db8 536 "macros": ["CPU_MKL82Z128VLK7", "FSL_RTOS_MBED"],
Mahadevan Mahesh 8665:1775fbac0db8 537 "is_disk_virtual": true,
Mahadevan Mahesh 8665:1775fbac0db8 538 "inherits": ["Target"],
Mahadevan Mahesh 8665:1775fbac0db8 539 "detect_code": ["0218"],
Mahadevan Mahesh 8665:1775fbac0db8 540 "device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SEMIHOST", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Mahadevan Mahesh 8930:d1bc0e17cab7 541 "release_versions": ["2", "5"],
Mahadevan Mahesh 8930:d1bc0e17cab7 542 "device_name": "MKL82Z128xxx7"
Mahadevan Mahesh 8665:1775fbac0db8 543 },
Mahadevan Mahesh 8713:a1a30dd433d6 544 "KW24D": {
Mahadevan Mahesh 8713:a1a30dd433d6 545 "supported_form_factors": ["ARDUINO"],
Mahadevan Mahesh 8713:a1a30dd433d6 546 "core": "Cortex-M4",
Mahadevan Mahesh 8713:a1a30dd433d6 547 "supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
Mahadevan Mahesh 8713:a1a30dd433d6 548 "extra_labels": ["Freescale", "KSDK2_MCUS", "FRDM"],
Mahadevan Mahesh 8713:a1a30dd433d6 549 "is_disk_virtual": true,
Mahadevan Mahesh 8713:a1a30dd433d6 550 "macros": ["CPU_MKW24D512VHA5", "FSL_RTOS_MBED"],
Mahadevan Mahesh 8713:a1a30dd433d6 551 "inherits": ["Target"],
Mahadevan Mahesh 8713:a1a30dd433d6 552 "detect_code": ["0250"],
Mahadevan Mahesh 8713:a1a30dd433d6 553 "device_has": ["ANALOGIN", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES", "TRNG"],
Mahadevan Mahesh 8930:d1bc0e17cab7 554 "release_versions": ["2", "5"],
Mahadevan Mahesh 8930:d1bc0e17cab7 555 "device_name": "MKW24D512xxx5"
Mahadevan Mahesh 8713:a1a30dd433d6 556 },
Mahadevan Mahesh 9223:3e49d39dbe9d 557 "KW41Z": {
Mahadevan Mahesh 9223:3e49d39dbe9d 558 "supported_form_factors": ["ARDUINO"],
Mahadevan Mahesh 9223:3e49d39dbe9d 559 "core": "Cortex-M0+",
Mahadevan Mahesh 9223:3e49d39dbe9d 560 "supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
Mahadevan Mahesh 9223:3e49d39dbe9d 561 "extra_labels": ["Freescale", "KSDK2_MCUS", "FRDM"],
Mahadevan Mahesh 9223:3e49d39dbe9d 562 "is_disk_virtual": true,
Mahadevan Mahesh 9223:3e49d39dbe9d 563 "macros": ["CPU_MKW41Z512VHT4", "FSL_RTOS_MBED"],
Mahadevan Mahesh 9223:3e49d39dbe9d 564 "inherits": ["Target"],
Mahadevan Mahesh 9223:3e49d39dbe9d 565 "detect_code": ["0201"],
Mahadevan Mahesh 9223:3e49d39dbe9d 566 "device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Mahadevan Mahesh 9223:3e49d39dbe9d 567 "release_versions": ["2", "5"],
Mahadevan Mahesh 9223:3e49d39dbe9d 568 "device_name": "MKW41Z512xxx4"
Mahadevan Mahesh 9223:3e49d39dbe9d 569 },
Christopher Haster 8332:5fce745004b6 570 "K64F": {
Christopher Haster 8332:5fce745004b6 571 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 572 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 573 "supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 574 "extra_labels": ["Freescale", "KSDK2_MCUS", "FRDM", "KPSDK_MCUS", "KPSDK_CODE", "MCU_K64F"],
Christopher Haster 8332:5fce745004b6 575 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 576 "macros": ["CPU_MK64FN1M0VMD12", "FSL_RTOS_MBED"],
Christopher Haster 8332:5fce745004b6 577 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 578 "detect_code": ["0240"],
Christopher Haster 8332:5fce745004b6 579 "device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES", "STORAGE", "TRNG"],
Christopher Haster 8342:520d28b41ea4 580 "features": ["LWIP", "STORAGE"],
Sarah Marsh 8472:da9bd832dfd1 581 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 582 "device_name": "MK64FN1M0xxx12"
Christopher Haster 8332:5fce745004b6 583 },
Christopher Haster 8332:5fce745004b6 584 "MTS_GAMBIT": {
Christopher Haster 8332:5fce745004b6 585 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 586 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 587 "supported_toolchains": ["ARM", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 588 "extra_labels": ["Freescale", "KSDK2_MCUS", "KPSDK_MCUS", "KPSDK_CODE", "MCU_K64F"],
Christopher Haster 8332:5fce745004b6 589 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 590 "macros": ["CPU_MK64FN1M0VMD12", "FSL_RTOS_MBED", "TARGET_K64F"],
Sarah Marsh 8472:da9bd832dfd1 591 "device_has": ["I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 592 "device_name": "MK64FN1M0xxx12"
Christopher Haster 8332:5fce745004b6 593 },
Christopher Haster 8332:5fce745004b6 594 "HEXIWEAR": {
Christopher Haster 8332:5fce745004b6 595 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 596 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 597 "extra_labels": ["Freescale", "KSDK2_MCUS", "MCU_K64F"],
Christopher Haster 8332:5fce745004b6 598 "supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 599 "macros": ["CPU_MK64FN1M0VMD12", "FSL_RTOS_MBED", "TARGET_K64F"],
Christopher Haster 8332:5fce745004b6 600 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 601 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 602 "detect_code": ["0214"],
Mahadevan Mahesh 8366:70aeab6c7eb7 603 "device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES", "TRNG"],
Christopher Haster 8332:5fce745004b6 604 "default_lib": "std",
Sarah Marsh 8472:da9bd832dfd1 605 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 606 "device_name": "MK64FN1M0xxx12"
Christopher Haster 8332:5fce745004b6 607 },
Christopher Haster 8332:5fce745004b6 608 "K66F": {
Christopher Haster 8332:5fce745004b6 609 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 610 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 611 "supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 612 "extra_labels": ["Freescale", "KSDK2_MCUS", "FRDM"],
Christopher Haster 8332:5fce745004b6 613 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 614 "macros": ["CPU_MK66FN2M0VMD18", "FSL_RTOS_MBED"],
Christopher Haster 8332:5fce745004b6 615 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 616 "detect_code": ["0311"],
Christopher Haster 8332:5fce745004b6 617 "device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES", "TRNG"],
Sarah Marsh 8472:da9bd832dfd1 618 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 619 "device_name" : "MK66FN2M0xxx18"
Christopher Haster 8332:5fce745004b6 620 },
Mahadevan Mahesh 8930:d1bc0e17cab7 621 "K82F": {
Mahadevan Mahesh 8930:d1bc0e17cab7 622 "supported_form_factors": ["ARDUINO"],
Mahadevan Mahesh 8930:d1bc0e17cab7 623 "core": "Cortex-M4F",
Mahadevan Mahesh 8930:d1bc0e17cab7 624 "supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
Mahadevan Mahesh 8930:d1bc0e17cab7 625 "extra_labels": ["Freescale", "KSDK2_MCUS", "FRDM"],
Mahadevan Mahesh 8930:d1bc0e17cab7 626 "is_disk_virtual": true,
Mahadevan Mahesh 8930:d1bc0e17cab7 627 "macros": ["CPU_MK82FN256VDC15", "FSL_RTOS_MBED"],
Mahadevan Mahesh 8930:d1bc0e17cab7 628 "inherits": ["Target"],
Mahadevan Mahesh 8930:d1bc0e17cab7 629 "detect_code": ["0217"],
Mahadevan Mahesh 8930:d1bc0e17cab7 630 "device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Mahadevan Mahesh 8930:d1bc0e17cab7 631 "release_versions": ["2", "5"],
Mahadevan Mahesh 8930:d1bc0e17cab7 632 "device_name" : "MK66FN256xxx15"
Mahadevan Mahesh 8930:d1bc0e17cab7 633 },
Christopher Haster 8332:5fce745004b6 634 "NUCLEO_F030R8": {
Christopher Haster 8332:5fce745004b6 635 "supported_form_factors": ["ARDUINO", "MORPHO"],
Christopher Haster 8332:5fce745004b6 636 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 637 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 638 "extra_labels": ["STM", "STM32F0", "STM32F030R8"],
Christopher Haster 8332:5fce745004b6 639 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 640 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 641 "detect_code": ["0725"],
Laurent MEUNIER 8670:d320c94c6968 642 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Laurent MEUNIER 8670:d320c94c6968 643 "device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 644 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 645 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 646 "device_name": "STM32F030R8"
Christopher Haster 8332:5fce745004b6 647 },
Christopher Haster 8332:5fce745004b6 648 "NUCLEO_F031K6": {
Christopher Haster 8332:5fce745004b6 649 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 650 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 651 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 652 "extra_labels": ["STM", "STM32F0", "STM32F031K6"],
Christopher Haster 8332:5fce745004b6 653 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 654 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 655 "detect_code": ["0791"],
Laurent MEUNIER 8670:d320c94c6968 656 "macros": ["RTC_LSI=1", "TRANSACTION_QUEUE_SIZE_SPI=2"],
Laurent MEUNIER 8670:d320c94c6968 657 "device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 658 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 659 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 660 "device_name": "STM32F031K6"
Christopher Haster 8332:5fce745004b6 661 },
Christopher Haster 8332:5fce745004b6 662 "NUCLEO_F042K6": {
Christopher Haster 8332:5fce745004b6 663 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 664 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 665 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 666 "extra_labels": ["STM", "STM32F0", "STM32F042K6"],
Christopher Haster 8332:5fce745004b6 667 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 668 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 669 "detect_code": ["0785"],
Laurent MEUNIER 8670:d320c94c6968 670 "macros": ["RTC_LSI=1", "TRANSACTION_QUEUE_SIZE_SPI=2"],
Laurent MEUNIER 8670:d320c94c6968 671 "device_has": ["ANALOGIN", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 672 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 673 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 674 "device_name": "STM32F042K6"
Christopher Haster 8332:5fce745004b6 675 },
Christopher Haster 8332:5fce745004b6 676 "NUCLEO_F070RB": {
Christopher Haster 8332:5fce745004b6 677 "supported_form_factors": ["ARDUINO", "MORPHO"],
Christopher Haster 8332:5fce745004b6 678 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 679 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 680 "extra_labels": ["STM", "STM32F0", "STM32F070RB"],
Christopher Haster 8332:5fce745004b6 681 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 682 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 683 "detect_code": ["0755"],
Laurent MEUNIER 8670:d320c94c6968 684 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Laurent MEUNIER 8670:d320c94c6968 685 "device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 686 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 687 "device_name": "STM32F070RB"
Christopher Haster 8332:5fce745004b6 688 },
Christopher Haster 8332:5fce745004b6 689 "NUCLEO_F072RB": {
Christopher Haster 8332:5fce745004b6 690 "supported_form_factors": ["ARDUINO", "MORPHO"],
Christopher Haster 8332:5fce745004b6 691 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 692 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 693 "extra_labels": ["STM", "STM32F0", "STM32F072RB"],
Christopher Haster 8332:5fce745004b6 694 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 695 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 696 "detect_code": ["0730"],
Laurent MEUNIER 8670:d320c94c6968 697 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Laurent MEUNIER 8670:d320c94c6968 698 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 699 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 700 "device_name": "STM32F072RB"
Christopher Haster 8332:5fce745004b6 701 },
Christopher Haster 8332:5fce745004b6 702 "NUCLEO_F091RC": {
Christopher Haster 8332:5fce745004b6 703 "supported_form_factors": ["ARDUINO", "MORPHO"],
Christopher Haster 8332:5fce745004b6 704 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 705 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 706 "extra_labels": ["STM", "STM32F0", "STM32F091RC"],
Christopher Haster 8332:5fce745004b6 707 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 708 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 709 "detect_code": ["0750"],
Laurent MEUNIER 8670:d320c94c6968 710 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Laurent MEUNIER 8670:d320c94c6968 711 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 712 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 713 "device_name": "STM32F091RC"
Christopher Haster 8332:5fce745004b6 714 },
Christopher Haster 8332:5fce745004b6 715 "NUCLEO_F103RB": {
Christopher Haster 8332:5fce745004b6 716 "supported_form_factors": ["ARDUINO", "MORPHO"],
Christopher Haster 8332:5fce745004b6 717 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 718 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 719 "extra_labels": ["STM", "STM32F1", "STM32F103RB"],
Christopher Haster 8332:5fce745004b6 720 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 721 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 722 "detect_code": ["0700"],
Laurent MEUNIER 8670:d320c94c6968 723 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Laurent MEUNIER 8670:d320c94c6968 724 "device_has": ["ANALOGIN", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 725 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 726 "device_name": "STM32F103RB"
Christopher Haster 8332:5fce745004b6 727 },
Christopher Haster 8332:5fce745004b6 728 "NUCLEO_F207ZG": {
Christopher Haster 8332:5fce745004b6 729 "supported_form_factors": ["ARDUINO", "MORPHO"],
Christopher Haster 8332:5fce745004b6 730 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 731 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 732 "extra_labels": ["STM", "STM32F2", "STM32F207ZG"],
Christopher Haster 8332:5fce745004b6 733 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 734 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 735 "detect_code": ["0835"],
Laurent MEUNIER 8670:d320c94c6968 736 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Laurent MEUNIER 8670:d320c94c6968 737 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Christopher Haster 8342:520d28b41ea4 738 "features": ["LWIP"],
Sarah Marsh 8472:da9bd832dfd1 739 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 740 "device_name" : "STM32F207ZG"
Christopher Haster 8332:5fce745004b6 741 },
Christopher Haster 8332:5fce745004b6 742 "NUCLEO_F302R8": {
Christopher Haster 8332:5fce745004b6 743 "supported_form_factors": ["ARDUINO", "MORPHO"],
Christopher Haster 8332:5fce745004b6 744 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 745 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 746 "extra_labels": ["STM", "STM32F3", "STM32F302R8"],
Christopher Haster 8332:5fce745004b6 747 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 748 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 749 "detect_code": ["0705"],
Laurent MEUNIER 8670:d320c94c6968 750 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Laurent MEUNIER 8670:d320c94c6968 751 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 752 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 753 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 754 "device_name": "STM32F302R8"
Christopher Haster 8332:5fce745004b6 755 },
Christopher Haster 8332:5fce745004b6 756 "NUCLEO_F303K8": {
Christopher Haster 8332:5fce745004b6 757 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 758 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 759 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 760 "extra_labels": ["STM", "STM32F3", "STM32F303K8"],
Laurent MEUNIER 8670:d320c94c6968 761 "macros": ["RTC_LSI=1", "TRANSACTION_QUEUE_SIZE_SPI=2"],
Christopher Haster 8332:5fce745004b6 762 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 763 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 764 "detect_code": ["0775"],
Christopher Haster 8332:5fce745004b6 765 "default_lib": "small",
Laurent MEUNIER 8670:d320c94c6968 766 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 767 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 768 "device_name": "STM32F303K8"
Christopher Haster 8332:5fce745004b6 769 },
Christopher Haster 8332:5fce745004b6 770 "NUCLEO_F303RE": {
Christopher Haster 8332:5fce745004b6 771 "supported_form_factors": ["ARDUINO", "MORPHO"],
Christopher Haster 8332:5fce745004b6 772 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 773 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 774 "extra_labels": ["STM", "STM32F3", "STM32F303RE"],
Christopher Haster 8332:5fce745004b6 775 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 776 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 777 "detect_code": ["0745"],
Laurent MEUNIER 8670:d320c94c6968 778 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Laurent MEUNIER 8670:d320c94c6968 779 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 780 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 781 "device_name": "STM32F303RE"
Christopher Haster 8332:5fce745004b6 782 },
Christopher Haster 8332:5fce745004b6 783 "NUCLEO_F303ZE": {
Christopher Haster 8332:5fce745004b6 784 "supported_form_factors": ["ARDUINO", "MORPHO"],
Christopher Haster 8332:5fce745004b6 785 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 786 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 787 "extra_labels": ["STM", "STM32F3", "STM32F303ZE"],
Christopher Haster 8332:5fce745004b6 788 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 789 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 790 "detect_code": ["0747"],
Laurent MEUNIER 8670:d320c94c6968 791 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
jeromecoutant 8817:519ed36450d5 792 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES", "LOWPOWERTIMER"],
Sarah Marsh 8507:29edfac555c0 793 "release_versions": ["2", "5"],
jeromecoutant 8817:519ed36450d5 794 "device_name": "STM32F303ZE"
Christopher Haster 8332:5fce745004b6 795 },
Christopher Haster 8332:5fce745004b6 796 "NUCLEO_F334R8": {
Christopher Haster 8332:5fce745004b6 797 "supported_form_factors": ["ARDUINO", "MORPHO"],
Christopher Haster 8332:5fce745004b6 798 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 799 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 800 "extra_labels": ["STM", "STM32F3", "STM32F334R8"],
Christopher Haster 8332:5fce745004b6 801 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 802 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 803 "detect_code": ["0735"],
Laurent MEUNIER 8670:d320c94c6968 804 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Laurent MEUNIER 8670:d320c94c6968 805 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 806 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 807 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 808 "device_name": "STM32F334R8"
Christopher Haster 8332:5fce745004b6 809 },
Christopher Haster 8332:5fce745004b6 810 "NUCLEO_F401RE": {
Christopher Haster 8332:5fce745004b6 811 "supported_form_factors": ["ARDUINO", "MORPHO"],
Christopher Haster 8332:5fce745004b6 812 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 813 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 814 "extra_labels": ["STM", "STM32F4", "STM32F401RE"],
Christopher Haster 8332:5fce745004b6 815 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 816 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 817 "detect_code": ["0720"],
Michel Jaouen 9193:1b508d67aa05 818 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2", "USB_STM_HAL"],
Christopher Haster 8332:5fce745004b6 819 "device_has": ["ANALOGIN", "ERROR_RED", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 820 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 821 "device_name": "STM32F401RE"
Christopher Haster 8332:5fce745004b6 822 },
Christopher Haster 8332:5fce745004b6 823 "NUCLEO_F410RB": {
Christopher Haster 8332:5fce745004b6 824 "supported_form_factors": ["ARDUINO", "MORPHO"],
Christopher Haster 8332:5fce745004b6 825 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 826 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 827 "extra_labels": ["STM", "STM32F4", "STM32F410RB","STM32F410Rx"],
Christopher Haster 8332:5fce745004b6 828 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 829 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 830 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
jeromecoutant 9039:e01b460ece14 831 "detect_code": ["0744"],
jeromecoutant 9039:e01b460ece14 832 "device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES", "TRNG"],
Sarah Marsh 8472:da9bd832dfd1 833 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 834 "device_name": "STM32F410RB"
Christopher Haster 8332:5fce745004b6 835 },
Christopher Haster 8332:5fce745004b6 836 "NUCLEO_F411RE": {
Christopher Haster 8332:5fce745004b6 837 "supported_form_factors": ["ARDUINO", "MORPHO"],
Christopher Haster 8332:5fce745004b6 838 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 839 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 840 "extra_labels": ["STM", "STM32F4", "STM32F411RE"],
Christopher Haster 8332:5fce745004b6 841 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 842 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 843 "detect_code": ["0740"],
Michel Jaouen 9193:1b508d67aa05 844 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2", "USB_STM_HAL"],
Laurent MEUNIER 8670:d320c94c6968 845 "device_has": ["ANALOGIN", "ERROR_RED", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 846 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 847 "device_name": "STM32F411RE"
Christopher Haster 8332:5fce745004b6 848 },
bcostm 9363:c1f649d5f814 849 "NUCLEO_F412ZG": {
bcostm 9363:c1f649d5f814 850 "supported_form_factors": ["ARDUINO", "MORPHO"],
bcostm 9363:c1f649d5f814 851 "core": "Cortex-M4F",
bcostm 9363:c1f649d5f814 852 "default_toolchain": "ARM",
bcostm 9363:c1f649d5f814 853 "extra_labels": ["STM", "STM32F4", "STM32F412ZG"],
bcostm 9363:c1f649d5f814 854 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
bcostm 9363:c1f649d5f814 855 "inherits": ["Target"],
bcostm 9363:c1f649d5f814 856 "detect_code": ["0826"],
bcostm 9363:c1f649d5f814 857 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
bcostm 9363:c1f649d5f814 858 "device_has": ["ANALOGIN", "ERROR_RED", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
bcostm 9363:c1f649d5f814 859 "device_name": "STM32F412ZG"
bcostm 9363:c1f649d5f814 860 },
Christopher Haster 8332:5fce745004b6 861 "ELMO_F411RE": {
Christopher Haster 8332:5fce745004b6 862 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 863 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 864 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 865 "extra_labels": ["STM", "STM32F4", "STM32F411RE"],
Christopher Haster 8332:5fce745004b6 866 "supported_toolchains": ["ARM", "uARM", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 867 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 868 "detect_code": ["----"],
Christopher Haster 8332:5fce745004b6 869 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Christopher Haster 8332:5fce745004b6 870 "device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 871 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 872 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 873 "device_name": "STM32F411RE"
Christopher Haster 8332:5fce745004b6 874 },
Christopher Haster 8332:5fce745004b6 875 "NUCLEO_F429ZI": {
Christopher Haster 8332:5fce745004b6 876 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 877 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 878 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 879 "default_toolchain": "ARM",
adustm 8699:0582a3f97984 880 "extra_labels": ["STM", "STM32F4", "STM32F429", "STM32F429ZI", "STM32F429xx", "F429_F439"],
Christopher Haster 8332:5fce745004b6 881 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 882 "progen": {"target": "nucleo-f429zi"},
jeromecoutant 9314:b75f18cec1a6 883 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2", "USB_STM_HAL"],
Christopher Haster 8332:5fce745004b6 884 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "ERROR_RED", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES", "TRNG"],
Christopher Haster 8332:5fce745004b6 885 "detect_code": ["0796"],
Christopher Haster 8342:520d28b41ea4 886 "features": ["LWIP"],
Sarah Marsh 8472:da9bd832dfd1 887 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 888 "device_name" : "STM32F429ZI"
Christopher Haster 8332:5fce745004b6 889 },
adustm 8699:0582a3f97984 890 "NUCLEO_F439ZI": {
adustm 8699:0582a3f97984 891 "supported_form_factors": ["ARDUINO"],
adustm 8699:0582a3f97984 892 "inherits": ["Target"],
adustm 8699:0582a3f97984 893 "core": "Cortex-M4F",
adustm 8699:0582a3f97984 894 "default_toolchain": "ARM",
adustm 8699:0582a3f97984 895 "extra_labels": ["STM", "STM32F4", "STM32F439", "STM32F439ZI", "STM32F439xx", "F429_F439"],
adustm 8699:0582a3f97984 896 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
adustm 8699:0582a3f97984 897 "progen": {"target": "nucleo-f439zi"},
jeromecoutant 9314:b75f18cec1a6 898 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
adustm 8699:0582a3f97984 899 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "ERROR_RED", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES", "TRNG"],
adustm 8699:0582a3f97984 900 "detect_code": ["0797"],
adustm 8699:0582a3f97984 901 "features": ["LWIP"],
adustm 8699:0582a3f97984 902 "release_versions": ["2", "5"],
jeromecoutant 9314:b75f18cec1a6 903 "device_name" : "STM32F439ZI"
adustm 8699:0582a3f97984 904 },
Christopher Haster 8332:5fce745004b6 905 "NUCLEO_F446RE": {
Christopher Haster 8332:5fce745004b6 906 "supported_form_factors": ["ARDUINO", "MORPHO"],
Christopher Haster 8332:5fce745004b6 907 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 908 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 909 "extra_labels": ["STM", "STM32F4", "STM32F446RE"],
Christopher Haster 8332:5fce745004b6 910 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 911 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 912 "detect_code": ["0777"],
Christopher Haster 8332:5fce745004b6 913 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Christopher Haster 8332:5fce745004b6 914 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "ERROR_RED", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 915 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 916 "device_name": "STM32F446RE"
Christopher Haster 8332:5fce745004b6 917 },
Christopher Haster 8332:5fce745004b6 918 "NUCLEO_F446ZE": {
Christopher Haster 8332:5fce745004b6 919 "supported_form_factors": ["ARDUINO", "MORPHO"],
Christopher Haster 8332:5fce745004b6 920 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 921 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 922 "extra_labels": ["STM", "STM32F4", "STM32F446ZE"],
Christopher Haster 8332:5fce745004b6 923 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 924 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 925 "detect_code": ["0778"],
Michel Jaouen 9193:1b508d67aa05 926 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2", "USB_STM_HAL"],
Christopher Haster 8332:5fce745004b6 927 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "ERROR_RED", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 928 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 929 "device_name" : "STM32F446ZE"
Christopher Haster 8332:5fce745004b6 930 },
Christopher Haster 8332:5fce745004b6 931 "B96B_F446VE": {
Christopher Haster 8332:5fce745004b6 932 "supported_form_factors": ["ARDUINO", "MORPHO"],
Christopher Haster 8332:5fce745004b6 933 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 934 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 935 "extra_labels": ["STM", "STM32F4", "STM32F446VE"],
Christopher Haster 8332:5fce745004b6 936 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 937 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 938 "detect_code": ["0840"],
Christopher Haster 8332:5fce745004b6 939 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Christopher Haster 8332:5fce745004b6 940 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 941 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 942 "device_name":"STM32F446VE"
Christopher Haster 8332:5fce745004b6 943 },
Christopher Haster 8332:5fce745004b6 944 "NUCLEO_F746ZG": {
Christopher Haster 8332:5fce745004b6 945 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 946 "core": "Cortex-M7F",
adustm 8701:5a968df3a238 947 "extra_labels": ["STM", "STM32F7", "STM32F746", "STM32F746ZG", "F746_F756"],
Christopher Haster 8332:5fce745004b6 948 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 949 "default_toolchain": "ARM",
Laurent MEUNIER 8670:d320c94c6968 950 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Christopher Haster 8332:5fce745004b6 951 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 952 "detect_code": ["0816"],
Laurent MEUNIER 8670:d320c94c6968 953 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES", "TRNG"],
Christopher Haster 8342:520d28b41ea4 954 "features": ["LWIP"],
Sarah Marsh 8472:da9bd832dfd1 955 "release_versions": ["2", "5"],
Sarah Marsh 8515:ca8692fd1903 956 "device_name": "STM32F746ZG"
Christopher Haster 8332:5fce745004b6 957 },
adustm 8701:5a968df3a238 958 "NUCLEO_F756ZG": {
adustm 8701:5a968df3a238 959 "inherits": ["Target"],
adustm 8701:5a968df3a238 960 "core": "Cortex-M7F",
adustm 8701:5a968df3a238 961 "extra_labels": ["STM", "STM32F7", "STM32F756", "STM32F756ZG", "F746_F756"],
Christopher Haster 8332:5fce745004b6 962 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 963 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 964 "supported_form_factors": ["ARDUINO"],
adustm 8701:5a968df3a238 965 "detect_code": ["0819"],
Christopher Haster 8332:5fce745004b6 966 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES", "TRNG"],
Christopher Haster 8342:520d28b41ea4 967 "features": ["LWIP"],
Sarah Marsh 8472:da9bd832dfd1 968 "release_versions": ["2", "5"],
adustm 8701:5a968df3a238 969 "device_name": "STM32F756ZG"
Christopher Haster 8332:5fce745004b6 970 },
Christopher Haster 8332:5fce745004b6 971 "NUCLEO_F767ZI": {
Christopher Haster 8332:5fce745004b6 972 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 973 "core": "Cortex-M7FD",
Christopher Haster 8332:5fce745004b6 974 "extra_labels": ["STM", "STM32F7", "STM32F767", "STM32F767ZI"],
Christopher Haster 8332:5fce745004b6 975 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 976 "default_toolchain": "ARM",
jeromecoutant 8661:e3f8446fe374 977 "supported_form_factors": ["ARDUINO"],
Laurent MEUNIER 8670:d320c94c6968 978 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Christopher Haster 8332:5fce745004b6 979 "detect_code": ["0818"],
Laurent MEUNIER 8670:d320c94c6968 980 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES", "TRNG"],
Christopher Haster 8342:520d28b41ea4 981 "features": ["LWIP"],
Sarah Marsh 8472:da9bd832dfd1 982 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 983 "device_name" : "STM32F767ZI"
Christopher Haster 8332:5fce745004b6 984 },
Christopher Haster 8332:5fce745004b6 985 "NUCLEO_L011K4": {
Christopher Haster 8332:5fce745004b6 986 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 987 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 988 "extra_labels": ["STM", "STM32L0", "STM32L011K4"],
Christopher Haster 8332:5fce745004b6 989 "supported_toolchains": ["uARM"],
Christopher Haster 8332:5fce745004b6 990 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 991 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 992 "detect_code": ["0780"],
Laurent MEUNIER 9236:9611414db999 993 "device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 994 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 995 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 996 "device_name": "STM32L011K4"
Christopher Haster 8332:5fce745004b6 997 },
Christopher Haster 8332:5fce745004b6 998 "NUCLEO_L031K6": {
Christopher Haster 8332:5fce745004b6 999 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1000 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 1001 "extra_labels": ["STM", "STM32L0", "STM32L031K6"],
Christopher Haster 8332:5fce745004b6 1002 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 1003 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 1004 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 1005 "detect_code": ["0790"],
Laurent MEUNIER 9236:9611414db999 1006 "device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 1007 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 1008 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 1009 "device_name": "STM32L031K6"
Christopher Haster 8332:5fce745004b6 1010 },
Christopher Haster 8332:5fce745004b6 1011 "NUCLEO_L053R8": {
Christopher Haster 8332:5fce745004b6 1012 "supported_form_factors": ["ARDUINO", "MORPHO"],
Christopher Haster 8332:5fce745004b6 1013 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 1014 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 1015 "extra_labels": ["STM", "STM32L0", "STM32L053R8"],
Christopher Haster 8332:5fce745004b6 1016 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 1017 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1018 "detect_code": ["0715"],
Laurent MEUNIER 9236:9611414db999 1019 "device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 1020 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 1021 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 1022 "device_name": "STM32L053R8"
Christopher Haster 8332:5fce745004b6 1023 },
Christopher Haster 8332:5fce745004b6 1024 "NUCLEO_L073RZ": {
Christopher Haster 8332:5fce745004b6 1025 "supported_form_factors": ["ARDUINO", "MORPHO"],
Christopher Haster 8332:5fce745004b6 1026 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 1027 "default_toolchain": "ARM",
adustm 8590:ebb840a10a54 1028 "extra_labels": ["STM", "STM32L0", "STM32L073RZ", "STM32L073xx"],
Christopher Haster 8332:5fce745004b6 1029 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 1030 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1031 "detect_code": ["0760"],
Laurent MEUNIER 9236:9611414db999 1032 "device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES", "TRNG"],
Sarah Marsh 8472:da9bd832dfd1 1033 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 1034 "device_name": "STM32L073RZ"
Christopher Haster 8332:5fce745004b6 1035 },
Christopher Haster 8332:5fce745004b6 1036 "NUCLEO_L152RE": {
Christopher Haster 8332:5fce745004b6 1037 "supported_form_factors": ["ARDUINO", "MORPHO"],
Christopher Haster 8332:5fce745004b6 1038 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 1039 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 1040 "extra_labels": ["STM", "STM32L1", "STM32L152RE"],
Christopher Haster 8332:5fce745004b6 1041 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 1042 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1043 "detect_code": ["0710"],
Laurent MEUNIER 9236:9611414db999 1044 "device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 1045 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 1046 "device_name": "STM32L152RE"
Christopher Haster 8332:5fce745004b6 1047 },
Christopher Haster 8332:5fce745004b6 1048 "NUCLEO_L432KC": {
Christopher Haster 8332:5fce745004b6 1049 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 1050 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 1051 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 1052 "extra_labels": ["STM", "STM32L4", "STM32L432KC"],
Christopher Haster 8332:5fce745004b6 1053 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 1054 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1055 "detect_code": ["0770"],
Laurent MEUNIER 8670:d320c94c6968 1056 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Laurent MEUNIER 8670:d320c94c6968 1057 "device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "CAN", "SPI_ASYNCH", "STDIO_MESSAGES", "TRNG"],
Sarah Marsh 8472:da9bd832dfd1 1058 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 1059 "device_name" : "STM32L432KC"
Christopher Haster 8332:5fce745004b6 1060 },
Christopher Haster 8332:5fce745004b6 1061 "NUCLEO_L476RG": {
Christopher Haster 8332:5fce745004b6 1062 "supported_form_factors": ["ARDUINO", "MORPHO"],
Christopher Haster 8332:5fce745004b6 1063 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 1064 "default_toolchain": "ARM",
adustm 8700:42167837958f 1065 "extra_labels": ["STM", "STM32L4", "STM32L476RG", "L476_L486"],
Christopher Haster 8332:5fce745004b6 1066 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 1067 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1068 "detect_code": ["0765"],
Laurent MEUNIER 8670:d320c94c6968 1069 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Laurent MEUNIER 8670:d320c94c6968 1070 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES", "TRNG"],
Sarah Marsh 8472:da9bd832dfd1 1071 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 1072 "device_name": "stm32l476rg"
Christopher Haster 8332:5fce745004b6 1073 },
adustm 8700:42167837958f 1074 "NUCLEO_L486RG": {
adustm 8700:42167837958f 1075 "supported_form_factors": ["ARDUINO", "MORPHO"],
adustm 8700:42167837958f 1076 "core": "Cortex-M4F",
adustm 8700:42167837958f 1077 "default_toolchain": "ARM",
adustm 8700:42167837958f 1078 "extra_labels": ["STM", "STM32L4", "STM32L486RG", "L476_L486"],
adustm 8700:42167837958f 1079 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
adustm 8700:42167837958f 1080 "inherits": ["Target"],
adustm 8700:42167837958f 1081 "detect_code": ["0827"],
adustm 8700:42167837958f 1082 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
adustm 8700:42167837958f 1083 "release_versions": ["2", "5"],
adustm 8700:42167837958f 1084 "device_name": "stm32l486rg"
adustm 8700:42167837958f 1085 },
Christopher Haster 8332:5fce745004b6 1086 "STM32F3XX": {
Christopher Haster 8332:5fce745004b6 1087 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1088 "core": "Cortex-M4",
Christopher Haster 8332:5fce745004b6 1089 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 1090 "extra_labels": ["STM", "STM32F3XX"],
Christopher Haster 8332:5fce745004b6 1091 "supported_toolchains": ["ARM", "uARM", "GCC_ARM"]
Christopher Haster 8332:5fce745004b6 1092 },
Christopher Haster 8332:5fce745004b6 1093 "STM32F407": {
Christopher Haster 8332:5fce745004b6 1094 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1095 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 1096 "extra_labels": ["STM", "STM32F4", "STM32F4XX"],
Christopher Haster 8332:5fce745004b6 1097 "supported_toolchains": ["ARM", "GCC_ARM", "IAR"]
Christopher Haster 8332:5fce745004b6 1098 },
Christopher Haster 8332:5fce745004b6 1099 "ARCH_MAX": {
Christopher Haster 8332:5fce745004b6 1100 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 1101 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 1102 "supported_toolchains": ["ARM", "uARM", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 1103 "program_cycle_s": 2,
Christopher Haster 8332:5fce745004b6 1104 "extra_labels": ["STM", "STM32F4", "STM32F407", "STM32F407VG"],
Christopher Haster 8332:5fce745004b6 1105 "macros": ["LSI_VALUE=32000"],
Christopher Haster 8332:5fce745004b6 1106 "inherits": ["Target"],
Laurent MEUNIER 8670:d320c94c6968 1107 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Laurent MEUNIER 8670:d320c94c6968 1108 "device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 1109 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 1110 "device_name": "STM32F407VG"
Christopher Haster 8332:5fce745004b6 1111 },
Christopher Haster 8332:5fce745004b6 1112 "DISCO_F051R8": {
Christopher Haster 8332:5fce745004b6 1113 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1114 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 1115 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 1116 "extra_labels": ["STM", "STM32F0", "STM32F051", "STM32F051R8"],
Christopher Haster 8332:5fce745004b6 1117 "supported_toolchains": ["GCC_ARM"],
Laurent MEUNIER 8670:d320c94c6968 1118 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Laurent MEUNIER 8670:d320c94c6968 1119 "device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 1120 "device_name": "STM32F051R8"
Christopher Haster 8332:5fce745004b6 1121 },
Christopher Haster 8332:5fce745004b6 1122 "DISCO_F100RB": {
Christopher Haster 8332:5fce745004b6 1123 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1124 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 1125 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 1126 "extra_labels": ["STM", "STM32F1", "STM32F100RB"],
Christopher Haster 8332:5fce745004b6 1127 "supported_toolchains": ["GCC_ARM"],
Laurent MEUNIER 8670:d320c94c6968 1128 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Laurent MEUNIER 8670:d320c94c6968 1129 "device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 1130 "device_name": "STM32F100RB"
Christopher Haster 8332:5fce745004b6 1131 },
Christopher Haster 8332:5fce745004b6 1132 "DISCO_F303VC": {
Christopher Haster 8332:5fce745004b6 1133 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1134 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 1135 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 1136 "extra_labels": ["STM", "STM32F3", "STM32F303", "STM32F303VC"],
Laurent MEUNIER 8670:d320c94c6968 1137 "macros": ["RTC_LSI=1", "TRANSACTION_QUEUE_SIZE_SPI=2"],
Christopher Haster 8332:5fce745004b6 1138 "supported_toolchains": ["GCC_ARM"],
Laurent MEUNIER 8670:d320c94c6968 1139 "device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 1140 "device_name": "STM32F303VC"
Christopher Haster 8332:5fce745004b6 1141 },
Christopher Haster 8332:5fce745004b6 1142 "DISCO_F334C8": {
Christopher Haster 8332:5fce745004b6 1143 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1144 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 1145 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 1146 "extra_labels": ["STM", "STM32F3", "STM32F334C8"],
Laurent MEUNIER 8670:d320c94c6968 1147 "macros": ["RTC_LSI=1", "TRANSACTION_QUEUE_SIZE_SPI=2"],
Christopher Haster 8332:5fce745004b6 1148 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 1149 "detect_code": ["0810"],
Laurent MEUNIER 8670:d320c94c6968 1150 "device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 1151 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 1152 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 1153 "device_name": "STM32F334C8"
Christopher Haster 8332:5fce745004b6 1154 },
Christopher Haster 8332:5fce745004b6 1155 "DISCO_F407VG": {
Christopher Haster 8332:5fce745004b6 1156 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1157 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 1158 "extra_labels": ["STM", "STM32F4", "STM32F407", "STM32F407VG"],
Christopher Haster 8332:5fce745004b6 1159 "supported_toolchains": ["ARM", "uARM", "GCC_ARM"],
Michel Jaouen 9193:1b508d67aa05 1160 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2", "USB_STM_HAL"],
Sarah Marsh 8520:ebbeba690467 1161 "device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 1162 "device_name": "STM32F407VG"
Christopher Haster 8332:5fce745004b6 1163 },
Christopher Haster 8332:5fce745004b6 1164 "DISCO_F429ZI": {
Christopher Haster 8332:5fce745004b6 1165 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1166 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 1167 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 1168 "extra_labels": ["STM", "STM32F4", "STM32F429", "STM32F429ZI", "STM32F429xx"],
Christopher Haster 8332:5fce745004b6 1169 "macros": ["RTC_LSI=1","TRANSACTION_QUEUE_SIZE_SPI=2"],
Christopher Haster 8332:5fce745004b6 1170 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 1171 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "ERROR_RED", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES", "TRNG"],
Sarah Marsh 8472:da9bd832dfd1 1172 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 1173 "device_name": "STM32F429ZI"
Christopher Haster 8332:5fce745004b6 1174 },
Christopher Haster 8332:5fce745004b6 1175 "DISCO_F469NI": {
Christopher Haster 8332:5fce745004b6 1176 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 1177 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 1178 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 1179 "extra_labels": ["STM", "STM32F4", "STM32F469", "STM32F469NI", "STM32F469xx"],
Christopher Haster 8332:5fce745004b6 1180 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 1181 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1182 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Christopher Haster 8332:5fce745004b6 1183 "detect_code": ["0788"],
jeromecoutant 9032:ccd5da487753 1184 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "ERROR_RED", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES", "TRNG"],
Sarah Marsh 8472:da9bd832dfd1 1185 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 1186 "device_name": "STM32F469NI"
Christopher Haster 8332:5fce745004b6 1187 },
Christopher Haster 8332:5fce745004b6 1188 "DISCO_L053C8": {
Christopher Haster 8332:5fce745004b6 1189 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1190 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 1191 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 1192 "extra_labels": ["STM", "STM32L0", "STM32L053C8"],
Christopher Haster 8332:5fce745004b6 1193 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
jeromecoutant 9260:df87e41fad8d 1194 "macros": ["RTC_LSI=1"],
Laurent MEUNIER 9236:9611414db999 1195 "device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 1196 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 1197 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 1198 "device_name": "STM32L053C8"
Christopher Haster 8332:5fce745004b6 1199 },
Christopher Haster 8332:5fce745004b6 1200 "DISCO_F746NG": {
Christopher Haster 8332:5fce745004b6 1201 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1202 "core": "Cortex-M7F",
Christopher Haster 8332:5fce745004b6 1203 "extra_labels": ["STM", "STM32F7", "STM32F746", "STM32F746NG"],
Christopher Haster 8332:5fce745004b6 1204 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 1205 "default_toolchain": "ARM",
jeromecoutant 8661:e3f8446fe374 1206 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 1207 "detect_code": ["0815"],
Laurent MEUNIER 8670:d320c94c6968 1208 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Laurent MEUNIER 8670:d320c94c6968 1209 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES", "TRNG"],
Christopher Haster 8342:520d28b41ea4 1210 "features": ["LWIP"],
Sarah Marsh 8472:da9bd832dfd1 1211 "release_versions": ["2", "5"],
Sarah Marsh 8515:ca8692fd1903 1212 "device_name": "STM32F746NG"
Christopher Haster 8332:5fce745004b6 1213 },
Christopher Haster 8332:5fce745004b6 1214 "DISCO_F769NI": {
Christopher Haster 8332:5fce745004b6 1215 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1216 "core": "Cortex-M7FD",
Christopher Haster 8332:5fce745004b6 1217 "extra_labels": ["STM", "STM32F7", "STM32F769", "STM32F769NI"],
Christopher Haster 8332:5fce745004b6 1218 "supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 1219 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 1220 "detect_code": ["0817"],
Laurent MEUNIER 8670:d320c94c6968 1221 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Laurent MEUNIER 8670:d320c94c6968 1222 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Christopher Haster 8342:520d28b41ea4 1223 "features": ["LWIP"],
Sarah Marsh 8507:29edfac555c0 1224 "release_versions": ["2"],
Sarah Marsh 8507:29edfac555c0 1225 "device_name": "STM32F769NI"
Christopher Haster 8332:5fce745004b6 1226 },
Christopher Haster 8332:5fce745004b6 1227 "DISCO_L476VG": {
Christopher Haster 8332:5fce745004b6 1228 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1229 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 1230 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 1231 "extra_labels": ["STM", "STM32L4", "STM32L476VG"],
Christopher Haster 8332:5fce745004b6 1232 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 1233 "detect_code": ["0820"],
Laurent MEUNIER 8670:d320c94c6968 1234 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Laurent MEUNIER 8670:d320c94c6968 1235 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES", "TRNG"],
Sarah Marsh 8472:da9bd832dfd1 1236 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 1237 "device_name": "stm32l476vg"
Christopher Haster 8332:5fce745004b6 1238 },
Christopher Haster 8332:5fce745004b6 1239 "MTS_MDOT_F405RG": {
Christopher Haster 8332:5fce745004b6 1240 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1241 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 1242 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 1243 "extra_labels": ["STM", "STM32F4", "STM32F405RG"],
Christopher Haster 8332:5fce745004b6 1244 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 1245 "macros": ["HSE_VALUE=26000000", "TRANSACTION_QUEUE_SIZE_SPI=2"],
Christopher Haster 8332:5fce745004b6 1246 "progen": {"target": "mts-mdot-f405rg"},
Christopher Haster 8332:5fce745004b6 1247 "device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 1248 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 1249 "device_name": "STM32F405RG"
Christopher Haster 8332:5fce745004b6 1250 },
Christopher Haster 8332:5fce745004b6 1251 "MTS_MDOT_F411RE": {
Christopher Haster 8332:5fce745004b6 1252 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1253 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 1254 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 1255 "extra_labels": ["STM", "STM32F4", "STM32F411RE"],
Christopher Haster 8332:5fce745004b6 1256 "macros": ["HSE_VALUE=26000000", "USE_PLL_HSE_EXTC=0", "VECT_TAB_OFFSET=0x00010000","TRANSACTION_QUEUE_SIZE_SPI=2"],
Christopher Haster 8332:5fce745004b6 1257 "post_binary_hook": {
Christopher Haster 8332:5fce745004b6 1258 "function": "MTSCode.combine_bins_mts_dot",
Christopher Haster 8332:5fce745004b6 1259 "toolchains": ["GCC_ARM", "ARM_STD", "ARM_MICRO"]
Christopher Haster 8332:5fce745004b6 1260 },
Christopher Haster 8332:5fce745004b6 1261 "device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 1262 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 1263 "device_name": "STM32F411RE"
Christopher Haster 8332:5fce745004b6 1264 },
Christopher Haster 8332:5fce745004b6 1265 "MTS_DRAGONFLY_F411RE": {
Christopher Haster 8332:5fce745004b6 1266 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1267 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 1268 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 1269 "extra_labels": ["STM", "STM32F4", "STM32F411RE"],
Christopher Haster 8332:5fce745004b6 1270 "macros": ["HSE_VALUE=26000000", "VECT_TAB_OFFSET=0x08010000","TRANSACTION_QUEUE_SIZE_SPI=2"],
Christopher Haster 8332:5fce745004b6 1271 "post_binary_hook": {
Christopher Haster 8332:5fce745004b6 1272 "function": "MTSCode.combine_bins_mts_dragonfly",
Christopher Haster 8332:5fce745004b6 1273 "toolchains": ["GCC_ARM", "ARM_STD", "ARM_MICRO"]
Christopher Haster 8332:5fce745004b6 1274 },
Christopher Haster 8332:5fce745004b6 1275 "device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 1276 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 1277 "device_name": "STM32F411RE"
Christopher Haster 8332:5fce745004b6 1278 },
Christopher Haster 8332:5fce745004b6 1279 "XDOT_L151CC": {
Christopher Haster 8332:5fce745004b6 1280 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1281 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 1282 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 1283 "extra_labels": ["STM", "STM32L1", "STM32L151CC"],
Christopher Haster 8332:5fce745004b6 1284 "supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 1285 "progen": {"target": "xdot-l151cc"},
Laurent MEUNIER 9236:9611414db999 1286 "device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 1287 "default_lib": "std",
Christopher Haster 8332:5fce745004b6 1288 "release_versions": ["5"]
Christopher Haster 8332:5fce745004b6 1289 },
Christopher Haster 8332:5fce745004b6 1290 "MOTE_L152RC": {
Christopher Haster 8332:5fce745004b6 1291 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1292 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 1293 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 1294 "extra_labels": ["STM", "STM32L1", "STM32L152RC"],
Christopher Haster 8332:5fce745004b6 1295 "macros": ["RTC_LSI=1"],
Christopher Haster 8332:5fce745004b6 1296 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 1297 "detect_code": ["4100"],
Laurent MEUNIER 9236:9611414db999 1298 "device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 1299 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 1300 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 1301 "device_name": "STM32L152RC"
Christopher Haster 8332:5fce745004b6 1302 },
Christopher Haster 8332:5fce745004b6 1303 "DISCO_F401VC": {
Christopher Haster 8332:5fce745004b6 1304 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1305 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 1306 "default_toolchain": "GCC_ARM",
Christopher Haster 8332:5fce745004b6 1307 "extra_labels": ["STM", "STM32F4", "STM32F401", "STM32F401VC"],
Christopher Haster 8332:5fce745004b6 1308 "supported_toolchains": ["GCC_ARM"],
Christopher Haster 8332:5fce745004b6 1309 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Sarah Marsh 8472:da9bd832dfd1 1310 "device_has": ["ANALOGIN", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 1311 "device_name": "STM32F401VC"
Christopher Haster 8332:5fce745004b6 1312 },
andreas.larsson 8355:cb6a226655c8 1313 "UBLOX_EVK_ODIN_W2": {
Christopher Haster 8332:5fce745004b6 1314 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 1315 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 1316 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 1317 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
andreas.larsson 8654:d2daf30b4d0f 1318 "extra_labels": ["STM", "STM32F4", "STM32F439", "STM32F439ZI","STM32F439xx"],
andreas.larsson 8768:b81d7522ac45 1319 "macros": ["HSE_VALUE=24000000", "HSE_STARTUP_TIMEOUT=5000", "CB_INTERFACE_SDIO","CB_CHIP_WL18XX","SUPPORT_80211D_ALWAYS","WLAN_ENABLED","MBEDTLS_ARC4_C","MBEDTLS_DES_C","MBEDTLS_MD4_C","MBEDTLS_MD5_C","MBEDTLS_SHA1_C"],
Christopher Haster 8332:5fce745004b6 1320 "inherits": ["Target"],
Bartek Szatkowski 9124:4d8a46bdf20d 1321 "device_has": ["ANALOGIN", "CAN", "EMAC", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES", "TRNG"],
Christopher Haster 8342:520d28b41ea4 1322 "features": ["LWIP"],
Sarah Marsh 8472:da9bd832dfd1 1323 "release_versions": ["5"],
Sarah Marsh 8472:da9bd832dfd1 1324 "device_name": "STM32F439ZI"
Christopher Haster 8332:5fce745004b6 1325 },
Christopher Haster 8332:5fce745004b6 1326 "NZ32_SC151": {
Christopher Haster 8332:5fce745004b6 1327 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1328 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 1329 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 1330 "program_cycle_s": 1.5,
Christopher Haster 8332:5fce745004b6 1331 "extra_labels": ["STM", "STM32L1", "STM32L151RC"],
Christopher Haster 8332:5fce745004b6 1332 "macros": ["RTC_LSI=1"],
Christopher Haster 8332:5fce745004b6 1333 "supported_toolchains": ["ARM", "uARM", "GCC_ARM"],
Laurent MEUNIER 9236:9611414db999 1334 "device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 1335 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 1336 "device_name": "STM32L151RC"
Christopher Haster 8332:5fce745004b6 1337 },
Christopher Haster 8332:5fce745004b6 1338 "MCU_NRF51": {
Christopher Haster 8332:5fce745004b6 1339 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1340 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 1341 "OVERRIDE_BOOTLOADER_FILENAME": "nrf51822_bootloader.hex",
Christopher Haster 8332:5fce745004b6 1342 "macros": ["NRF51", "TARGET_NRF51822"],
Christopher Haster 8332:5fce745004b6 1343 "MERGE_BOOTLOADER": false,
Christopher Haster 8332:5fce745004b6 1344 "extra_labels": ["NORDIC", "MCU_NRF51", "MCU_NRF51822"],
Christopher Haster 8332:5fce745004b6 1345 "OUTPUT_EXT": "hex",
Christopher Haster 8332:5fce745004b6 1346 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 1347 "supported_toolchains": ["ARM", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 1348 "public": false,
Christopher Haster 8332:5fce745004b6 1349 "MERGE_SOFT_DEVICE": true,
Christopher Haster 8332:5fce745004b6 1350 "EXPECTED_SOFTDEVICES_WITH_OFFSETS": [
Christopher Haster 8332:5fce745004b6 1351 {
Christopher Haster 8332:5fce745004b6 1352 "boot": "s130_nrf51_1.0.0_bootloader.hex",
Christopher Haster 8332:5fce745004b6 1353 "name": "s130_nrf51_1.0.0_softdevice.hex",
Christopher Haster 8332:5fce745004b6 1354 "offset": 114688
Christopher Haster 8332:5fce745004b6 1355 },
Christopher Haster 8332:5fce745004b6 1356 {
Christopher Haster 8332:5fce745004b6 1357 "boot": "s110_nrf51822_8.0.0_bootloader.hex",
Christopher Haster 8332:5fce745004b6 1358 "name": "s110_nrf51822_8.0.0_softdevice.hex",
Christopher Haster 8332:5fce745004b6 1359 "offset": 98304
Christopher Haster 8332:5fce745004b6 1360 },
Christopher Haster 8332:5fce745004b6 1361 {
Christopher Haster 8332:5fce745004b6 1362 "boot": "s110_nrf51822_7.1.0_bootloader.hex",
Christopher Haster 8332:5fce745004b6 1363 "name": "s110_nrf51822_7.1.0_softdevice.hex",
Christopher Haster 8332:5fce745004b6 1364 "offset": 90112
Christopher Haster 8332:5fce745004b6 1365 },
Christopher Haster 8332:5fce745004b6 1366 {
Christopher Haster 8332:5fce745004b6 1367 "boot": "s110_nrf51822_7.0.0_bootloader.hex",
Christopher Haster 8332:5fce745004b6 1368 "name": "s110_nrf51822_7.0.0_softdevice.hex",
Christopher Haster 8332:5fce745004b6 1369 "offset": 90112
Christopher Haster 8332:5fce745004b6 1370 },
Christopher Haster 8332:5fce745004b6 1371 {
Christopher Haster 8332:5fce745004b6 1372 "boot": "s110_nrf51822_6.0.0_bootloader.hex",
Christopher Haster 8332:5fce745004b6 1373 "name": "s110_nrf51822_6.0.0_softdevice.hex",
Christopher Haster 8332:5fce745004b6 1374 "offset": 81920
Christopher Haster 8332:5fce745004b6 1375 }
Christopher Haster 8332:5fce745004b6 1376 ],
Christopher Haster 8332:5fce745004b6 1377 "detect_code": ["1070"],
Christopher Haster 8332:5fce745004b6 1378 "post_binary_hook": {
Christopher Haster 8332:5fce745004b6 1379 "function": "MCU_NRF51Code.binary_hook",
Christopher Haster 8332:5fce745004b6 1380 "toolchains": ["ARM_STD", "GCC_ARM"]
Christopher Haster 8332:5fce745004b6 1381 },
Christopher Haster 8332:5fce745004b6 1382 "program_cycle_s": 6,
Christopher Haster 8332:5fce745004b6 1383 "features": ["BLE"],
Christopher Haster 8332:5fce745004b6 1384 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"]
Christopher Haster 8332:5fce745004b6 1385 },
Christopher Haster 8332:5fce745004b6 1386 "MCU_NRF51_16K_BASE": {
Christopher Haster 8332:5fce745004b6 1387 "inherits": ["MCU_NRF51"],
Christopher Haster 8332:5fce745004b6 1388 "extra_labels_add": ["MCU_NORDIC_16K", "MCU_NRF51_16K"],
Christopher Haster 8332:5fce745004b6 1389 "macros_add": ["TARGET_MCU_NORDIC_16K", "TARGET_MCU_NRF51_16K"],
Christopher Haster 8332:5fce745004b6 1390 "public": false,
Christopher Haster 8332:5fce745004b6 1391 "default_lib": "small"
Christopher Haster 8332:5fce745004b6 1392 },
Christopher Haster 8332:5fce745004b6 1393 "MCU_NRF51_16K_BOOT_BASE": {
Christopher Haster 8332:5fce745004b6 1394 "inherits": ["MCU_NRF51_16K_BASE"],
Christopher Haster 8332:5fce745004b6 1395 "MERGE_BOOTLOADER": true,
Christopher Haster 8332:5fce745004b6 1396 "extra_labels_add": ["MCU_NRF51_16K_BOOT"],
Christopher Haster 8332:5fce745004b6 1397 "macros_add": ["TARGET_MCU_NRF51_16K_BOOT", "TARGET_OTA_ENABLED"],
Christopher Haster 8332:5fce745004b6 1398 "public": false
Christopher Haster 8332:5fce745004b6 1399 },
Christopher Haster 8332:5fce745004b6 1400 "MCU_NRF51_16K_OTA_BASE": {
Christopher Haster 8332:5fce745004b6 1401 "inherits": ["MCU_NRF51_16K_BASE"],
Christopher Haster 8332:5fce745004b6 1402 "public": false,
Christopher Haster 8332:5fce745004b6 1403 "extra_labels_add": ["MCU_NRF51_16K_OTA"],
Christopher Haster 8332:5fce745004b6 1404 "macros_add": ["TARGET_MCU_NRF51_16K_OTA", "TARGET_OTA_ENABLED"],
Christopher Haster 8332:5fce745004b6 1405 "MERGE_SOFT_DEVICE": false
Christopher Haster 8332:5fce745004b6 1406 },
Christopher Haster 8332:5fce745004b6 1407 "MCU_NRF51_16K": {
Christopher Haster 8332:5fce745004b6 1408 "inherits": ["MCU_NRF51_16K_BASE"],
Christopher Haster 8332:5fce745004b6 1409 "extra_labels_add": ["MCU_NRF51_16K_S130"],
Christopher Haster 8332:5fce745004b6 1410 "macros_add": ["TARGET_MCU_NRF51_16K_S130"],
Christopher Haster 8332:5fce745004b6 1411 "public": false
Christopher Haster 8332:5fce745004b6 1412 },
Christopher Haster 8332:5fce745004b6 1413 "MCU_NRF51_S110": {
Christopher Haster 8332:5fce745004b6 1414 "extra_labels_add": ["MCU_NRF51_16K_S110"],
Christopher Haster 8332:5fce745004b6 1415 "macros_add": ["TARGET_MCU_NRF51_16K_S110"],
Christopher Haster 8332:5fce745004b6 1416 "EXPECTED_SOFTDEVICES_WITH_OFFSETS": [
Christopher Haster 8332:5fce745004b6 1417 {
Christopher Haster 8332:5fce745004b6 1418 "name": "s110_nrf51822_8.0.0_softdevice.hex",
Christopher Haster 8332:5fce745004b6 1419 "boot": "s110_nrf51822_8.0.0_bootloader.hex",
Christopher Haster 8332:5fce745004b6 1420 "offset": 98304
Christopher Haster 8332:5fce745004b6 1421 },
Christopher Haster 8332:5fce745004b6 1422 {
Christopher Haster 8332:5fce745004b6 1423 "name": "s110_nrf51822_7.1.0_softdevice.hex",
Christopher Haster 8332:5fce745004b6 1424 "boot": "s110_nrf51822_7.1.0_bootloader.hex",
Christopher Haster 8332:5fce745004b6 1425 "offset": 90112
Christopher Haster 8332:5fce745004b6 1426 }
Christopher Haster 8332:5fce745004b6 1427 ],
Christopher Haster 8332:5fce745004b6 1428 "public": false
Christopher Haster 8332:5fce745004b6 1429 },
Christopher Haster 8332:5fce745004b6 1430 "MCU_NRF51_16K_S110": {
Christopher Haster 8332:5fce745004b6 1431 "inherits": ["MCU_NRF51_S110", "MCU_NRF51_16K_BASE"],
Christopher Haster 8332:5fce745004b6 1432 "public": false
Christopher Haster 8332:5fce745004b6 1433 },
Christopher Haster 8332:5fce745004b6 1434 "MCU_NRF51_16K_BOOT": {
Christopher Haster 8332:5fce745004b6 1435 "inherits": ["MCU_NRF51_16K_BOOT_BASE"],
Christopher Haster 8332:5fce745004b6 1436 "extra_labels_add": ["MCU_NRF51_16K_S130"],
Christopher Haster 8332:5fce745004b6 1437 "macros_add": ["TARGET_MCU_NRF51_16K_S130"],
Christopher Haster 8332:5fce745004b6 1438 "public": false
Christopher Haster 8332:5fce745004b6 1439 },
Christopher Haster 8332:5fce745004b6 1440 "MCU_NRF51_16K_BOOT_S110": {
Christopher Haster 8332:5fce745004b6 1441 "inherits": ["MCU_NRF51_S110", "MCU_NRF51_16K_BOOT_BASE"],
Christopher Haster 8332:5fce745004b6 1442 "public": false
Christopher Haster 8332:5fce745004b6 1443 },
Christopher Haster 8332:5fce745004b6 1444 "MCU_NRF51_16K_OTA": {
Christopher Haster 8332:5fce745004b6 1445 "inherits": ["MCU_NRF51_16K_OTA_BASE"],
Christopher Haster 8332:5fce745004b6 1446 "extra_labels_add": ["MCU_NRF51_16K_S130"],
Christopher Haster 8332:5fce745004b6 1447 "macros_add": ["TARGET_MCU_NRF51_16K_S130"],
Christopher Haster 8332:5fce745004b6 1448 "public": false
Christopher Haster 8332:5fce745004b6 1449 },
Christopher Haster 8332:5fce745004b6 1450 "MCU_NRF51_16K_OTA_S110": {
Christopher Haster 8332:5fce745004b6 1451 "inherits": ["MCU_NRF51_S110", "MCU_NRF51_16K_OTA_BASE"],
Christopher Haster 8332:5fce745004b6 1452 "public": false
Christopher Haster 8332:5fce745004b6 1453 },
Christopher Haster 8332:5fce745004b6 1454 "MCU_NRF51_32K": {
Christopher Haster 8332:5fce745004b6 1455 "inherits": ["MCU_NRF51"],
Christopher Haster 8332:5fce745004b6 1456 "extra_labels_add": ["MCU_NORDIC_32K", "MCU_NRF51_32K"],
Christopher Haster 8332:5fce745004b6 1457 "macros_add": ["TARGET_MCU_NORDIC_32K", "TARGET_MCU_NRF51_32K"],
Christopher Haster 8332:5fce745004b6 1458 "public": false
Christopher Haster 8332:5fce745004b6 1459 },
Christopher Haster 8332:5fce745004b6 1460 "MCU_NRF51_32K_BOOT": {
Christopher Haster 8332:5fce745004b6 1461 "inherits": ["MCU_NRF51_32K"],
Christopher Haster 8332:5fce745004b6 1462 "MERGE_BOOTLOADER": true,
Christopher Haster 8332:5fce745004b6 1463 "extra_labels_add": ["MCU_NRF51_32K_BOOT"],
Christopher Haster 8332:5fce745004b6 1464 "macros_add": ["TARGET_MCU_NRF51_32K_BOOT", "TARGET_OTA_ENABLED"],
Christopher Haster 8332:5fce745004b6 1465 "public": false
Christopher Haster 8332:5fce745004b6 1466 },
Christopher Haster 8332:5fce745004b6 1467 "MCU_NRF51_32K_OTA": {
Christopher Haster 8332:5fce745004b6 1468 "inherits": ["MCU_NRF51_32K"],
Christopher Haster 8332:5fce745004b6 1469 "public": false,
Christopher Haster 8332:5fce745004b6 1470 "extra_labels_add": ["MCU_NRF51_32K_OTA"],
Christopher Haster 8332:5fce745004b6 1471 "macros_add": ["TARGET_MCU_NRF51_32K_OTA", "TARGET_OTA_ENABLED"],
Christopher Haster 8332:5fce745004b6 1472 "MERGE_SOFT_DEVICE": false
Christopher Haster 8332:5fce745004b6 1473 },
Christopher Haster 8332:5fce745004b6 1474 "NRF51822": {
Christopher Haster 8332:5fce745004b6 1475 "inherits": ["MCU_NRF51_16K"],
Christopher Haster 8332:5fce745004b6 1476 "extra_labels_add": ["NRF51822", "NRF51822_MKIT"],
Christopher Haster 8332:5fce745004b6 1477 "macros_add": ["TARGET_NRF51822_MKIT"],
Sarah Marsh 8472:da9bd832dfd1 1478 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 1479 "device_name": "nRF51822_xxAA"
Christopher Haster 8332:5fce745004b6 1480 },
Christopher Haster 8332:5fce745004b6 1481 "NRF51822_BOOT": {
Christopher Haster 8332:5fce745004b6 1482 "inherits": ["MCU_NRF51_16K_BOOT"],
Christopher Haster 8332:5fce745004b6 1483 "extra_labels_add": ["NRF51822", "NRF51822_MKIT"],
Christopher Haster 8332:5fce745004b6 1484 "macros_add": ["TARGET_NRF51822_MKIT"]
Christopher Haster 8332:5fce745004b6 1485 },
Christopher Haster 8332:5fce745004b6 1486 "NRF51822_OTA": {
Christopher Haster 8332:5fce745004b6 1487 "inherits": ["MCU_NRF51_16K_OTA"],
Christopher Haster 8332:5fce745004b6 1488 "extra_labels_add": ["NRF51822", "NRF51822_MKIT"],
Christopher Haster 8332:5fce745004b6 1489 "macros_add": ["TARGET_NRF51822_MKIT"]
Christopher Haster 8332:5fce745004b6 1490 },
Christopher Haster 8332:5fce745004b6 1491 "ARCH_BLE": {
Christopher Haster 8332:5fce745004b6 1492 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 1493 "inherits": ["MCU_NRF51_16K"],
Sarah Marsh 8472:da9bd832dfd1 1494 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 1495 "device_name": "nRF51822_xxAA"
Christopher Haster 8332:5fce745004b6 1496 },
Christopher Haster 8332:5fce745004b6 1497 "ARCH_BLE_BOOT": {
Christopher Haster 8332:5fce745004b6 1498 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 1499 "inherits": ["MCU_NRF51_16K_BOOT"],
Christopher Haster 8332:5fce745004b6 1500 "extra_labels_add": ["ARCH_BLE"],
Christopher Haster 8332:5fce745004b6 1501 "macros_add": ["TARGET_ARCH_BLE"]
Christopher Haster 8332:5fce745004b6 1502 },
Christopher Haster 8332:5fce745004b6 1503 "ARCH_BLE_OTA": {
Christopher Haster 8332:5fce745004b6 1504 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 1505 "inherits": ["MCU_NRF51_16K_OTA"],
Christopher Haster 8332:5fce745004b6 1506 "extra_labels_add": ["ARCH_BLE"],
Christopher Haster 8332:5fce745004b6 1507 "macros_add": ["TARGET_ARCH_BLE"]
Christopher Haster 8332:5fce745004b6 1508 },
Christopher Haster 8332:5fce745004b6 1509 "ARCH_LINK": {
Christopher Haster 8332:5fce745004b6 1510 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 1511 "inherits": ["MCU_NRF51_16K"],
Christopher Haster 8332:5fce745004b6 1512 "extra_labels_add": ["ARCH_BLE"],
Christopher Haster 8332:5fce745004b6 1513 "macros_add": ["TARGET_ARCH_BLE"]
Christopher Haster 8332:5fce745004b6 1514 },
Christopher Haster 8332:5fce745004b6 1515 "ARCH_LINK_BOOT": {
Christopher Haster 8332:5fce745004b6 1516 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 1517 "inherits": ["MCU_NRF51_16K_BOOT"],
Christopher Haster 8332:5fce745004b6 1518 "extra_labels_add": ["ARCH_BLE", "ARCH_LINK"],
Christopher Haster 8332:5fce745004b6 1519 "macros_add": ["TARGET_ARCH_BLE", "TARGET_ARCH_LINK"]
Christopher Haster 8332:5fce745004b6 1520 },
Christopher Haster 8332:5fce745004b6 1521 "ARCH_LINK_OTA": {
Christopher Haster 8332:5fce745004b6 1522 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 1523 "inherits": ["MCU_NRF51_16K_OTA"],
Christopher Haster 8332:5fce745004b6 1524 "extra_labels_add": ["ARCH_BLE", "ARCH_LINK"],
Christopher Haster 8332:5fce745004b6 1525 "macros_add": ["TARGET_ARCH_BLE", "TARGET_ARCH_LINK"]
Christopher Haster 8332:5fce745004b6 1526 },
Christopher Haster 8332:5fce745004b6 1527 "SEEED_TINY_BLE": {
Christopher Haster 8332:5fce745004b6 1528 "inherits": ["MCU_NRF51_16K"],
Sarah Marsh 8472:da9bd832dfd1 1529 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 1530 "device_name": "nRF51822_xxAA"
Christopher Haster 8332:5fce745004b6 1531 },
Christopher Haster 8332:5fce745004b6 1532 "SEEED_TINY_BLE_BOOT": {
Christopher Haster 8332:5fce745004b6 1533 "inherits": ["MCU_NRF51_16K_BOOT"],
Christopher Haster 8332:5fce745004b6 1534 "extra_labels_add": ["SEEED_TINY_BLE"],
Christopher Haster 8332:5fce745004b6 1535 "macros_add": ["TARGET_SEEED_TINY_BLE"]
Christopher Haster 8332:5fce745004b6 1536 },
Christopher Haster 8332:5fce745004b6 1537 "SEEED_TINY_BLE_OTA": {
Christopher Haster 8332:5fce745004b6 1538 "inherits": ["MCU_NRF51_16K_OTA"],
Christopher Haster 8332:5fce745004b6 1539 "extra_labels_add": ["SEEED_TINY_BLE"],
Christopher Haster 8332:5fce745004b6 1540 "macros_add": ["TARGET_SEEED_TINY_BLE"]
Christopher Haster 8332:5fce745004b6 1541 },
Christopher Haster 8332:5fce745004b6 1542 "HRM1017": {
Christopher Haster 8332:5fce745004b6 1543 "inherits": ["MCU_NRF51_16K"],
Christopher Haster 8332:5fce745004b6 1544 "macros_add": ["TARGET_NRF_LFCLK_RC"],
Sarah Marsh 8472:da9bd832dfd1 1545 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 1546 "device_name": "nRF51822_xxAA"
Christopher Haster 8332:5fce745004b6 1547 },
Christopher Haster 8332:5fce745004b6 1548 "HRM1017_BOOT": {
Christopher Haster 8332:5fce745004b6 1549 "inherits": ["MCU_NRF51_16K_BOOT"],
Christopher Haster 8332:5fce745004b6 1550 "extra_labels_add": ["HRM1017"],
Christopher Haster 8332:5fce745004b6 1551 "macros_add": ["TARGET_HRM1017", "TARGET_NRF_LFCLK_RC"]
Christopher Haster 8332:5fce745004b6 1552 },
Christopher Haster 8332:5fce745004b6 1553 "HRM1017_OTA": {
Christopher Haster 8332:5fce745004b6 1554 "inherits": ["MCU_NRF51_16K_OTA"],
Christopher Haster 8332:5fce745004b6 1555 "extra_labels_add": ["HRM1017"],
Christopher Haster 8332:5fce745004b6 1556 "macros_add": ["TARGET_HRM1017", "TARGET_NRF_LFCLK_RC"]
Christopher Haster 8332:5fce745004b6 1557 },
Christopher Haster 8332:5fce745004b6 1558 "RBLAB_NRF51822": {
Christopher Haster 8332:5fce745004b6 1559 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 1560 "inherits": ["MCU_NRF51_16K"],
Sarah Marsh 8472:da9bd832dfd1 1561 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 1562 "device_name": "nRF51822_xxAA"
Christopher Haster 8332:5fce745004b6 1563 },
Christopher Haster 8332:5fce745004b6 1564 "RBLAB_NRF51822_BOOT": {
Christopher Haster 8332:5fce745004b6 1565 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 1566 "inherits": ["MCU_NRF51_16K_BOOT"],
Christopher Haster 8332:5fce745004b6 1567 "extra_labels_add": ["RBLAB_NRF51822"],
Christopher Haster 8332:5fce745004b6 1568 "macros_add": ["TARGET_RBLAB_NRF51822"]
Christopher Haster 8332:5fce745004b6 1569 },
Christopher Haster 8332:5fce745004b6 1570 "RBLAB_NRF51822_OTA": {
Christopher Haster 8332:5fce745004b6 1571 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 1572 "inherits": ["MCU_NRF51_16K_OTA"],
Christopher Haster 8332:5fce745004b6 1573 "extra_labels_add": ["RBLAB_NRF51822"],
Christopher Haster 8332:5fce745004b6 1574 "macros_add": ["TARGET_RBLAB_NRF51822"]
Christopher Haster 8332:5fce745004b6 1575 },
Christopher Haster 8332:5fce745004b6 1576 "RBLAB_BLENANO": {
Christopher Haster 8332:5fce745004b6 1577 "inherits": ["MCU_NRF51_16K"],
Christopher Haster 8332:5fce745004b6 1578 "release_versions": ["2"]
Christopher Haster 8332:5fce745004b6 1579 },
Christopher Haster 8332:5fce745004b6 1580 "RBLAB_BLENANO_BOOT": {
Christopher Haster 8332:5fce745004b6 1581 "inherits": ["MCU_NRF51_16K_BOOT"],
Christopher Haster 8332:5fce745004b6 1582 "extra_labels_add": ["RBLAB_BLENANO"],
Christopher Haster 8332:5fce745004b6 1583 "macros_add": ["TARGET_RBLAB_BLENANO"]
Christopher Haster 8332:5fce745004b6 1584 },
Christopher Haster 8332:5fce745004b6 1585 "RBLAB_BLENANO_OTA": {
Christopher Haster 8332:5fce745004b6 1586 "inherits": ["MCU_NRF51_16K_OTA"],
Christopher Haster 8332:5fce745004b6 1587 "extra_labels_add": ["RBLAB_BLENANO"],
Christopher Haster 8332:5fce745004b6 1588 "macros_add": ["TARGET_RBLAB_BLENANO"]
Christopher Haster 8332:5fce745004b6 1589 },
Christopher Haster 8332:5fce745004b6 1590 "NRF51822_Y5_MBUG": {
Christopher Haster 8332:5fce745004b6 1591 "inherits": ["MCU_NRF51_16K"]
Christopher Haster 8332:5fce745004b6 1592 },
Christopher Haster 8332:5fce745004b6 1593 "WALLBOT_BLE": {
Christopher Haster 8332:5fce745004b6 1594 "inherits": ["MCU_NRF51_16K"],
Christopher Haster 8332:5fce745004b6 1595 "release_versions": ["2"]
Christopher Haster 8332:5fce745004b6 1596 },
Christopher Haster 8332:5fce745004b6 1597 "WALLBOT_BLE_BOOT": {
Christopher Haster 8332:5fce745004b6 1598 "inherits": ["MCU_NRF51_16K_BOOT"],
Christopher Haster 8332:5fce745004b6 1599 "extra_labels_add": ["WALLBOT_BLE"],
Christopher Haster 8332:5fce745004b6 1600 "macros_add": ["TARGET_WALLBOT_BLE"]
Christopher Haster 8332:5fce745004b6 1601 },
Christopher Haster 8332:5fce745004b6 1602 "WALLBOT_BLE_OTA": {
Christopher Haster 8332:5fce745004b6 1603 "inherits": ["MCU_NRF51_16K_OTA"],
Christopher Haster 8332:5fce745004b6 1604 "extra_labels_add": ["WALLBOT_BLE"],
Christopher Haster 8332:5fce745004b6 1605 "macros_add": ["TARGET_WALLBOT_BLE"]
Christopher Haster 8332:5fce745004b6 1606 },
Christopher Haster 8332:5fce745004b6 1607 "DELTA_DFCM_NNN40": {
Christopher Haster 8332:5fce745004b6 1608 "inherits": ["MCU_NRF51_32K"],
Christopher Haster 8332:5fce745004b6 1609 "program_cycle_s": 10,
Christopher Haster 8332:5fce745004b6 1610 "macros_add": ["TARGET_NRF_LFCLK_RC"],
Christopher Haster 8332:5fce745004b6 1611 "device_has": ["ANALOGIN", "DEBUG_AWARENESS", "ERROR_PATTERN", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
Sarah Marsh 8472:da9bd832dfd1 1612 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 1613 "device_name": "nRF51822_xxAA"
Christopher Haster 8332:5fce745004b6 1614 },
Christopher Haster 8332:5fce745004b6 1615 "DELTA_DFCM_NNN40_BOOT": {
Christopher Haster 8332:5fce745004b6 1616 "inherits": ["MCU_NRF51_32K_BOOT"],
Christopher Haster 8332:5fce745004b6 1617 "program_cycle_s": 10,
Christopher Haster 8332:5fce745004b6 1618 "extra_labels_add": ["DELTA_DFCM_NNN40"],
Christopher Haster 8332:5fce745004b6 1619 "macros_add": ["TARGET_DELTA_DFCM_NNN40", "TARGET_NRF_LFCLK_RC"]
Christopher Haster 8332:5fce745004b6 1620 },
Christopher Haster 8332:5fce745004b6 1621 "DELTA_DFCM_NNN40_OTA": {
Christopher Haster 8332:5fce745004b6 1622 "inherits": ["MCU_NRF51_32K_OTA"],
Christopher Haster 8332:5fce745004b6 1623 "program_cycle_s": 10,
Christopher Haster 8332:5fce745004b6 1624 "extra_labels_add": ["DELTA_DFCM_NNN40"],
Christopher Haster 8332:5fce745004b6 1625 "macros_add": ["TARGET_DELTA_DFCM_NNN40", "TARGET_NRF_LFCLK_RC"]
Christopher Haster 8332:5fce745004b6 1626 },
Christopher Haster 8332:5fce745004b6 1627 "NRF51_DK_LEGACY": {
Christopher Haster 8332:5fce745004b6 1628 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 1629 "inherits": ["MCU_NRF51_32K"],
Sarah Marsh 8472:da9bd832dfd1 1630 "extra_labels_add": ["NRF51_DK"]
Christopher Haster 8332:5fce745004b6 1631 },
Christopher Haster 8332:5fce745004b6 1632 "NRF51_DK_BOOT": {
Christopher Haster 8332:5fce745004b6 1633 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 1634 "inherits": ["MCU_NRF51_32K_BOOT"],
Christopher Haster 8332:5fce745004b6 1635 "extra_labels_add": ["NRF51_DK"],
Christopher Haster 8332:5fce745004b6 1636 "macros_add": ["TARGET_NRF51_DK"]
Christopher Haster 8332:5fce745004b6 1637 },
Christopher Haster 8332:5fce745004b6 1638 "NRF51_DK_OTA": {
Christopher Haster 8332:5fce745004b6 1639 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 1640 "inherits": ["MCU_NRF51_32K_OTA"],
Christopher Haster 8332:5fce745004b6 1641 "extra_labels_add": ["NRF51_DK"],
Christopher Haster 8332:5fce745004b6 1642 "macros_add": ["TARGET_NRF51_DK"]
Christopher Haster 8332:5fce745004b6 1643 },
Christopher Haster 8332:5fce745004b6 1644 "NRF51_DONGLE_LEGACY": {
Christopher Haster 8332:5fce745004b6 1645 "inherits": ["MCU_NRF51_32K"],
Christopher Haster 8332:5fce745004b6 1646 "extra_labels_add": ["NRF51_DONGLE"],
Sarah Marsh 8472:da9bd832dfd1 1647 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 1648 "device_name": "nRF51822_xxAA"
Christopher Haster 8332:5fce745004b6 1649 },
Christopher Haster 8332:5fce745004b6 1650 "NRF51_DONGLE_BOOT": {
Christopher Haster 8332:5fce745004b6 1651 "inherits": ["MCU_NRF51_32K_BOOT"],
Christopher Haster 8332:5fce745004b6 1652 "extra_labels_add": ["NRF51_DONGLE"],
Christopher Haster 8332:5fce745004b6 1653 "macros_add": ["TARGET_NRF51_DONGLE"]
Christopher Haster 8332:5fce745004b6 1654 },
Christopher Haster 8332:5fce745004b6 1655 "NRF51_DONGLE_OTA": {
Christopher Haster 8332:5fce745004b6 1656 "inherits": ["MCU_NRF51_32K_OTA"],
Christopher Haster 8332:5fce745004b6 1657 "extra_labels_add": ["NRF51_DONGLE"],
Christopher Haster 8332:5fce745004b6 1658 "macros_add": ["TARGET_NRF51_DONGLE"]
Christopher Haster 8332:5fce745004b6 1659 },
Christopher Haster 8332:5fce745004b6 1660 "NRF51_MICROBIT": {
Christopher Haster 8332:5fce745004b6 1661 "inherits": ["MCU_NRF51_16K_S110"],
Christopher Haster 8332:5fce745004b6 1662 "macros_add": ["TARGET_NRF_LFCLK_RC"],
Sarah Marsh 8912:449d8d318e02 1663 "release_versions": ["2"],
Sarah Marsh 8912:449d8d318e02 1664 "device_name": "nRF51822_xxAA"
Christopher Haster 8332:5fce745004b6 1665 },
Christopher Haster 8332:5fce745004b6 1666 "NRF51_MICROBIT_BOOT": {
Christopher Haster 8332:5fce745004b6 1667 "inherits": ["MCU_NRF51_16K_BOOT_S110"],
Christopher Haster 8332:5fce745004b6 1668 "extra_labels_add": ["NRF51_MICROBIT"],
Christopher Haster 8332:5fce745004b6 1669 "macros_add": ["TARGET_NRF51_MICROBIT", "TARGET_NRF_LFCLK_RC"]
Christopher Haster 8332:5fce745004b6 1670 },
Christopher Haster 8332:5fce745004b6 1671 "NRF51_MICROBIT_OTA": {
Christopher Haster 8332:5fce745004b6 1672 "inherits": ["MCU_NRF51_16K_OTA_S110"],
Christopher Haster 8332:5fce745004b6 1673 "extra_labels_add": ["NRF51_MICROBIT"],
Christopher Haster 8332:5fce745004b6 1674 "macros_add": ["TARGET_NRF51_MICROBIT", "TARGET_NRF_LFCLK_RC"]
Christopher Haster 8332:5fce745004b6 1675 },
Christopher Haster 8332:5fce745004b6 1676 "NRF51_MICROBIT_B": {
Christopher Haster 8332:5fce745004b6 1677 "inherits": ["MCU_NRF51_16K"],
Christopher Haster 8332:5fce745004b6 1678 "extra_labels_add": ["NRF51_MICROBIT"],
Christopher Haster 8332:5fce745004b6 1679 "macros_add": ["TARGET_NRF51_MICROBIT", "TARGET_NRF_LFCLK_RC"],
Christopher Haster 8332:5fce745004b6 1680 "release_versions": ["2"]
Christopher Haster 8332:5fce745004b6 1681 },
Christopher Haster 8332:5fce745004b6 1682 "NRF51_MICROBIT_B_BOOT": {
Christopher Haster 8332:5fce745004b6 1683 "inherits": ["MCU_NRF51_16K_BOOT"],
Christopher Haster 8332:5fce745004b6 1684 "extra_labels_add": ["NRF51_MICROBIT"],
Christopher Haster 8332:5fce745004b6 1685 "macros_add": ["TARGET_NRF51_MICROBIT", "TARGET_NRF_LFCLK_RC"]
Christopher Haster 8332:5fce745004b6 1686 },
Christopher Haster 8332:5fce745004b6 1687 "NRF51_MICROBIT_B_OTA": {
Christopher Haster 8332:5fce745004b6 1688 "inherits": ["MCU_NRF51_16K_OTA"],
Christopher Haster 8332:5fce745004b6 1689 "extra_labels_add": ["NRF51_MICROBIT"],
Christopher Haster 8332:5fce745004b6 1690 "macros_add": ["TARGET_NRF51_MICROBIT", "TARGET_NRF_LFCLK_RC"]
Christopher Haster 8332:5fce745004b6 1691 },
Christopher Haster 8332:5fce745004b6 1692 "MTM_MTCONNECT04S": {
Christopher Haster 8332:5fce745004b6 1693 "inherits": ["MCU_NRF51_32K"],
Sarah Marsh 8472:da9bd832dfd1 1694 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 1695 "device_name": "nRF51822_xxAA"
Christopher Haster 8332:5fce745004b6 1696 },
Christopher Haster 8332:5fce745004b6 1697 "MTM_MTCONNECT04S_BOOT": {
Christopher Haster 8332:5fce745004b6 1698 "inherits": ["MCU_NRF51_32K_BOOT"],
Christopher Haster 8332:5fce745004b6 1699 "extra_labels_add": ["MTM_CONNECT04S"],
Christopher Haster 8332:5fce745004b6 1700 "macros_add": ["TARGET_MTM_CONNECT04S"]
Christopher Haster 8332:5fce745004b6 1701 },
Christopher Haster 8332:5fce745004b6 1702 "MTM_MTCONNECT04S_OTA": {
Christopher Haster 8332:5fce745004b6 1703 "inherits": ["MCU_NRF51_32K_OTA"],
Christopher Haster 8332:5fce745004b6 1704 "extra_labels_add": ["MTM_CONNECT04S"],
Christopher Haster 8332:5fce745004b6 1705 "macros_add": ["TARGET_MTM_CONNECT04S"]
Christopher Haster 8332:5fce745004b6 1706 },
Christopher Haster 8332:5fce745004b6 1707 "TY51822R3": {
Christopher Haster 8332:5fce745004b6 1708 "inherits": ["MCU_NRF51_32K_UNIFIED"],
Christopher Haster 8332:5fce745004b6 1709 "macros_add": ["TARGET_NRF_32MHZ_XTAL"],
Christopher Haster 8332:5fce745004b6 1710 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPI_ASYNCH", "SPISLAVE"],
Christopher Haster 8332:5fce745004b6 1711 "detect_code": ["1019"],
Christopher Haster 8332:5fce745004b6 1712 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 1713 "overrides": {"uart_hwfc": 0},
Sarah Marsh 8472:da9bd832dfd1 1714 "device_name": "nRF51822_xxAA"
Christopher Haster 8332:5fce745004b6 1715 },
Christopher Haster 8332:5fce745004b6 1716 "TY51822R3_BOOT": {
Christopher Haster 8332:5fce745004b6 1717 "inherits": ["MCU_NRF51_32K_BOOT"],
Christopher Haster 8332:5fce745004b6 1718 "extra_labels_add": ["TY51822R3"],
Christopher Haster 8332:5fce745004b6 1719 "macros_add": ["TARGET_TY51822R3", "TARGET_NRF_32MHZ_XTAL"]
Christopher Haster 8332:5fce745004b6 1720 },
Christopher Haster 8332:5fce745004b6 1721 "TY51822R3_OTA": {
Christopher Haster 8332:5fce745004b6 1722 "inherits": ["MCU_NRF51_32K_OTA"],
Christopher Haster 8332:5fce745004b6 1723 "extra_labels_add": ["NRF51_DK"],
Christopher Haster 8332:5fce745004b6 1724 "macros_add": ["TARGET_TY51822R3", "TARGET_NRF_32MHZ_XTAL"]
Christopher Haster 8332:5fce745004b6 1725 },
Christopher Haster 8332:5fce745004b6 1726 "ARM_MPS2_Target": {
Christopher Haster 8332:5fce745004b6 1727 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1728 "public": false,
Christopher Haster 8332:5fce745004b6 1729 "device_has": ["AACI", "ANALOGIN", "CLCD", "ETHERNET", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "SERIAL", "SERIAL_FC", "SPI", "SPISLAVE", "TSC"]
Christopher Haster 8332:5fce745004b6 1730 },
Christopher Haster 8332:5fce745004b6 1731 "ARM_MPS2_M0": {
Christopher Haster 8332:5fce745004b6 1732 "inherits": ["ARM_MPS2_Target"],
Christopher Haster 8332:5fce745004b6 1733 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 1734 "supported_toolchains": ["ARM"],
Christopher Haster 8332:5fce745004b6 1735 "extra_labels": ["ARM_SSG", "MPS2", "MPS2_M0"],
Christopher Haster 8332:5fce745004b6 1736 "macros": ["CMSDK_CM0"],
Christopher Haster 8332:5fce745004b6 1737 "device_has": ["AACI", "ANALOGIN", "CLCD", "ETHERNET", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "SERIAL", "SERIAL_FC", "SPI", "SPISLAVE", "TSC"],
Christopher Haster 8332:5fce745004b6 1738 "release_versions": ["2"]
Christopher Haster 8332:5fce745004b6 1739 },
Christopher Haster 8332:5fce745004b6 1740 "ARM_MPS2_M0P": {
Christopher Haster 8332:5fce745004b6 1741 "inherits": ["ARM_MPS2_Target"],
Christopher Haster 8332:5fce745004b6 1742 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 1743 "supported_toolchains": ["ARM"],
Christopher Haster 8332:5fce745004b6 1744 "extra_labels": ["ARM_SSG", "MPS2", "MPS2_M0P"],
Christopher Haster 8332:5fce745004b6 1745 "macros": ["CMSDK_CM0plus"],
Christopher Haster 8332:5fce745004b6 1746 "device_has": ["AACI", "ANALOGIN", "CLCD", "ETHERNET", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "SERIAL", "SERIAL_FC", "SPI", "SPISLAVE", "TSC"],
Christopher Haster 8332:5fce745004b6 1747 "release_versions": ["2"]
Christopher Haster 8332:5fce745004b6 1748 },
Christopher Haster 8332:5fce745004b6 1749 "ARM_MPS2_M1": {
Christopher Haster 8332:5fce745004b6 1750 "inherits": ["ARM_MPS2_Target"],
Christopher Haster 8332:5fce745004b6 1751 "core": "Cortex-M1",
Christopher Haster 8332:5fce745004b6 1752 "supported_toolchains": ["ARM"],
Christopher Haster 8332:5fce745004b6 1753 "extra_labels": ["ARM_SSG", "MPS2", "MPS2_M1"],
Christopher Haster 8332:5fce745004b6 1754 "macros": ["CMSDK_CM1"],
Christopher Haster 8332:5fce745004b6 1755 "device_has": ["AACI", "ANALOGIN", "CLCD", "ETHERNET", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "SERIAL", "SERIAL_FC", "SPI", "SPISLAVE", "TSC"]
Christopher Haster 8332:5fce745004b6 1756 },
Christopher Haster 8332:5fce745004b6 1757 "ARM_MPS2_M3": {
Christopher Haster 8332:5fce745004b6 1758 "inherits": ["ARM_MPS2_Target"],
Christopher Haster 8332:5fce745004b6 1759 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 1760 "supported_toolchains": ["ARM"],
Christopher Haster 8332:5fce745004b6 1761 "extra_labels": ["ARM_SSG", "MPS2", "MPS2_M3"],
Christopher Haster 8332:5fce745004b6 1762 "macros": ["CMSDK_CM3"],
Christopher Haster 8332:5fce745004b6 1763 "device_has": ["AACI", "ANALOGIN", "CLCD", "ETHERNET", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "SERIAL", "SERIAL_FC", "SPI", "SPISLAVE", "TSC"],
Christopher Haster 8332:5fce745004b6 1764 "release_versions": ["2"]
Christopher Haster 8332:5fce745004b6 1765 },
Christopher Haster 8332:5fce745004b6 1766 "ARM_MPS2_M4": {
Christopher Haster 8332:5fce745004b6 1767 "inherits": ["ARM_MPS2_Target"],
Christopher Haster 8332:5fce745004b6 1768 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 1769 "supported_toolchains": ["ARM"],
Christopher Haster 8332:5fce745004b6 1770 "extra_labels": ["ARM_SSG", "MPS2", "MPS2_M4"],
Christopher Haster 8332:5fce745004b6 1771 "macros": ["CMSDK_CM4"],
Christopher Haster 8332:5fce745004b6 1772 "device_has": ["AACI", "ANALOGIN", "CLCD", "ETHERNET", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "SERIAL", "SERIAL_FC", "SPI", "SPISLAVE", "TSC"],
Christopher Haster 8332:5fce745004b6 1773 "release_versions": ["2"]
Christopher Haster 8332:5fce745004b6 1774 },
Christopher Haster 8332:5fce745004b6 1775 "ARM_MPS2_M7": {
Christopher Haster 8332:5fce745004b6 1776 "inherits": ["ARM_MPS2_Target"],
Christopher Haster 8332:5fce745004b6 1777 "core": "Cortex-M7",
Christopher Haster 8332:5fce745004b6 1778 "supported_toolchains": ["ARM"],
Christopher Haster 8332:5fce745004b6 1779 "extra_labels": ["ARM_SSG", "MPS2", "MPS2_M7"],
Christopher Haster 8332:5fce745004b6 1780 "macros": ["CMSDK_CM7"],
Christopher Haster 8332:5fce745004b6 1781 "device_has": ["AACI", "ANALOGIN", "CLCD", "ETHERNET", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "SERIAL", "SERIAL_FC", "SPI", "SPISLAVE", "TSC"],
Christopher Haster 8332:5fce745004b6 1782 "release_versions": ["2"]
Christopher Haster 8332:5fce745004b6 1783 },
Christopher Haster 8332:5fce745004b6 1784 "ARM_IOTSS_Target": {
Christopher Haster 8332:5fce745004b6 1785 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1786 "public": false,
Christopher Haster 8332:5fce745004b6 1787 "device_has": ["AACI", "ANALOGIN", "CLCD", "ETHERNET", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "SERIAL", "SERIAL_FC", "SPI", "SPISLAVE", "TSC"]
Christopher Haster 8332:5fce745004b6 1788 },
Christopher Haster 8332:5fce745004b6 1789 "ARM_IOTSS_BEID": {
Christopher Haster 8332:5fce745004b6 1790 "inherits": ["ARM_IOTSS_Target"],
Christopher Haster 8332:5fce745004b6 1791 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 1792 "supported_toolchains": ["ARM"],
Christopher Haster 8332:5fce745004b6 1793 "extra_labels": ["ARM_SSG", "IOTSS", "IOTSS_BEID"],
Christopher Haster 8332:5fce745004b6 1794 "macros": ["CMSDK_BEID"],
Christopher Haster 8332:5fce745004b6 1795 "device_has": ["AACI", "ANALOGIN", "CLCD", "ETHERNET", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "SERIAL", "SERIAL_FC", "SPI", "SPISLAVE", "TSC"],
Christopher Haster 8332:5fce745004b6 1796 "release_versions": ["2"]
Christopher Haster 8332:5fce745004b6 1797 },
Christopher Haster 8332:5fce745004b6 1798 "ARM_BEETLE_SOC": {
Christopher Haster 8332:5fce745004b6 1799 "inherits": ["ARM_IOTSS_Target"],
Christopher Haster 8332:5fce745004b6 1800 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 1801 "supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 1802 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 1803 "extra_labels": ["ARM_SSG", "BEETLE"],
Christopher Haster 8332:5fce745004b6 1804 "macros": ["CMSDK_BEETLE", "WSF_MS_PER_TICK=20", "WSF_TOKEN_ENABLED=FALSE", "WSF_TRACE_ENABLED=TRUE", "WSF_ASSERT_ENABLED=FALSE", "WSF_PRINTF_MAX_LEN=128", "ASIC", "CONFIG_HOST_REV=0x20", "CONFIG_ALLOW_DEEP_SLEEP=FALSE", "HCI_VS_TARGET", "CONFIG_ALLOW_SETTING_WRITE=TRUE", "WSF_MAX_HANDLERS=20", "NO_LEDS"],
Christopher Haster 8332:5fce745004b6 1805 "device_has": ["ANALOGIN", "CLCD", "I2C", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "SERIAL", "SLEEP", "SPI"],
Christopher Haster 8332:5fce745004b6 1806 "features": ["BLE"],
Sarah Marsh 8472:da9bd832dfd1 1807 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 1808 "device_name": "beetle"
Christopher Haster 8332:5fce745004b6 1809 },
Christopher Haster 8332:5fce745004b6 1810 "RZ_A1H": {
Christopher Haster 8332:5fce745004b6 1811 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 1812 "core": "Cortex-A9",
Christopher Haster 8332:5fce745004b6 1813 "program_cycle_s": 2,
Christopher Haster 8332:5fce745004b6 1814 "extra_labels": ["RENESAS", "MBRZA1H"],
Christopher Haster 8332:5fce745004b6 1815 "supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 1816 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1817 "device_has": ["ANALOGIN", "CAN", "ERROR_PATTERN", "ETHERNET", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Christopher Haster 8342:520d28b41ea4 1818 "features": ["LWIP"],
Sarah Marsh 8472:da9bd832dfd1 1819 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 1820 "device_name": "r7s721001"
Christopher Haster 8332:5fce745004b6 1821 },
Christopher Haster 8332:5fce745004b6 1822 "VK_RZ_A1H": {
Christopher Haster 8332:5fce745004b6 1823 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1824 "core": "Cortex-A9",
Christopher Haster 8332:5fce745004b6 1825 "extra_labels": ["RENESAS", "VKRZA1H"],
Christopher Haster 8332:5fce745004b6 1826 "supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 1827 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 1828 "program_cycle_s": 2,
Christopher Haster 8332:5fce745004b6 1829 "device_has": ["ANALOGIN", "CAN", "ERROR_PATTERN", "ETHERNET", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Christopher Haster 8342:520d28b41ea4 1830 "features": ["LWIP"],
Christopher Haster 8332:5fce745004b6 1831 "default_lib": "std",
Christopher Haster 8332:5fce745004b6 1832 "release_versions": ["2", "5"]
Christopher Haster 8332:5fce745004b6 1833 },
Christopher Haster 8332:5fce745004b6 1834 "MAXWSNENV": {
Christopher Haster 8332:5fce745004b6 1835 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1836 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 1837 "macros": ["__SYSTEM_HFX=24000000"],
Christopher Haster 8332:5fce745004b6 1838 "extra_labels": ["Maxim", "MAX32610"],
Christopher Haster 8332:5fce745004b6 1839 "supported_toolchains": ["GCC_ARM", "IAR", "ARM"],
Christopher Haster 8332:5fce745004b6 1840 "device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_PATTERN", "I2C", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "STDIO_MESSAGES"],
Jeremy Brodt 8604:47a33ac5baba 1841 "features": ["BLE"],
Christopher Haster 8332:5fce745004b6 1842 "release_versions": ["2", "5"]
Christopher Haster 8332:5fce745004b6 1843 },
Christopher Haster 8332:5fce745004b6 1844 "MAX32600MBED": {
Christopher Haster 8332:5fce745004b6 1845 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1846 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 1847 "macros": ["__SYSTEM_HFX=24000000"],
Christopher Haster 8332:5fce745004b6 1848 "extra_labels": ["Maxim", "MAX32600"],
Christopher Haster 8332:5fce745004b6 1849 "supported_toolchains": ["GCC_ARM", "IAR", "ARM"],
Christopher Haster 8332:5fce745004b6 1850 "device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_PATTERN", "I2C", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 1851 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 1852 "device_name": "max326000x85"
Christopher Haster 8332:5fce745004b6 1853 },
Christopher Haster 8332:5fce745004b6 1854 "MAX32620HSP": {
Christopher Haster 8332:5fce745004b6 1855 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1856 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 1857 "extra_labels": ["Maxim", "MAX32620"],
Christopher Haster 8332:5fce745004b6 1858 "supported_toolchains": ["GCC_ARM", "IAR", "ARM"],
Christopher Haster 8332:5fce745004b6 1859 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPI_ASYNCH", "STDIO_MESSAGES"],
Jeremy Brodt 8604:47a33ac5baba 1860 "features": ["BLE"],
Christopher Haster 8332:5fce745004b6 1861 "release_versions": ["2", "5"]
Christopher Haster 8332:5fce745004b6 1862 },
Jeremy Brodt 8925:a20ee257d141 1863 "MAX32625MBED": {
Jeremy Brodt 8925:a20ee257d141 1864 "inherits": ["Target"],
Jeremy Brodt 8925:a20ee257d141 1865 "core": "Cortex-M4F",
Jeremy Brodt 8925:a20ee257d141 1866 "macros": ["__SYSTEM_HFX=96000000","TARGET=MAX32625","TARGET_REV=0x4132"],
Jeremy Brodt 8925:a20ee257d141 1867 "extra_labels": ["Maxim", "MAX32625"],
Jeremy Brodt 8925:a20ee257d141 1868 "supported_toolchains": ["GCC_ARM", "IAR", "ARM"],
Jeremy Brodt 8925:a20ee257d141 1869 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "STDIO_MESSAGES"],
Jeremy Brodt 8925:a20ee257d141 1870 "release_versions": ["2", "5"]
Jeremy Brodt 8925:a20ee257d141 1871 },
Jeremy Brodt 8924:15136a8e47ec 1872 "MAX32625NEXPAQ": {
Christopher Haster 8332:5fce745004b6 1873 "inherits": ["Target"],
Jeremy Brodt 8924:15136a8e47ec 1874 "core": "Cortex-M4F",
Jeremy Brodt 8924:15136a8e47ec 1875 "macros": ["__SYSTEM_HFX=96000000","TARGET=MAX32625","TARGET_REV=0x4132"],
Jeremy Brodt 8924:15136a8e47ec 1876 "extra_labels": ["Maxim", "MAX32625"],
Jeremy Brodt 8924:15136a8e47ec 1877 "supported_toolchains": ["GCC_ARM", "IAR", "ARM"],
Jeremy Brodt 8924:15136a8e47ec 1878 "device_has": ["ANALOGIN", "ERROR_RED", "I2C", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "STDIO_MESSAGES"],
Jeremy Brodt 8924:15136a8e47ec 1879 "release_versions": ["2", "5"]
Jeremy Brodt 8924:15136a8e47ec 1880 },
Steven Cooreman 8832:bb5076d1eadc 1881 "EFM32": {
Christopher Haster 8332:5fce745004b6 1882 "inherits": ["Target"],
Steven Cooreman 8832:bb5076d1eadc 1883 "extra_labels": ["Silicon_Labs", "EFM32"],
Steven Cooreman 8832:bb5076d1eadc 1884 "public": false
Steven Cooreman 8832:bb5076d1eadc 1885 },
Steven Cooreman 8832:bb5076d1eadc 1886 "EFM32GG990F1024": {
Steven Cooreman 8832:bb5076d1eadc 1887 "inherits": ["EFM32"],
Steven Cooreman 8832:bb5076d1eadc 1888 "extra_labels_add": ["EFM32GG", "1024K"],
Christopher Haster 8332:5fce745004b6 1889 "core": "Cortex-M3",
Steven Cooreman 8831:d89f043d6f28 1890 "macros": ["EFM32GG990F1024", "TRANSACTION_QUEUE_SIZE_SPI=4"],
Christopher Haster 8332:5fce745004b6 1891 "supported_toolchains": ["GCC_ARM", "ARM", "uARM", "IAR"],
Steven Cooreman 8832:bb5076d1eadc 1892 "release_versions": ["2", "5"],
Steven Cooreman 8832:bb5076d1eadc 1893 "device_name": "EFM32GG990F1024",
Steven Cooreman 8832:bb5076d1eadc 1894 "public": false
Steven Cooreman 8832:bb5076d1eadc 1895 },
Steven Cooreman 8832:bb5076d1eadc 1896 "EFM32GG_STK3700": {
Steven Cooreman 8832:bb5076d1eadc 1897 "inherits": ["EFM32GG990F1024"],
Christopher Haster 8332:5fce745004b6 1898 "progen": {"target": "efm32gg-stk"},
Christopher Haster 8332:5fce745004b6 1899 "device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_PATTERN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 1900 "forced_reset_timeout": 2,
Steven Cooreman 8840:b3359e09c86e 1901 "config": {
Steven Cooreman 8840:b3359e09c86e 1902 "hf_clock_src": {
Steven Cooreman 8840:b3359e09c86e 1903 "help": "Value: HFXO for external crystal, HFRCO for internal RC oscillator",
Steven Cooreman 8840:b3359e09c86e 1904 "value": "HFXO",
Steven Cooreman 8840:b3359e09c86e 1905 "macro_name": "CORE_CLOCK_SOURCE"
Steven Cooreman 8840:b3359e09c86e 1906 },
Steven Cooreman 8840:b3359e09c86e 1907 "hfxo_clock_freq": {
Steven Cooreman 8840:b3359e09c86e 1908 "help": "Value: External crystal frequency in hertz",
Steven Cooreman 8840:b3359e09c86e 1909 "value": "48000000",
Steven Cooreman 8840:b3359e09c86e 1910 "macro_name": "HFXO_FREQUENCY"
Steven Cooreman 8840:b3359e09c86e 1911 },
Steven Cooreman 8840:b3359e09c86e 1912 "lf_clock_src": {
Steven Cooreman 8840:b3359e09c86e 1913 "help": "Value: LFXO for external crystal, LFRCO for internal RC oscillator, ULFRCO for internal 1KHz RC oscillator",
Steven Cooreman 8840:b3359e09c86e 1914 "value": "LFXO",
Steven Cooreman 8840:b3359e09c86e 1915 "macro_name": "LOW_ENERGY_CLOCK_SOURCE"
Steven Cooreman 8840:b3359e09c86e 1916 },
Steven Cooreman 8840:b3359e09c86e 1917 "lfxo_clock_freq": {
Steven Cooreman 8840:b3359e09c86e 1918 "help": "Value: External crystal frequency in hertz",
Steven Cooreman 8840:b3359e09c86e 1919 "value": "32768",
Steven Cooreman 8840:b3359e09c86e 1920 "macro_name": "LFXO_FREQUENCY"
Steven Cooreman 8840:b3359e09c86e 1921 },
Steven Cooreman 8840:b3359e09c86e 1922 "hfrco_clock_freq": {
Steven Cooreman 8840:b3359e09c86e 1923 "help": "Value: Frequency in hertz, must correspond to setting of hfrco_band_select",
Steven Cooreman 8840:b3359e09c86e 1924 "value": "21000000",
Steven Cooreman 8840:b3359e09c86e 1925 "macro_name": "HFRCO_FREQUENCY"
Steven Cooreman 8840:b3359e09c86e 1926 },
Steven Cooreman 8840:b3359e09c86e 1927 "hfrco_band_select": {
Steven Cooreman 8840:b3359e09c86e 1928 "help": "Value: One of _CMU_HFRCOCTRL_BAND_28MHZ, _CMU_HFRCOCTRL_BAND_21MHZ, _CMU_HFRCOCTRL_BAND_14MHZ, _CMU_HFRCOCTRL_BAND_11MHZ, _CMU_HFRCOCTRL_BAND_7MHZ, _CMU_HFRCOCTRL_BAND_1MHZ. Be sure to set hfrco_clock_freq accordingly!",
Steven Cooreman 8840:b3359e09c86e 1929 "value": "_CMU_HFRCOCTRL_BAND_21MHZ",
Steven Cooreman 8840:b3359e09c86e 1930 "macro_name": "HFRCO_FREQUENCY_ENUM"
Steven Cooreman 9277:9462343558a3 1931 },
Steven Cooreman 9277:9462343558a3 1932 "board_controller_enable": {
Steven Cooreman 9277:9462343558a3 1933 "help": "Pin to pull high for enabling the USB serial port",
Steven Cooreman 9277:9462343558a3 1934 "value": "PF7",
Steven Cooreman 9277:9462343558a3 1935 "macro_name": "EFM_BC_EN"
Steven Cooreman 8840:b3359e09c86e 1936 }
Steven Cooreman 8840:b3359e09c86e 1937 }
Christopher Haster 8332:5fce745004b6 1938 },
Steven Cooreman 8832:bb5076d1eadc 1939 "EFM32LG990F256": {
Steven Cooreman 8832:bb5076d1eadc 1940 "inherits": ["EFM32"],
Steven Cooreman 8836:fff8ebb80b6c 1941 "extra_labels_add": ["EFM32LG", "256K"],
Christopher Haster 8332:5fce745004b6 1942 "core": "Cortex-M3",
Steven Cooreman 8831:d89f043d6f28 1943 "macros": ["EFM32LG990F256", "TRANSACTION_QUEUE_SIZE_SPI=4"],
Christopher Haster 8332:5fce745004b6 1944 "supported_toolchains": ["GCC_ARM", "ARM", "uARM", "IAR"],
Sarah Marsh 8472:da9bd832dfd1 1945 "release_versions": ["2", "5"],
Steven Cooreman 8832:bb5076d1eadc 1946 "device_name": "EFM32LG990F256",
Steven Cooreman 8832:bb5076d1eadc 1947 "public": false
Christopher Haster 8332:5fce745004b6 1948 },
Christopher Haster 8332:5fce745004b6 1949 "EFM32LG_STK3600": {
Steven Cooreman 8832:bb5076d1eadc 1950 "inherits": ["EFM32LG990F256"],
Christopher Haster 8332:5fce745004b6 1951 "device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_PATTERN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 1952 "forced_reset_timeout": 2,
Steven Cooreman 8832:bb5076d1eadc 1953 "device_name": "EFM32LG990F256",
Steven Cooreman 8840:b3359e09c86e 1954 "config": {
Steven Cooreman 8840:b3359e09c86e 1955 "hf_clock_src": {
Steven Cooreman 8840:b3359e09c86e 1956 "help": "Value: HFXO for external crystal, HFRCO for internal RC oscillator",
Steven Cooreman 8840:b3359e09c86e 1957 "value": "HFXO",
Steven Cooreman 8840:b3359e09c86e 1958 "macro_name": "CORE_CLOCK_SOURCE"
Steven Cooreman 8840:b3359e09c86e 1959 },
Steven Cooreman 8840:b3359e09c86e 1960 "hfxo_clock_freq": {
Steven Cooreman 8840:b3359e09c86e 1961 "help": "Value: External crystal frequency in hertz",
Steven Cooreman 8840:b3359e09c86e 1962 "value": "48000000",
Steven Cooreman 8840:b3359e09c86e 1963 "macro_name": "HFXO_FREQUENCY"
Steven Cooreman 8840:b3359e09c86e 1964 },
Steven Cooreman 8840:b3359e09c86e 1965 "lf_clock_src": {
Steven Cooreman 8840:b3359e09c86e 1966 "help": "Value: LFXO for external crystal, LFRCO for internal RC oscillator, ULFRCO for internal 1KHz RC oscillator",
Steven Cooreman 8840:b3359e09c86e 1967 "value": "LFXO",
Steven Cooreman 8840:b3359e09c86e 1968 "macro_name": "LOW_ENERGY_CLOCK_SOURCE"
Steven Cooreman 8840:b3359e09c86e 1969 },
Steven Cooreman 8840:b3359e09c86e 1970 "lfxo_clock_freq": {
Steven Cooreman 8840:b3359e09c86e 1971 "help": "Value: External crystal frequency in hertz",
Steven Cooreman 8840:b3359e09c86e 1972 "value": "32768",
Steven Cooreman 8840:b3359e09c86e 1973 "macro_name": "LFXO_FREQUENCY"
Steven Cooreman 8840:b3359e09c86e 1974 },
Steven Cooreman 8840:b3359e09c86e 1975 "hfrco_clock_freq": {
Steven Cooreman 8840:b3359e09c86e 1976 "help": "Value: Frequency in hertz, must correspond to setting of hfrco_band_select",
Steven Cooreman 8840:b3359e09c86e 1977 "value": "21000000",
Steven Cooreman 8840:b3359e09c86e 1978 "macro_name": "HFRCO_FREQUENCY"
Steven Cooreman 8840:b3359e09c86e 1979 },
Steven Cooreman 8840:b3359e09c86e 1980 "hfrco_band_select": {
Steven Cooreman 8840:b3359e09c86e 1981 "help": "Value: One of _CMU_HFRCOCTRL_BAND_28MHZ, _CMU_HFRCOCTRL_BAND_21MHZ, _CMU_HFRCOCTRL_BAND_14MHZ, _CMU_HFRCOCTRL_BAND_11MHZ, _CMU_HFRCOCTRL_BAND_7MHZ, _CMU_HFRCOCTRL_BAND_1MHZ. Be sure to set hfrco_clock_freq accordingly!",
Steven Cooreman 8840:b3359e09c86e 1982 "value": "_CMU_HFRCOCTRL_BAND_21MHZ",
Steven Cooreman 8840:b3359e09c86e 1983 "macro_name": "HFRCO_FREQUENCY_ENUM"
Steven Cooreman 9277:9462343558a3 1984 },
Steven Cooreman 9277:9462343558a3 1985 "board_controller_enable": {
Steven Cooreman 9277:9462343558a3 1986 "help": "Pin to pull high for enabling the USB serial port",
Steven Cooreman 9277:9462343558a3 1987 "value": "PF7",
Steven Cooreman 9277:9462343558a3 1988 "macro_name": "EFM_BC_EN"
Steven Cooreman 8840:b3359e09c86e 1989 }
Steven Cooreman 8840:b3359e09c86e 1990 }
Steven Cooreman 8832:bb5076d1eadc 1991 },
Steven Cooreman 8832:bb5076d1eadc 1992 "EFM32WG990F256": {
Steven Cooreman 8832:bb5076d1eadc 1993 "inherits": ["EFM32"],
Steven Cooreman 8836:fff8ebb80b6c 1994 "extra_labels_add": ["EFM32WG", "256K"],
Steven Cooreman 8832:bb5076d1eadc 1995 "core": "Cortex-M4F",
Steven Cooreman 8832:bb5076d1eadc 1996 "macros": ["EFM32WG990F256", "TRANSACTION_QUEUE_SIZE_SPI=4"],
Steven Cooreman 8832:bb5076d1eadc 1997 "supported_toolchains": ["GCC_ARM", "ARM", "uARM", "IAR"],
Sarah Marsh 8472:da9bd832dfd1 1998 "release_versions": ["2", "5"],
Steven Cooreman 8832:bb5076d1eadc 1999 "device_name": "EFM32WG990F256",
Steven Cooreman 8832:bb5076d1eadc 2000 "public": false
Christopher Haster 8332:5fce745004b6 2001 },
Christopher Haster 8332:5fce745004b6 2002 "EFM32WG_STK3800": {
Steven Cooreman 8832:bb5076d1eadc 2003 "inherits": ["EFM32WG990F256"],
Christopher Haster 8332:5fce745004b6 2004 "progen": {"target": "efm32wg-stk"},
Christopher Haster 8332:5fce745004b6 2005 "device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_PATTERN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 2006 "forced_reset_timeout": 2,
Steven Cooreman 8840:b3359e09c86e 2007 "config": {
Steven Cooreman 8840:b3359e09c86e 2008 "hf_clock_src": {
Steven Cooreman 8840:b3359e09c86e 2009 "help": "Value: HFXO for external crystal, HFRCO for internal RC oscillator",
Steven Cooreman 8840:b3359e09c86e 2010 "value": "HFXO",
Steven Cooreman 8840:b3359e09c86e 2011 "macro_name": "CORE_CLOCK_SOURCE"
Steven Cooreman 8840:b3359e09c86e 2012 },
Steven Cooreman 8840:b3359e09c86e 2013 "hfxo_clock_freq": {
Steven Cooreman 8840:b3359e09c86e 2014 "help": "Value: External crystal frequency in hertz",
Steven Cooreman 8840:b3359e09c86e 2015 "value": "48000000",
Steven Cooreman 8840:b3359e09c86e 2016 "macro_name": "HFXO_FREQUENCY"
Steven Cooreman 8840:b3359e09c86e 2017 },
Steven Cooreman 8840:b3359e09c86e 2018 "lf_clock_src": {
Steven Cooreman 8840:b3359e09c86e 2019 "help": "Value: LFXO for external crystal, LFRCO for internal RC oscillator, ULFRCO for internal 1KHz RC oscillator",
Steven Cooreman 8840:b3359e09c86e 2020 "value": "LFXO",
Steven Cooreman 8840:b3359e09c86e 2021 "macro_name": "LOW_ENERGY_CLOCK_SOURCE"
Steven Cooreman 8840:b3359e09c86e 2022 },
Steven Cooreman 8840:b3359e09c86e 2023 "lfxo_clock_freq": {
Steven Cooreman 8840:b3359e09c86e 2024 "help": "Value: External crystal frequency in hertz",
Steven Cooreman 8840:b3359e09c86e 2025 "value": "32768",
Steven Cooreman 8840:b3359e09c86e 2026 "macro_name": "LFXO_FREQUENCY"
Steven Cooreman 8840:b3359e09c86e 2027 },
Steven Cooreman 8840:b3359e09c86e 2028 "hfrco_clock_freq": {
Steven Cooreman 8840:b3359e09c86e 2029 "help": "Value: Frequency in hertz, must correspond to setting of hfrco_band_select",
Steven Cooreman 8840:b3359e09c86e 2030 "value": "21000000",
Steven Cooreman 8840:b3359e09c86e 2031 "macro_name": "HFRCO_FREQUENCY"
Steven Cooreman 8840:b3359e09c86e 2032 },
Steven Cooreman 8840:b3359e09c86e 2033 "hfrco_band_select": {
Steven Cooreman 8840:b3359e09c86e 2034 "help": "Value: One of _CMU_HFRCOCTRL_BAND_28MHZ, _CMU_HFRCOCTRL_BAND_21MHZ, _CMU_HFRCOCTRL_BAND_14MHZ, _CMU_HFRCOCTRL_BAND_11MHZ, _CMU_HFRCOCTRL_BAND_7MHZ, _CMU_HFRCOCTRL_BAND_1MHZ. Be sure to set hfrco_clock_freq accordingly!",
Steven Cooreman 8840:b3359e09c86e 2035 "value": "_CMU_HFRCOCTRL_BAND_21MHZ",
Steven Cooreman 8840:b3359e09c86e 2036 "macro_name": "HFRCO_FREQUENCY_ENUM"
Steven Cooreman 9277:9462343558a3 2037 },
Steven Cooreman 9277:9462343558a3 2038 "board_controller_enable": {
Steven Cooreman 9277:9462343558a3 2039 "help": "Pin to pull high for enabling the USB serial port",
Steven Cooreman 9277:9462343558a3 2040 "value": "PF7",
Steven Cooreman 9277:9462343558a3 2041 "macro_name": "EFM_BC_EN"
Steven Cooreman 8840:b3359e09c86e 2042 }
Steven Cooreman 8840:b3359e09c86e 2043 }
Christopher Haster 8332:5fce745004b6 2044 },
Steven Cooreman 8832:bb5076d1eadc 2045 "EFM32ZG222F32": {
Steven Cooreman 8832:bb5076d1eadc 2046 "inherits": ["EFM32"],
Steven Cooreman 8836:fff8ebb80b6c 2047 "extra_labels_add": ["EFM32ZG", "32K"],
Christopher Haster 8332:5fce745004b6 2048 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 2049 "default_toolchain": "uARM",
Steven Cooreman 8832:bb5076d1eadc 2050 "macros": ["EFM32ZG222F32", "TRANSACTION_QUEUE_SIZE_SPI=0"],
Christopher Haster 8332:5fce745004b6 2051 "supported_toolchains": ["GCC_ARM", "uARM", "IAR"],
Steven Cooreman 8832:bb5076d1eadc 2052 "default_lib": "small",
Steven Cooreman 8832:bb5076d1eadc 2053 "release_versions": ["2"],
Steven Cooreman 8832:bb5076d1eadc 2054 "device_name": "EFM32ZG222F32",
Steven Cooreman 8832:bb5076d1eadc 2055 "public": false
Steven Cooreman 8832:bb5076d1eadc 2056 },
Steven Cooreman 8832:bb5076d1eadc 2057 "EFM32ZG_STK3200": {
Steven Cooreman 8832:bb5076d1eadc 2058 "inherits": ["EFM32ZG222F32"],
Christopher Haster 8332:5fce745004b6 2059 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 2060 "forced_reset_timeout": 2,
Steven Cooreman 8840:b3359e09c86e 2061 "config": {
Steven Cooreman 8840:b3359e09c86e 2062 "hf_clock_src": {
Steven Cooreman 8840:b3359e09c86e 2063 "help": "Value: HFXO for external crystal, HFRCO for internal RC oscillator",
Steven Cooreman 8840:b3359e09c86e 2064 "value": "HFXO",
Steven Cooreman 8840:b3359e09c86e 2065 "macro_name": "CORE_CLOCK_SOURCE"
Steven Cooreman 8840:b3359e09c86e 2066 },
Steven Cooreman 8840:b3359e09c86e 2067 "hfxo_clock_freq": {
Steven Cooreman 8840:b3359e09c86e 2068 "help": "Value: External crystal frequency in hertz",
Steven Cooreman 8840:b3359e09c86e 2069 "value": "24000000",
Steven Cooreman 8840:b3359e09c86e 2070 "macro_name": "HFXO_FREQUENCY"
Steven Cooreman 8840:b3359e09c86e 2071 },
Steven Cooreman 8840:b3359e09c86e 2072 "lf_clock_src": {
Steven Cooreman 8840:b3359e09c86e 2073 "help": "Value: LFXO for external crystal, LFRCO for internal RC oscillator, ULFRCO for internal 1KHz RC oscillator",
Steven Cooreman 8840:b3359e09c86e 2074 "value": "LFXO",
Steven Cooreman 8840:b3359e09c86e 2075 "macro_name": "LOW_ENERGY_CLOCK_SOURCE"
Steven Cooreman 8840:b3359e09c86e 2076 },
Steven Cooreman 8840:b3359e09c86e 2077 "lfxo_clock_freq": {
Steven Cooreman 8840:b3359e09c86e 2078 "help": "Value: External crystal frequency in hertz",
Steven Cooreman 8840:b3359e09c86e 2079 "value": "32768",
Steven Cooreman 8840:b3359e09c86e 2080 "macro_name": "LFXO_FREQUENCY"
Steven Cooreman 8840:b3359e09c86e 2081 },
Steven Cooreman 8840:b3359e09c86e 2082 "hfrco_clock_freq": {
Steven Cooreman 8840:b3359e09c86e 2083 "help": "Value: Frequency in hertz, must correspond to setting of hfrco_band_select",
Steven Cooreman 8840:b3359e09c86e 2084 "value": "21000000",
Steven Cooreman 8840:b3359e09c86e 2085 "macro_name": "HFRCO_FREQUENCY"
Steven Cooreman 8840:b3359e09c86e 2086 },
Steven Cooreman 8840:b3359e09c86e 2087 "hfrco_band_select": {
Steven Cooreman 8840:b3359e09c86e 2088 "help": "Value: One of _CMU_HFRCOCTRL_BAND_21MHZ, _CMU_HFRCOCTRL_BAND_14MHZ, _CMU_HFRCOCTRL_BAND_11MHZ, _CMU_HFRCOCTRL_BAND_7MHZ, _CMU_HFRCOCTRL_BAND_1MHZ. Be sure to set hfrco_clock_freq accordingly!",
Steven Cooreman 8840:b3359e09c86e 2089 "value": "_CMU_HFRCOCTRL_BAND_21MHZ",
Steven Cooreman 8840:b3359e09c86e 2090 "macro_name": "HFRCO_FREQUENCY_ENUM"
Steven Cooreman 9277:9462343558a3 2091 },
Steven Cooreman 9277:9462343558a3 2092 "board_controller_enable": {
Steven Cooreman 9277:9462343558a3 2093 "help": "Pin to pull high for enabling the USB serial port",
Steven Cooreman 9277:9462343558a3 2094 "value": "PA9",
Steven Cooreman 9277:9462343558a3 2095 "macro_name": "EFM_BC_EN"
Steven Cooreman 8840:b3359e09c86e 2096 }
Steven Cooreman 8840:b3359e09c86e 2097 }
Christopher Haster 8332:5fce745004b6 2098 },
Steven Cooreman 8832:bb5076d1eadc 2099 "EFM32HG322F64": {
Steven Cooreman 8832:bb5076d1eadc 2100 "inherits": ["EFM32"],
Steven Cooreman 8836:fff8ebb80b6c 2101 "extra_labels_add": ["EFM32HG", "64K"],
Christopher Haster 8332:5fce745004b6 2102 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 2103 "default_toolchain": "uARM",
Steven Cooreman 8832:bb5076d1eadc 2104 "macros": ["EFM32HG322F64", "TRANSACTION_QUEUE_SIZE_SPI=0"],
Christopher Haster 8332:5fce745004b6 2105 "supported_toolchains": ["GCC_ARM", "uARM", "IAR"],
Steven Cooreman 8832:bb5076d1eadc 2106 "default_lib": "small",
Steven Cooreman 8832:bb5076d1eadc 2107 "release_versions": ["2"],
Steven Cooreman 8832:bb5076d1eadc 2108 "device_name": "EFM32HG322F64",
Steven Cooreman 8832:bb5076d1eadc 2109 "public": false
Steven Cooreman 8832:bb5076d1eadc 2110 },
Steven Cooreman 8832:bb5076d1eadc 2111 "EFM32HG_STK3400": {
Steven Cooreman 8832:bb5076d1eadc 2112 "inherits": ["EFM32HG322F64"],
Christopher Haster 8332:5fce745004b6 2113 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 2114 "forced_reset_timeout": 2,
Steven Cooreman 8840:b3359e09c86e 2115 "config": {
Steven Cooreman 8840:b3359e09c86e 2116 "hf_clock_src": {
Steven Cooreman 8840:b3359e09c86e 2117 "help": "Value: HFXO for external crystal, HFRCO for internal RC oscillator",
Steven Cooreman 8840:b3359e09c86e 2118 "value": "HFXO",
Steven Cooreman 8840:b3359e09c86e 2119 "macro_name": "CORE_CLOCK_SOURCE"
Steven Cooreman 8840:b3359e09c86e 2120 },
Steven Cooreman 8840:b3359e09c86e 2121 "hfxo_clock_freq": {
Steven Cooreman 8840:b3359e09c86e 2122 "help": "Value: External crystal frequency in hertz",
Steven Cooreman 8840:b3359e09c86e 2123 "value": "24000000",
Steven Cooreman 8840:b3359e09c86e 2124 "macro_name": "HFXO_FREQUENCY"
Steven Cooreman 8840:b3359e09c86e 2125 },
Steven Cooreman 8840:b3359e09c86e 2126 "lf_clock_src": {
Steven Cooreman 8840:b3359e09c86e 2127 "help": "Value: LFXO for external crystal, LFRCO for internal RC oscillator, ULFRCO for internal 1KHz RC oscillator",
Steven Cooreman 8840:b3359e09c86e 2128 "value": "LFXO",
Steven Cooreman 8840:b3359e09c86e 2129 "macro_name": "LOW_ENERGY_CLOCK_SOURCE"
Steven Cooreman 8840:b3359e09c86e 2130 },
Steven Cooreman 8840:b3359e09c86e 2131 "lfxo_clock_freq": {
Steven Cooreman 8840:b3359e09c86e 2132 "help": "Value: External crystal frequency in hertz",
Steven Cooreman 8840:b3359e09c86e 2133 "value": "32768",
Steven Cooreman 8840:b3359e09c86e 2134 "macro_name": "LFXO_FREQUENCY"
Steven Cooreman 8840:b3359e09c86e 2135 },
Steven Cooreman 8840:b3359e09c86e 2136 "hfrco_clock_freq": {
Steven Cooreman 8840:b3359e09c86e 2137 "help": "Value: Frequency in hertz, must correspond to setting of hfrco_band_select",
Steven Cooreman 8840:b3359e09c86e 2138 "value": "21000000",
Steven Cooreman 8840:b3359e09c86e 2139 "macro_name": "HFRCO_FREQUENCY"
Steven Cooreman 8840:b3359e09c86e 2140 },
Steven Cooreman 8840:b3359e09c86e 2141 "hfrco_band_select": {
Steven Cooreman 8840:b3359e09c86e 2142 "help": "Value: One of _CMU_HFRCOCTRL_BAND_21MHZ, _CMU_HFRCOCTRL_BAND_14MHZ, _CMU_HFRCOCTRL_BAND_11MHZ, _CMU_HFRCOCTRL_BAND_7MHZ, _CMU_HFRCOCTRL_BAND_1MHZ. Be sure to set hfrco_clock_freq accordingly!",
Steven Cooreman 8840:b3359e09c86e 2143 "value": "_CMU_HFRCOCTRL_BAND_21MHZ",
Steven Cooreman 8840:b3359e09c86e 2144 "macro_name": "HFRCO_FREQUENCY_ENUM"
Steven Cooreman 9277:9462343558a3 2145 },
Steven Cooreman 9277:9462343558a3 2146 "board_controller_enable": {
Steven Cooreman 9277:9462343558a3 2147 "help": "Pin to pull high for enabling the USB serial port",
Steven Cooreman 9277:9462343558a3 2148 "value": "PA9",
Steven Cooreman 9277:9462343558a3 2149 "macro_name": "EFM_BC_EN"
Steven Cooreman 8840:b3359e09c86e 2150 }
Steven Cooreman 8840:b3359e09c86e 2151 }
Steven Cooreman 8832:bb5076d1eadc 2152 },
Steven Cooreman 8832:bb5076d1eadc 2153 "EFM32PG1B100F256GM32": {
Steven Cooreman 8832:bb5076d1eadc 2154 "inherits": ["EFM32"],
Steven Cooreman 8836:fff8ebb80b6c 2155 "extra_labels_add": ["EFM32PG", "256K"],
Steven Cooreman 8832:bb5076d1eadc 2156 "core": "Cortex-M4F",
Steven Cooreman 8832:bb5076d1eadc 2157 "macros": ["EFM32PG1B100F256GM32", "TRANSACTION_QUEUE_SIZE_SPI=4"],
Steven Cooreman 8832:bb5076d1eadc 2158 "supported_toolchains": ["GCC_ARM", "ARM", "uARM", "IAR"],
Steven Cooreman 8832:bb5076d1eadc 2159 "release_versions": ["2", "5"],
Steven Cooreman 8832:bb5076d1eadc 2160 "device_name": "EFM32PG1B100F256GM32",
Steven Cooreman 8832:bb5076d1eadc 2161 "public": false
Christopher Haster 8332:5fce745004b6 2162 },
Christopher Haster 8332:5fce745004b6 2163 "EFM32PG_STK3401": {
Steven Cooreman 8832:bb5076d1eadc 2164 "inherits": ["EFM32PG1B100F256GM32"],
Christopher Haster 8332:5fce745004b6 2165 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 2166 "forced_reset_timeout": 2,
Steven Cooreman 8840:b3359e09c86e 2167 "config": {
Steven Cooreman 8840:b3359e09c86e 2168 "hf_clock_src": {
Steven Cooreman 8840:b3359e09c86e 2169 "help": "Value: HFXO for external crystal, HFRCO for internal RC oscillator",
Steven Cooreman 8840:b3359e09c86e 2170 "value": "HFXO",
Steven Cooreman 8840:b3359e09c86e 2171 "macro_name": "CORE_CLOCK_SOURCE"
Steven Cooreman 8840:b3359e09c86e 2172 },
Steven Cooreman 8840:b3359e09c86e 2173 "hfxo_clock_freq": {
Steven Cooreman 8840:b3359e09c86e 2174 "help": "Value: External crystal frequency in hertz",
Steven Cooreman 8840:b3359e09c86e 2175 "value": "40000000",
Steven Cooreman 8840:b3359e09c86e 2176 "macro_name": "HFXO_FREQUENCY"
Steven Cooreman 8840:b3359e09c86e 2177 },
Steven Cooreman 8840:b3359e09c86e 2178 "lf_clock_src": {
Steven Cooreman 8840:b3359e09c86e 2179 "help": "Value: LFXO for external crystal, LFRCO for internal RC oscillator, ULFRCO for internal 1KHz RC oscillator",
Steven Cooreman 8840:b3359e09c86e 2180 "value": "LFXO",
Steven Cooreman 8840:b3359e09c86e 2181 "macro_name": "LOW_ENERGY_CLOCK_SOURCE"
Steven Cooreman 8840:b3359e09c86e 2182 },
Steven Cooreman 8840:b3359e09c86e 2183 "lfxo_clock_freq": {
Steven Cooreman 8840:b3359e09c86e 2184 "help": "Value: External crystal frequency in hertz",
Steven Cooreman 8840:b3359e09c86e 2185 "value": "32768",
Steven Cooreman 8840:b3359e09c86e 2186 "macro_name": "LFXO_FREQUENCY"
Steven Cooreman 8840:b3359e09c86e 2187 },
Steven Cooreman 8840:b3359e09c86e 2188 "hfrco_clock_freq": {
Steven Cooreman 8840:b3359e09c86e 2189 "help": "Value: Frequency in hertz, must correspond to setting of hfrco_band_select",
Steven Cooreman 8840:b3359e09c86e 2190 "value": "32000000",
Steven Cooreman 8840:b3359e09c86e 2191 "macro_name": "HFRCO_FREQUENCY"
Steven Cooreman 8840:b3359e09c86e 2192 },
Steven Cooreman 8840:b3359e09c86e 2193 "hfrco_band_select": {
Steven Cooreman 8840:b3359e09c86e 2194 "help": "Value: One of cmuHFRCOFreq_1M0Hz, cmuHFRCOFreq_2M0Hz, cmuHFRCOFreq_4M0Hz, cmuHFRCOFreq_7M0Hz, cmuHFRCOFreq_13M0Hz, cmuHFRCOFreq_16M0Hz, cmuHFRCOFreq_19M0Hz, cmuHFRCOFreq_26M0Hz, cmuHFRCOFreq_32M0Hz, cmuHFRCOFreq_38M0Hz. Be sure to set hfrco_clock_freq accordingly!",
Steven Cooreman 8840:b3359e09c86e 2195 "value": "cmuHFRCOFreq_32M0Hz",
Steven Cooreman 8840:b3359e09c86e 2196 "macro_name": "HFRCO_FREQUENCY_ENUM"
Steven Cooreman 9277:9462343558a3 2197 },
Steven Cooreman 9277:9462343558a3 2198 "board_controller_enable": {
Steven Cooreman 9277:9462343558a3 2199 "help": "Pin to pull high for enabling the USB serial port",
Steven Cooreman 9277:9462343558a3 2200 "value": "PA5",
Steven Cooreman 9277:9462343558a3 2201 "macro_name": "EFM_BC_EN"
Steven Cooreman 8840:b3359e09c86e 2202 }
Steven Cooreman 8840:b3359e09c86e 2203 }
Christopher Haster 8332:5fce745004b6 2204 },
Steven Cooreman 9285:f8486644de3c 2205 "EFR32MG1P132F256GM48": {
Steven Cooreman 9279:7cddb9c73c67 2206 "inherits": ["EFM32"],
Steven Cooreman 9291:fd73a36df92c 2207 "extra_labels_add": ["EFR32MG1", "256K", "SL_RAIL"],
Steven Cooreman 9279:7cddb9c73c67 2208 "core": "Cortex-M4F",
Steven Cooreman 9285:f8486644de3c 2209 "macros": ["EFR32MG1P132F256GM48", "TRANSACTION_QUEUE_SIZE_SPI=4"],
Steven Cooreman 9279:7cddb9c73c67 2210 "supported_toolchains": ["GCC_ARM", "ARM", "uARM", "IAR"],
Steven Cooreman 9279:7cddb9c73c67 2211 "release_versions": ["2", "5"],
Steven Cooreman 9285:f8486644de3c 2212 "device_name": "EFR32MG1P132F256GM48",
Steven Cooreman 9279:7cddb9c73c67 2213 "public": false
Steven Cooreman 9279:7cddb9c73c67 2214 },
Steven Cooreman 9279:7cddb9c73c67 2215 "EFR32MG1P233F256GM48": {
Steven Cooreman 9279:7cddb9c73c67 2216 "inherits": ["EFM32"],
Steven Cooreman 9291:fd73a36df92c 2217 "extra_labels_add": ["EFR32MG1", "256K", "SL_RAIL"],
Steven Cooreman 9279:7cddb9c73c67 2218 "core": "Cortex-M4F",
Steven Cooreman 9279:7cddb9c73c67 2219 "macros": ["EFR32MG1P233F256GM48", "TRANSACTION_QUEUE_SIZE_SPI=4"],
Steven Cooreman 9279:7cddb9c73c67 2220 "supported_toolchains": ["GCC_ARM", "ARM", "uARM", "IAR"],
Steven Cooreman 9279:7cddb9c73c67 2221 "release_versions": ["2", "5"],
Steven Cooreman 9279:7cddb9c73c67 2222 "device_name": "EFR32MG1P233F256GM48",
Steven Cooreman 9279:7cddb9c73c67 2223 "public": false
Steven Cooreman 9279:7cddb9c73c67 2224 },
Steven Cooreman 9279:7cddb9c73c67 2225 "EFR32MG1_BRD4150": {
Steven Cooreman 9285:f8486644de3c 2226 "inherits": ["EFR32MG1P132F256GM48"],
Steven Cooreman 9279:7cddb9c73c67 2227 "device_has": ["AES", "SHA", "ECC", "SL_PTI", "RF_2P4GHZ", "RF_SUBGHZ", "ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Steven Cooreman 9279:7cddb9c73c67 2228 "forced_reset_timeout": 2,
Steven Cooreman 9279:7cddb9c73c67 2229 "config": {
Steven Cooreman 9279:7cddb9c73c67 2230 "hf_clock_src": {
Steven Cooreman 9279:7cddb9c73c67 2231 "help": "Value: HFXO for external crystal, HFRCO for internal RC oscillator",
Steven Cooreman 9279:7cddb9c73c67 2232 "value": "HFXO",
Steven Cooreman 9279:7cddb9c73c67 2233 "macro_name": "CORE_CLOCK_SOURCE"
Steven Cooreman 9279:7cddb9c73c67 2234 },
Steven Cooreman 9279:7cddb9c73c67 2235 "hfxo_clock_freq": {
Steven Cooreman 9279:7cddb9c73c67 2236 "help": "Value: External crystal frequency in hertz",
Steven Cooreman 9279:7cddb9c73c67 2237 "value": "38400000",
Steven Cooreman 9279:7cddb9c73c67 2238 "macro_name": "HFXO_FREQUENCY"
Steven Cooreman 9279:7cddb9c73c67 2239 },
Steven Cooreman 9279:7cddb9c73c67 2240 "lf_clock_src": {
Steven Cooreman 9279:7cddb9c73c67 2241 "help": "Value: LFXO for external crystal, LFRCO for internal RC oscillator, ULFRCO for internal 1KHz RC oscillator",
Steven Cooreman 9279:7cddb9c73c67 2242 "value": "LFXO",
Steven Cooreman 9279:7cddb9c73c67 2243 "macro_name": "LOW_ENERGY_CLOCK_SOURCE"
Steven Cooreman 9279:7cddb9c73c67 2244 },
Steven Cooreman 9279:7cddb9c73c67 2245 "lfxo_clock_freq": {
Steven Cooreman 9279:7cddb9c73c67 2246 "help": "Value: External crystal frequency in hertz",
Steven Cooreman 9279:7cddb9c73c67 2247 "value": "32768",
Steven Cooreman 9279:7cddb9c73c67 2248 "macro_name": "LFXO_FREQUENCY"
Steven Cooreman 9279:7cddb9c73c67 2249 },
Steven Cooreman 9279:7cddb9c73c67 2250 "hfrco_clock_freq": {
Steven Cooreman 9279:7cddb9c73c67 2251 "help": "Value: Frequency in hertz, must correspond to setting of hfrco_band_select",
Steven Cooreman 9279:7cddb9c73c67 2252 "value": "32000000",
Steven Cooreman 9279:7cddb9c73c67 2253 "macro_name": "HFRCO_FREQUENCY"
Steven Cooreman 9279:7cddb9c73c67 2254 },
Steven Cooreman 9279:7cddb9c73c67 2255 "hfrco_band_select": {
Steven Cooreman 9279:7cddb9c73c67 2256 "help": "Value: One of cmuHFRCOFreq_1M0Hz, cmuHFRCOFreq_2M0Hz, cmuHFRCOFreq_4M0Hz, cmuHFRCOFreq_7M0Hz, cmuHFRCOFreq_13M0Hz, cmuHFRCOFreq_16M0Hz, cmuHFRCOFreq_19M0Hz, cmuHFRCOFreq_26M0Hz, cmuHFRCOFreq_32M0Hz, cmuHFRCOFreq_38M0Hz. Be sure to set hfrco_clock_freq accordingly!",
Steven Cooreman 9279:7cddb9c73c67 2257 "value": "cmuHFRCOFreq_32M0Hz",
Steven Cooreman 9279:7cddb9c73c67 2258 "macro_name": "HFRCO_FREQUENCY_ENUM"
Steven Cooreman 9279:7cddb9c73c67 2259 },
Steven Cooreman 9279:7cddb9c73c67 2260 "board_controller_enable": {
Steven Cooreman 9279:7cddb9c73c67 2261 "help": "Pin to pull high for enabling the USB serial port",
Steven Cooreman 9279:7cddb9c73c67 2262 "value": "PA5",
Steven Cooreman 9279:7cddb9c73c67 2263 "macro_name": "EFM_BC_EN"
Steven Cooreman 9279:7cddb9c73c67 2264 }
Steven Cooreman 9279:7cddb9c73c67 2265 },
Steven Cooreman 9279:7cddb9c73c67 2266 "public": false
Steven Cooreman 9279:7cddb9c73c67 2267 },
Steven Cooreman 9279:7cddb9c73c67 2268 "THUNDERBOARD_SENSE": {
Steven Cooreman 9279:7cddb9c73c67 2269 "inherits": ["EFR32MG1P233F256GM48"],
Steven Cooreman 9279:7cddb9c73c67 2270 "device_has": ["AES", "SHA", "ECC", "SL_PTI", "RF_2P4GHZ", "ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Steven Cooreman 9285:f8486644de3c 2271 "forced_reset_timeout": 5,
Steven Cooreman 9279:7cddb9c73c67 2272 "config": {
Steven Cooreman 9279:7cddb9c73c67 2273 "hf_clock_src": {
Steven Cooreman 9279:7cddb9c73c67 2274 "help": "Value: HFXO for external crystal, HFRCO for internal RC oscillator",
Steven Cooreman 9279:7cddb9c73c67 2275 "value": "HFXO",
Steven Cooreman 9279:7cddb9c73c67 2276 "macro_name": "CORE_CLOCK_SOURCE"
Steven Cooreman 9279:7cddb9c73c67 2277 },
Steven Cooreman 9279:7cddb9c73c67 2278 "hfxo_clock_freq": {
Steven Cooreman 9279:7cddb9c73c67 2279 "help": "Value: External crystal frequency in hertz",
Steven Cooreman 9279:7cddb9c73c67 2280 "value": "38400000",
Steven Cooreman 9279:7cddb9c73c67 2281 "macro_name": "HFXO_FREQUENCY"
Steven Cooreman 9279:7cddb9c73c67 2282 },
Steven Cooreman 9279:7cddb9c73c67 2283 "lf_clock_src": {
Steven Cooreman 9279:7cddb9c73c67 2284 "help": "Value: LFXO for external crystal, LFRCO for internal RC oscillator, ULFRCO for internal 1KHz RC oscillator",
Steven Cooreman 9279:7cddb9c73c67 2285 "value": "LFXO",
Steven Cooreman 9279:7cddb9c73c67 2286 "macro_name": "LOW_ENERGY_CLOCK_SOURCE"
Steven Cooreman 9279:7cddb9c73c67 2287 },
Steven Cooreman 9279:7cddb9c73c67 2288 "lfxo_clock_freq": {
Steven Cooreman 9279:7cddb9c73c67 2289 "help": "Value: External crystal frequency in hertz",
Steven Cooreman 9279:7cddb9c73c67 2290 "value": "32768",
Steven Cooreman 9279:7cddb9c73c67 2291 "macro_name": "LFXO_FREQUENCY"
Steven Cooreman 9279:7cddb9c73c67 2292 },
Steven Cooreman 9279:7cddb9c73c67 2293 "hfrco_clock_freq": {
Steven Cooreman 9279:7cddb9c73c67 2294 "help": "Value: Frequency in hertz, must correspond to setting of hfrco_band_select",
Steven Cooreman 9279:7cddb9c73c67 2295 "value": "32000000",
Steven Cooreman 9279:7cddb9c73c67 2296 "macro_name": "HFRCO_FREQUENCY"
Steven Cooreman 9279:7cddb9c73c67 2297 },
Steven Cooreman 9279:7cddb9c73c67 2298 "hfrco_band_select": {
Steven Cooreman 9279:7cddb9c73c67 2299 "help": "Value: One of cmuHFRCOFreq_1M0Hz, cmuHFRCOFreq_2M0Hz, cmuHFRCOFreq_4M0Hz, cmuHFRCOFreq_7M0Hz, cmuHFRCOFreq_13M0Hz, cmuHFRCOFreq_16M0Hz, cmuHFRCOFreq_19M0Hz, cmuHFRCOFreq_26M0Hz, cmuHFRCOFreq_32M0Hz, cmuHFRCOFreq_38M0Hz. Be sure to set hfrco_clock_freq accordingly!",
Steven Cooreman 9279:7cddb9c73c67 2300 "value": "cmuHFRCOFreq_32M0Hz",
Steven Cooreman 9279:7cddb9c73c67 2301 "macro_name": "HFRCO_FREQUENCY_ENUM"
Steven Cooreman 8840:b3359e09c86e 2302 }
Steven Cooreman 8840:b3359e09c86e 2303 }
Christopher Haster 8332:5fce745004b6 2304 },
Christopher Haster 8332:5fce745004b6 2305 "WIZWIKI_W7500": {
Christopher Haster 8332:5fce745004b6 2306 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 2307 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 2308 "extra_labels": ["WIZNET", "W7500x", "WIZwiki_W7500"],
Christopher Haster 8332:5fce745004b6 2309 "supported_toolchains": ["uARM", "ARM"],
Christopher Haster 8332:5fce745004b6 2310 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 2311 "device_has": ["ANALOGIN", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 2312 "release_versions": ["2"]
Christopher Haster 8332:5fce745004b6 2313 },
Christopher Haster 8332:5fce745004b6 2314 "WIZWIKI_W7500P": {
Christopher Haster 8332:5fce745004b6 2315 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 2316 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 2317 "extra_labels": ["WIZNET", "W7500x", "WIZwiki_W7500P"],
Christopher Haster 8332:5fce745004b6 2318 "supported_toolchains": ["uARM", "ARM"],
Christopher Haster 8332:5fce745004b6 2319 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 2320 "device_has": ["ANALOGIN", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 2321 "release_versions": ["2"]
Christopher Haster 8332:5fce745004b6 2322 },
Christopher Haster 8332:5fce745004b6 2323 "WIZWIKI_W7500ECO": {
Christopher Haster 8332:5fce745004b6 2324 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 2325 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 2326 "extra_labels": ["WIZNET", "W7500x", "WIZwiki_W7500ECO"],
Christopher Haster 8332:5fce745004b6 2327 "supported_toolchains": ["uARM", "ARM"],
Christopher Haster 8332:5fce745004b6 2328 "device_has": ["ANALOGIN", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 2329 "release_versions": ["2"]
Christopher Haster 8332:5fce745004b6 2330 },
Christopher Haster 8332:5fce745004b6 2331 "SAMR21G18A": {
Christopher Haster 8332:5fce745004b6 2332 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 2333 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 2334 "macros": ["__SAMR21G18A__", "I2C_MASTER_CALLBACK_MODE=true", "EXTINT_CALLBACK_MODE=true", "USART_CALLBACK_MODE=true", "TC_ASYNC=true"],
Christopher Haster 8332:5fce745004b6 2335 "extra_labels": ["Atmel", "SAM_CortexM0P", "SAMR21"],
Christopher Haster 8332:5fce745004b6 2336 "supported_toolchains": ["GCC_ARM", "ARM", "uARM"],
Christopher Haster 8332:5fce745004b6 2337 "device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH"],
Sarah Marsh 8472:da9bd832dfd1 2338 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 2339 "device_name": "ATSAMR21G18A"
Christopher Haster 8332:5fce745004b6 2340 },
Christopher Haster 8332:5fce745004b6 2341 "SAMD21J18A": {
Christopher Haster 8332:5fce745004b6 2342 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 2343 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 2344 "macros": ["__SAMD21J18A__", "I2C_MASTER_CALLBACK_MODE=true", "EXTINT_CALLBACK_MODE=true", "USART_CALLBACK_MODE=true", "TC_ASYNC=true"],
Christopher Haster 8332:5fce745004b6 2345 "extra_labels": ["Atmel", "SAM_CortexM0P", "SAMD21"],
Christopher Haster 8332:5fce745004b6 2346 "supported_toolchains": ["GCC_ARM", "ARM", "uARM"],
Christopher Haster 8332:5fce745004b6 2347 "device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH"],
Sarah Marsh 8472:da9bd832dfd1 2348 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 2349 "device_name" : "ATSAMD21J18A"
Christopher Haster 8332:5fce745004b6 2350 },
Christopher Haster 8332:5fce745004b6 2351 "SAMD21G18A": {
Christopher Haster 8332:5fce745004b6 2352 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 2353 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 2354 "macros": ["__SAMD21G18A__", "I2C_MASTER_CALLBACK_MODE=true", "EXTINT_CALLBACK_MODE=true", "USART_CALLBACK_MODE=true", "TC_ASYNC=true"],
Christopher Haster 8332:5fce745004b6 2355 "extra_labels": ["Atmel", "SAM_CortexM0P", "SAMD21"],
Christopher Haster 8332:5fce745004b6 2356 "supported_toolchains": ["GCC_ARM", "ARM", "uARM"],
Christopher Haster 8332:5fce745004b6 2357 "device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH"],
Sarah Marsh 8472:da9bd832dfd1 2358 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 2359 "device_name": "ATSAMD21G18A"
Christopher Haster 8332:5fce745004b6 2360 },
Christopher Haster 8332:5fce745004b6 2361 "SAML21J18A": {
Christopher Haster 8332:5fce745004b6 2362 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 2363 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 2364 "macros": ["__SAML21J18A__", "I2C_MASTER_CALLBACK_MODE=true", "EXTINT_CALLBACK_MODE=true", "USART_CALLBACK_MODE=true", "TC_ASYNC=true"],
Christopher Haster 8332:5fce745004b6 2365 "extra_labels": ["Atmel", "SAM_CortexM0P", "SAML21"],
Christopher Haster 8332:5fce745004b6 2366 "supported_toolchains": ["GCC_ARM", "ARM", "uARM"],
Sarah Marsh 8472:da9bd832dfd1 2367 "device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH"],
Sarah Marsh 8472:da9bd832dfd1 2368 "device_name": "ATSAML21J18A"
Christopher Haster 8332:5fce745004b6 2369 },
Christopher Haster 8332:5fce745004b6 2370 "SAMG55J19": {
Christopher Haster 8332:5fce745004b6 2371 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 2372 "core": "Cortex-M4",
Christopher Haster 8332:5fce745004b6 2373 "extra_labels": ["Atmel", "SAM_CortexM4", "SAMG55"],
Christopher Haster 8332:5fce745004b6 2374 "macros": ["__SAMG55J19__", "BOARD=75", "I2C_MASTER_CALLBACK_MODE=true", "EXTINT_CALLBACK_MODE=true", "USART_CALLBACK_MODE=true", "TC_ASYNC=true"],
Christopher Haster 8332:5fce745004b6 2375 "supported_toolchains": ["GCC_ARM", "ARM", "uARM"],
Christopher Haster 8332:5fce745004b6 2376 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 2377 "device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH"],
Sarah Marsh 8472:da9bd832dfd1 2378 "default_lib": "std",
Sarah Marsh 8472:da9bd832dfd1 2379 "device_name": "ATSAMG55J19"
Christopher Haster 8332:5fce745004b6 2380 },
Christopher Haster 8332:5fce745004b6 2381 "MCU_NRF51_UNIFIED": {
Christopher Haster 8332:5fce745004b6 2382 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 2383 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 2384 "OVERRIDE_BOOTLOADER_FILENAME": "nrf51822_bootloader.hex",
Christopher Haster 8332:5fce745004b6 2385 "macros": [
Christopher Haster 8332:5fce745004b6 2386 "NRF51",
Christopher Haster 8332:5fce745004b6 2387 "TARGET_NRF51822",
Christopher Haster 8332:5fce745004b6 2388 "BLE_STACK_SUPPORT_REQD",
Christopher Haster 8332:5fce745004b6 2389 "SOFTDEVICE_PRESENT",
Christopher Haster 8332:5fce745004b6 2390 "S130",
Christopher Haster 8332:5fce745004b6 2391 "TARGET_MCU_NRF51822"
Christopher Haster 8332:5fce745004b6 2392 ],
Christopher Haster 8332:5fce745004b6 2393 "MERGE_BOOTLOADER": false,
Christopher Haster 8332:5fce745004b6 2394 "extra_labels": ["NORDIC", "MCU_NRF51", "MCU_NRF51822_UNIFIED", "NRF5"],
Christopher Haster 8332:5fce745004b6 2395 "OUTPUT_EXT": "hex",
Christopher Haster 8332:5fce745004b6 2396 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 2397 "supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 2398 "public": false,
Christopher Haster 8332:5fce745004b6 2399 "MERGE_SOFT_DEVICE": true,
Christopher Haster 8332:5fce745004b6 2400 "EXPECTED_SOFTDEVICES_WITH_OFFSETS": [
Christopher Haster 8332:5fce745004b6 2401 {
Christopher Haster 8332:5fce745004b6 2402 "boot": "",
Christopher Haster 8332:5fce745004b6 2403 "name": "s130_nrf51_2.0.0_softdevice.hex",
Christopher Haster 8332:5fce745004b6 2404 "offset": 110592
Christopher Haster 8332:5fce745004b6 2405 }
Christopher Haster 8332:5fce745004b6 2406 ],
Christopher Haster 8332:5fce745004b6 2407 "detect_code": ["1070"],
Christopher Haster 8332:5fce745004b6 2408 "post_binary_hook": {
Christopher Haster 8332:5fce745004b6 2409 "function": "MCU_NRF51Code.binary_hook",
Christopher Haster 8332:5fce745004b6 2410 "toolchains": ["ARM_STD", "GCC_ARM", "IAR"]
Christopher Haster 8332:5fce745004b6 2411 },
Christopher Haster 8332:5fce745004b6 2412 "program_cycle_s": 6,
Christopher Haster 8332:5fce745004b6 2413 "features": ["BLE"],
Sarah Marsh 8472:da9bd832dfd1 2414 "config": {
Christopher Haster 8332:5fce745004b6 2415 "lf_clock_src": {
Christopher Haster 8332:5fce745004b6 2416 "value": "NRF_LF_SRC_XTAL",
Christopher Haster 8332:5fce745004b6 2417 "macro_name": "MBED_CONF_NORDIC_NRF_LF_CLOCK_SRC"
Christopher Haster 8332:5fce745004b6 2418 },
Christopher Haster 8332:5fce745004b6 2419 "uart_hwfc": {
Christopher Haster 8332:5fce745004b6 2420 "help": "Value: 1 for enable, 0 for disable",
Christopher Haster 8332:5fce745004b6 2421 "value": 1,
Christopher Haster 8332:5fce745004b6 2422 "macro_name": "MBED_CONF_NORDIC_UART_HWFC"
Christopher Haster 8332:5fce745004b6 2423 }
Christopher Haster 8332:5fce745004b6 2424 },
Christopher Haster 8332:5fce745004b6 2425 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"]
Christopher Haster 8332:5fce745004b6 2426 },
Christopher Haster 8332:5fce745004b6 2427 "MCU_NRF51_32K_UNIFIED": {
Christopher Haster 8332:5fce745004b6 2428 "inherits": ["MCU_NRF51_UNIFIED"],
Christopher Haster 8332:5fce745004b6 2429 "extra_labels_add": ["MCU_NORDIC_32K", "MCU_NRF51_32K"],
Christopher Haster 8332:5fce745004b6 2430 "macros_add": ["TARGET_MCU_NORDIC_32K", "TARGET_MCU_NRF51_32K"],
Christopher Haster 8332:5fce745004b6 2431 "public": false
Christopher Haster 8332:5fce745004b6 2432 },
Christopher Haster 8332:5fce745004b6 2433 "NRF51_DK": {
Christopher Haster 8332:5fce745004b6 2434 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 2435 "inherits": ["MCU_NRF51_32K_UNIFIED"],
Andrzej Puzdrowski 8742:ea949d3ba022 2436 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPI_ASYNCH", "SPISLAVE"],
Sarah Marsh 8472:da9bd832dfd1 2437 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 2438 "device_name": "nRF51822_xxAA"
Christopher Haster 8332:5fce745004b6 2439 },
Christopher Haster 8332:5fce745004b6 2440 "NRF51_DONGLE": {
Christopher Haster 8332:5fce745004b6 2441 "inherits": ["MCU_NRF51_32K_UNIFIED"],
Christopher Haster 8332:5fce745004b6 2442 "progen": {"target": "nrf51-dongle"},
Mahadevan Mahesh 8366:70aeab6c7eb7 2443 "device_has": ["ERROR_PATTERN", "I2C", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPI_ASYNCH", "SPISLAVE"],
Christopher Haster 8332:5fce745004b6 2444 "release_versions": ["2", "5"]
Christopher Haster 8332:5fce745004b6 2445 },
Christopher Haster 8332:5fce745004b6 2446 "MCU_NRF52": {
Christopher Haster 8332:5fce745004b6 2447 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 2448 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 2449 "macros": ["NRF52", "TARGET_NRF52832", "BLE_STACK_SUPPORT_REQD", "SOFTDEVICE_PRESENT", "S132"],
Christopher Haster 8332:5fce745004b6 2450 "extra_labels": ["NORDIC", "MCU_NRF52", "MCU_NRF52832", "NRF5"],
Christopher Haster 8332:5fce745004b6 2451 "OUTPUT_EXT": "hex",
Christopher Haster 8332:5fce745004b6 2452 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 2453 "supported_toolchains": ["GCC_ARM", "ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 2454 "public": false,
Christopher Haster 8332:5fce745004b6 2455 "detect_code": ["1101"],
Christopher Haster 8332:5fce745004b6 2456 "program_cycle_s": 6,
Christopher Haster 8332:5fce745004b6 2457 "MERGE_SOFT_DEVICE": true,
Christopher Haster 8332:5fce745004b6 2458 "EXPECTED_SOFTDEVICES_WITH_OFFSETS": [
Christopher Haster 8332:5fce745004b6 2459 {
Christopher Haster 8332:5fce745004b6 2460 "boot": "",
Christopher Haster 8332:5fce745004b6 2461 "name": "s132_nrf52_2.0.0_softdevice.hex",
Christopher Haster 8332:5fce745004b6 2462 "offset": 114688
Christopher Haster 8332:5fce745004b6 2463 }
Christopher Haster 8332:5fce745004b6 2464 ],
Christopher Haster 8332:5fce745004b6 2465 "post_binary_hook": {
Christopher Haster 8332:5fce745004b6 2466 "function": "MCU_NRF51Code.binary_hook",
Christopher Haster 8332:5fce745004b6 2467 "toolchains": ["ARM_STD", "GCC_ARM", "IAR"]
Christopher Haster 8332:5fce745004b6 2468 },
Christopher Haster 8332:5fce745004b6 2469 "MERGE_BOOTLOADER": false,
Christopher Haster 8332:5fce745004b6 2470 "features": ["BLE"],
Sarah Marsh 8472:da9bd832dfd1 2471 "config": {
Christopher Haster 8332:5fce745004b6 2472 "lf_clock_src": {
Christopher Haster 8332:5fce745004b6 2473 "value": "NRF_LF_SRC_XTAL",
Christopher Haster 8332:5fce745004b6 2474 "macro_name": "MBED_CONF_NORDIC_NRF_LF_CLOCK_SRC"
Christopher Haster 8332:5fce745004b6 2475 },
Christopher Haster 8332:5fce745004b6 2476 "uart_hwfc": {
Christopher Haster 8332:5fce745004b6 2477 "help": "Value: 1 for enable, 0 for disable",
Christopher Haster 8332:5fce745004b6 2478 "value": 1,
Christopher Haster 8332:5fce745004b6 2479 "macro_name": "MBED_CONF_NORDIC_UART_HWFC"
Christopher Haster 8332:5fce745004b6 2480 }
Christopher Haster 8332:5fce745004b6 2481 }
Christopher Haster 8332:5fce745004b6 2482 },
Christopher Haster 8332:5fce745004b6 2483 "NRF52_DK": {
Christopher Haster 8332:5fce745004b6 2484 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 2485 "inherits": ["MCU_NRF52"],
Sarah Marsh 8472:da9bd832dfd1 2486 "macros_add": ["BOARD_PCA10040", "NRF52_PAN_12", "NRF52_PAN_15", "NRF52_PAN_58", "NRF52_PAN_55", "NRF52_PAN_54", "NRF52_PAN_31", "NRF52_PAN_30", "NRF52_PAN_51", "NRF52_PAN_36", "NRF52_PAN_53", "S132", "CONFIG_GPIO_AS_PINRESET", "BLE_STACK_SUPPORT_REQD", "SWI_DISABLE0", "NRF52_PAN_20", "NRF52_PAN_64", "NRF52_PAN_62", "NRF52_PAN_63"],
Andrzej Puzdrowski 8742:ea949d3ba022 2487 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPI_ASYNCH", "SPISLAVE"],
Sarah Marsh 8507:29edfac555c0 2488 "release_versions": ["2", "5"],
Sarah Marsh 8507:29edfac555c0 2489 "device_name": "nRF52832_xxAA"
Christopher Haster 8332:5fce745004b6 2490 },
Michael Ammann 9240:b619ddc526ac 2491 "UBLOX_EVA_NINA": {
Michael Ammann 9240:b619ddc526ac 2492 "inherits": ["MCU_NRF52"],
Michael Ammann 9240:b619ddc526ac 2493 "macros_add": ["BOARD_PCA10040", "NRF52_PAN_12", "NRF52_PAN_15", "NRF52_PAN_58", "NRF52_PAN_55", "NRF52_PAN_54", "NRF52_PAN_31", "NRF52_PAN_30", "NRF52_PAN_51", "NRF52_PAN_36", "NRF52_PAN_53", "S132", "CONFIG_GPIO_AS_PINRESET", "BLE_STACK_SUPPORT_REQD", "SWI_DISABLE0", "NRF52_PAN_20", "NRF52_PAN_64", "NRF52_PAN_62", "NRF52_PAN_63"],
Michael Ammann 9240:b619ddc526ac 2494 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPI_ASYNCH", "SPISLAVE"],
Michael Ammann 9240:b619ddc526ac 2495 "release_versions": ["2", "5"],
Michael Ammann 9240:b619ddc526ac 2496 "overrides": {"uart_hwfc": 0},
Michael Ammann 9240:b619ddc526ac 2497 "device_name": "nRF52832_xxAA"
Michael Ammann 9240:b619ddc526ac 2498 },
Christopher Haster 8332:5fce745004b6 2499 "DELTA_DFBM_NQ620": {
Christopher Haster 8332:5fce745004b6 2500 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 2501 "inherits": ["MCU_NRF52"],
Christopher Haster 8332:5fce745004b6 2502 "macros_add": ["BOARD_PCA10040", "NRF52_PAN_12", "NRF52_PAN_15", "NRF52_PAN_58", "NRF52_PAN_55", "NRF52_PAN_54", "NRF52_PAN_31", "NRF52_PAN_30", "NRF52_PAN_51", "NRF52_PAN_36", "NRF52_PAN_53", "S132", "CONFIG_GPIO_AS_PINRESET", "BLE_STACK_SUPPORT_REQD", "SWI_DISABLE0", "NRF52_PAN_20", "NRF52_PAN_64", "NRF52_PAN_62", "NRF52_PAN_63"],
Christopher Haster 8332:5fce745004b6 2503 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPI_ASYNCH", "SPISLAVE"],
Sarah Marsh 8507:29edfac555c0 2504 "release_versions": ["2", "5"],
TsungtaWu 9313:3c251a530297 2505 "overrides": {"lf_clock_src": "NRF_LF_SRC_RC"},
Sarah Marsh 8507:29edfac555c0 2506 "device_name": "nRF52832_xxAA"
Christopher Haster 8332:5fce745004b6 2507 },
Christopher Haster 8332:5fce745004b6 2508 "BLUEPILL_F103C8": {
Christopher Haster 8332:5fce745004b6 2509 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 2510 "default_toolchain": "GCC_ARM",
Christopher Haster 8332:5fce745004b6 2511 "extra_labels": ["STM", "STM32F1", "STM32F103C8"],
Christopher Haster 8332:5fce745004b6 2512 "supported_toolchains": ["GCC_ARM"],
Christopher Haster 8332:5fce745004b6 2513 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 2514 "device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"]
Christopher Haster 8332:5fce745004b6 2515 },
Christopher Haster 8332:5fce745004b6 2516 "NUMAKER_PFM_NUC472": {
Christopher Haster 8332:5fce745004b6 2517 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 2518 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 2519 "extra_labels": ["NUVOTON", "NUC472", "NUMAKER_PFM_NUC472"],
Christopher Haster 8332:5fce745004b6 2520 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 2521 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 2522 "inherits": ["Target"],
ccli8 9035:5a46830c3513 2523 "device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "STDIO_MESSAGES", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "TRNG", "CAN"],
Christopher Haster 8342:520d28b41ea4 2524 "features": ["LWIP"],
0xc0170 8858:c8c6eb85a4ad 2525 "release_versions": ["5"],
Sarah Marsh 8472:da9bd832dfd1 2526 "device_name": "NUC472HI8AE"
Mahadevan Mahesh 8366:70aeab6c7eb7 2527 },
Christopher Haster 8332:5fce745004b6 2528 "NCS36510": {
Christopher Haster 8332:5fce745004b6 2529 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 2530 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 2531 "extra_labels": ["ONSEMI"],
Radhika 9051:ec9ae79ecd92 2532 "config": {
Radhika 9051:ec9ae79ecd92 2533 "mac-addr-low": {
Radhika 9052:9664d491fdd1 2534 "help": "Lower 32 bits of the MAC extended address. All FFs indicates that factory programmed MAC address shall be used. In order to override the factory programmed MAC address this value needs to be changed from 0xFFFFFFFF to any chosen value.",
Radhika 9052:9664d491fdd1 2535 "value": "0xFFFFFFFF"
Radhika 9051:ec9ae79ecd92 2536 },
Radhika 9051:ec9ae79ecd92 2537 "mac-addr-high": {
Radhika 9052:9664d491fdd1 2538 "help": "Higher 32 bits of the MAC extended address. All FFs indicates that factory programmed MAC address shall be used. In order to override the factory programmed MAC address this value needs to be changed from 0xFFFFFFFF to any chosen value.",
Radhika 9052:9664d491fdd1 2539 "value": "0xFFFFFFFF"
Radhika 9051:ec9ae79ecd92 2540 },
Radhika 9051:ec9ae79ecd92 2541 "32KHz-clk-trim": {
Radhika 9051:ec9ae79ecd92 2542 "help": "32KHz clock trim",
Radhika 9052:9664d491fdd1 2543 "value": "0x39"
Radhika 9051:ec9ae79ecd92 2544 },
Radhika 9051:ec9ae79ecd92 2545 "32MHz-clk-trim": {
Radhika 9051:ec9ae79ecd92 2546 "help": "32MHz clock trim",
Radhika 9052:9664d491fdd1 2547 "value": "0x17"
Radhika 9051:ec9ae79ecd92 2548 },
Radhika 9051:ec9ae79ecd92 2549 "rssi-trim": {
Radhika 9051:ec9ae79ecd92 2550 "help": "RSSI trim",
Radhika 9051:ec9ae79ecd92 2551 "value": "0x3D"
Radhika 9051:ec9ae79ecd92 2552 },
Radhika 9051:ec9ae79ecd92 2553 "txtune-trim": {
Radhika 9051:ec9ae79ecd92 2554 "help": "TX tune trim",
Radhika 9052:9664d491fdd1 2555 "value": "0xFFFFFFFF"
Radhika 9051:ec9ae79ecd92 2556 }
Radhika 9051:ec9ae79ecd92 2557 },
Christopher Haster 8332:5fce745004b6 2558 "post_binary_hook": {"function": "NCS36510TargetCode.ncs36510_addfib"},
pradeep-gr 8861:42cabe489c4c 2559 "macros": ["CM3", "CPU_NCS36510", "TARGET_NCS36510", "LOAD_ADDRESS=0x3000"],
Christopher Haster 8332:5fce745004b6 2560 "supported_toolchains": ["GCC_ARM", "ARM", "IAR"],
pradeep-gr 8860:235d4297bba6 2561 "device_has": ["ANALOGIN", "SERIAL", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "LOWPOWERTIMER", "TRNG"],
maclobdell 8732:4166825f6c3c 2562 "device_name": "NCS36510",
Christopher Haster 8332:5fce745004b6 2563 "release_versions": ["2", "5"]
ccli8 8611:5441db5ff596 2564 },
ccli8 8611:5441db5ff596 2565 "NUMAKER_PFM_M453": {
ccli8 8611:5441db5ff596 2566 "core": "Cortex-M4F",
ccli8 8611:5441db5ff596 2567 "default_toolchain": "ARM",
ccli8 8611:5441db5ff596 2568 "extra_labels": ["NUVOTON", "M451", "NUMAKER_PFM_M453"],
ccli8 8611:5441db5ff596 2569 "is_disk_virtual": true,
ccli8 8611:5441db5ff596 2570 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
ccli8 8611:5441db5ff596 2571 "inherits": ["Target"],
ccli8 8611:5441db5ff596 2572 "progen": {"target": "numaker-pfm-m453"},
ccli8 9035:5a46830c3513 2573 "device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "STDIO_MESSAGES", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "CAN"],
ccli8 8644:79863cfcbbb0 2574 "release_versions": ["2", "5"],
ccli8 8644:79863cfcbbb0 2575 "device_name": "M453VG6AE"
Rob Meades 8783:357c3fdee746 2576 },
Rob Meades 8783:357c3fdee746 2577 "HI2110": {
Rob Meades 8783:357c3fdee746 2578 "inherits": ["Target"],
Rob Meades 8783:357c3fdee746 2579 "core": "Cortex-M0",
Rob Meades 8783:357c3fdee746 2580 "default_toolchain": "GCC_ARM",
Rob Meades 8783:357c3fdee746 2581 "supported_toolchains": ["GCC_ARM", "ARM", "IAR"],
Rob Meades 8783:357c3fdee746 2582 "extra_labels": ["ublox"],
Rob Meades 8783:357c3fdee746 2583 "macros": ["TARGET_PROCESSOR_FAMILY_BOUDICA", "BOUDICA_SARA", "NDEBUG=1"],
Rob Meades 8783:357c3fdee746 2584 "public": false,
Rob Meades 8783:357c3fdee746 2585 "target_overrides": {
Rob Meades 8783:357c3fdee746 2586 "*": {
Rob Meades 8783:357c3fdee746 2587 "core.stdio-flush-at-exit": false
Rob Meades 8783:357c3fdee746 2588 }
Rob Meades 8783:357c3fdee746 2589 },
Rob Meades 8783:357c3fdee746 2590 "device_has": ["INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "SERIAL", "SLEEP", "STDIO_MESSAGES"],
Rob Meades 8783:357c3fdee746 2591 "default_lib": "std",
Rob Meades 8783:357c3fdee746 2592 "release_versions": ["5"]
Rob Meades 8783:357c3fdee746 2593 },
Rob Meades 8783:357c3fdee746 2594 "SARA_NBIOT": {
Rob Meades 8783:357c3fdee746 2595 "inherits": ["HI2110"],
Rob Meades 8783:357c3fdee746 2596 "extra_labels": ["ublox", "HI2110"],
Rob Meades 8783:357c3fdee746 2597 "public": false
Rob Meades 8783:357c3fdee746 2598 },
Rob Meades 8783:357c3fdee746 2599 "SARA_NBIOT_EVK": {
Rob Meades 8783:357c3fdee746 2600 "inherits": ["SARA_NBIOT"],
Rob Meades 8783:357c3fdee746 2601 "extra_labels": ["ublox", "HI2110", "SARA_NBIOT"]
ccli8 8611:5441db5ff596 2602 }
Christopher Haster 8332:5fce745004b6 2603 }