Alessandro Angelino / target-mcu-k64f

Fork of target-mcu-k64f by Morpheus

Embed: (wiki syntax)

« Back to documentation index

_hw_sdhc Struct Reference

_hw_sdhc Struct Reference

All SDHC module registers. More...

#include <MK64F12_sdhc.h>

Data Fields

__IO hw_sdhc_dsaddr_t DSADDR
__IO hw_sdhc_blkattr_t BLKATTR
__IO hw_sdhc_cmdarg_t CMDARG
__IO hw_sdhc_xfertyp_t XFERTYP
__I hw_sdhc_cmdrsp0_t CMDRSP0
__I hw_sdhc_cmdrsp1_t CMDRSP1
__I hw_sdhc_cmdrsp2_t CMDRSP2
__I hw_sdhc_cmdrsp3_t CMDRSP3
__IO hw_sdhc_datport_t DATPORT
__I hw_sdhc_prsstat_t PRSSTAT
__IO hw_sdhc_proctl_t PROCTL
__IO hw_sdhc_sysctl_t SYSCTL
__IO hw_sdhc_irqstat_t IRQSTAT
__IO hw_sdhc_irqstaten_t IRQSTATEN
__IO hw_sdhc_irqsigen_t IRQSIGEN
__I hw_sdhc_ac12err_t AC12ERR
__I hw_sdhc_htcapblt_t HTCAPBLT
__IO hw_sdhc_wml_t WML
__O hw_sdhc_fevt_t FEVT
__I hw_sdhc_admaes_t ADMAES
__IO hw_sdhc_adsaddr_t ADSADDR
__IO hw_sdhc_vendor_t VENDOR
__IO hw_sdhc_mmcboot_t MMCBOOT
__I hw_sdhc_hostver_t HOSTVER

Detailed Description

All SDHC module registers.

Definition at line 5168 of file MK64F12_sdhc.h.


Field Documentation

[0x3C] Auto CMD12 Error Status Register

Definition at line 5185 of file MK64F12_sdhc.h.

[0x54] ADMA Error Status register

Definition at line 5190 of file MK64F12_sdhc.h.

[0x58] ADMA System Addressregister

Definition at line 5191 of file MK64F12_sdhc.h.

[0x4] Block Attributes register

Definition at line 5171 of file MK64F12_sdhc.h.

[0x8] Command Argument register

Definition at line 5172 of file MK64F12_sdhc.h.

[0x10] Command Response 0

Definition at line 5174 of file MK64F12_sdhc.h.

[0x14] Command Response 1

Definition at line 5175 of file MK64F12_sdhc.h.

[0x18] Command Response 2

Definition at line 5176 of file MK64F12_sdhc.h.

[0x1C] Command Response 3

Definition at line 5177 of file MK64F12_sdhc.h.

[0x20] Buffer Data Port register

Definition at line 5178 of file MK64F12_sdhc.h.

[0x0] DMA System Address register

Definition at line 5170 of file MK64F12_sdhc.h.

[0x50] Force Event register

Definition at line 5189 of file MK64F12_sdhc.h.

[0xFC] Host Controller Version

Definition at line 5196 of file MK64F12_sdhc.h.

[0x40] Host Controller Capabilities

Definition at line 5186 of file MK64F12_sdhc.h.

[0x38] Interrupt Signal Enable register

Definition at line 5184 of file MK64F12_sdhc.h.

[0x30] Interrupt Status register

Definition at line 5182 of file MK64F12_sdhc.h.

[0x34] Interrupt Status Enable register

Definition at line 5183 of file MK64F12_sdhc.h.

[0xC4] MMC Boot register

Definition at line 5194 of file MK64F12_sdhc.h.

[0x28] Protocol Control register

Definition at line 5180 of file MK64F12_sdhc.h.

[0x24] Present State register

Definition at line 5179 of file MK64F12_sdhc.h.

[0x2C] System Control register

Definition at line 5181 of file MK64F12_sdhc.h.

[0xC0] Vendor Specific register

Definition at line 5193 of file MK64F12_sdhc.h.

[0x44] Watermark Level Register

Definition at line 5187 of file MK64F12_sdhc.h.

[0xC] Transfer Type register

Definition at line 5173 of file MK64F12_sdhc.h.