ST / ST_Events-old

Important changes to repositories hosted on mbed.com

Mbed hosted mercurial repositories are deprecated and are due to be permanently deleted in July 2026.

To keep a copy of this software download the repository Zip archive or clone locally using Mercurial.

It is also possible to export all your personal repositories from the account settings page.

Dependents:   HelloWorld_CCA01M1 HelloWorld_CCA02M1 CI-data-logger-server HelloWorld_CCA02M1 ... more

This is a fork of the events subdirectory of https://github.com/ARMmbed/mbed-os.

Note, you must import this library with import name: events!!!

targets/targets.json@8674:b471b8c5963c, 2016-10-13 (annotated)

Committer:
Sam Grove
Date:
Thu Oct 13 11:09:40 2016 -0500
Revision:
8674:b471b8c5963c
Parent:
8665:1775fbac0db8
Parent:
8670:d320c94c6968
Child:
8699:0582a3f97984
Merge pull request #2888 from LMESTM/dev_spi_asynch_stm



Dev spi asynch stm

Who changed what in which revision?

UserRevisionLine numberNew contents of line
Christopher Haster 8332:5fce745004b6 1 {
Christopher Haster 8332:5fce745004b6 2 "Target": {
Christopher Haster 8332:5fce745004b6 3 "core": null,
Christopher Haster 8332:5fce745004b6 4 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 5 "supported_toolchains": null,
Christopher Haster 8332:5fce745004b6 6 "extra_labels": [],
Christopher Haster 8332:5fce745004b6 7 "is_disk_virtual": false,
Christopher Haster 8332:5fce745004b6 8 "macros": [],
Christopher Haster 8332:5fce745004b6 9 "device_has": [],
Christopher Haster 8332:5fce745004b6 10 "features": [],
Christopher Haster 8332:5fce745004b6 11 "detect_code": [],
Christopher Haster 8332:5fce745004b6 12 "public": false,
Christopher Haster 8332:5fce745004b6 13 "default_lib": "std"
Christopher Haster 8332:5fce745004b6 14 },
Jimmy Brisson 8524:ddc94648bd40 15 "Super_Target": {
Jimmy Brisson 8524:ddc94648bd40 16 "inherits": ["Target"],
Jimmy Brisson 8524:ddc94648bd40 17 "core": "Cortex-M4",
Jimmy Brisson 8527:7bb374e8c313 18 "features_add": ["UVISOR", "BLE", "CLIENT", "IPV4", "IPV6"],
Jimmy Brisson 8527:7bb374e8c313 19 "supported_toolchains": ["ARM"]
Jimmy Brisson 8524:ddc94648bd40 20 },
Christopher Haster 8332:5fce745004b6 21 "CM4_UARM": {
Christopher Haster 8332:5fce745004b6 22 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 23 "core": "Cortex-M4",
Christopher Haster 8332:5fce745004b6 24 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 25 "public": false,
Christopher Haster 8332:5fce745004b6 26 "supported_toolchains": ["uARM"],
Christopher Haster 8332:5fce745004b6 27 "default_lib": "small"
Christopher Haster 8332:5fce745004b6 28 },
Christopher Haster 8332:5fce745004b6 29 "CM4_ARM": {
Christopher Haster 8332:5fce745004b6 30 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 31 "core": "Cortex-M4",
Christopher Haster 8332:5fce745004b6 32 "public": false,
Christopher Haster 8332:5fce745004b6 33 "supported_toolchains": ["ARM"]
Christopher Haster 8332:5fce745004b6 34 },
Christopher Haster 8332:5fce745004b6 35 "CM4F_UARM": {
Christopher Haster 8332:5fce745004b6 36 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 37 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 38 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 39 "public": false,
Christopher Haster 8332:5fce745004b6 40 "supported_toolchains": ["uARM"],
Christopher Haster 8332:5fce745004b6 41 "default_lib": "small"
Christopher Haster 8332:5fce745004b6 42 },
Christopher Haster 8332:5fce745004b6 43 "CM4F_ARM": {
Christopher Haster 8332:5fce745004b6 44 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 45 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 46 "public": false,
Christopher Haster 8332:5fce745004b6 47 "supported_toolchains": ["ARM"]
Christopher Haster 8332:5fce745004b6 48 },
Christopher Haster 8332:5fce745004b6 49 "LPCTarget": {
Christopher Haster 8332:5fce745004b6 50 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 51 "post_binary_hook": {"function": "LPCTargetCode.lpc_patch"},
Christopher Haster 8332:5fce745004b6 52 "public": false
Christopher Haster 8332:5fce745004b6 53 },
Christopher Haster 8332:5fce745004b6 54 "LPC11C24": {
Christopher Haster 8332:5fce745004b6 55 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 56 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 57 "extra_labels": ["NXP", "LPC11XX_11CXX", "LPC11CXX"],
Christopher Haster 8332:5fce745004b6 58 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Sarah Marsh 8472:da9bd832dfd1 59 "device_has": ["ANALOGIN", "CAN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 60 "device_name": "LPC11C24FBD48/301"
Christopher Haster 8332:5fce745004b6 61 },
Christopher Haster 8332:5fce745004b6 62 "LPC1114": {
Christopher Haster 8332:5fce745004b6 63 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 64 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 65 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 66 "extra_labels": ["NXP", "LPC11XX_11CXX", "LPC11XX"],
Christopher Haster 8332:5fce745004b6 67 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
Christopher Haster 8332:5fce745004b6 68 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 69 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 70 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 71 "device_name": "LPC1114FN28/102"
Christopher Haster 8332:5fce745004b6 72 },
Christopher Haster 8332:5fce745004b6 73 "LPC11U24": {
Christopher Haster 8332:5fce745004b6 74 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 75 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 76 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 77 "extra_labels": ["NXP", "LPC11UXX", "LPC11U24_401"],
Christopher Haster 8332:5fce745004b6 78 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 79 "detect_code": ["1040"],
Christopher Haster 8332:5fce745004b6 80 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOCALFILESYSTEM", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SEMIHOST", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 81 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 82 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 83 "device_name": "LPC11U24FBD48/401"
Christopher Haster 8332:5fce745004b6 84 },
Christopher Haster 8332:5fce745004b6 85 "OC_MBUINO": {
Christopher Haster 8332:5fce745004b6 86 "inherits": ["LPC11U24"],
Christopher Haster 8332:5fce745004b6 87 "macros": ["TARGET_LPC11U24"],
Christopher Haster 8332:5fce745004b6 88 "extra_labels": ["NXP", "LPC11UXX"],
Christopher Haster 8332:5fce745004b6 89 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 90 "release_versions": ["2"]
Christopher Haster 8332:5fce745004b6 91 },
Christopher Haster 8332:5fce745004b6 92 "LPC11U24_301": {
Christopher Haster 8332:5fce745004b6 93 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 94 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 95 "extra_labels": ["NXP", "LPC11UXX"],
Christopher Haster 8332:5fce745004b6 96 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Sarah Marsh 8472:da9bd832dfd1 97 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOCALFILESYSTEM", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SEMIHOST", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 98 "device_name": "LPC11U24FHI33/301"
Christopher Haster 8332:5fce745004b6 99 },
Christopher Haster 8332:5fce745004b6 100 "LPC11U34_421": {
Christopher Haster 8332:5fce745004b6 101 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 102 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 103 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 104 "extra_labels": ["NXP", "LPC11UXX"],
Christopher Haster 8332:5fce745004b6 105 "supported_toolchains": ["ARM", "uARM", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 106 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
Sarah Marsh 8472:da9bd832dfd1 107 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 108 "device_name": "LPC11U34FBD48/311"
Christopher Haster 8332:5fce745004b6 109 },
Christopher Haster 8332:5fce745004b6 110 "MICRONFCBOARD": {
Christopher Haster 8332:5fce745004b6 111 "inherits": ["LPC11U34_421"],
Christopher Haster 8332:5fce745004b6 112 "macros": ["LPC11U34_421", "APPNEARME_MICRONFCBOARD"],
Christopher Haster 8332:5fce745004b6 113 "extra_labels_add": ["APPNEARME_MICRONFCBOARD"],
Sarah Marsh 8472:da9bd832dfd1 114 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 115 "device_name": "LPC11U34FBD48/311"
Christopher Haster 8332:5fce745004b6 116 },
Christopher Haster 8332:5fce745004b6 117 "LPC11U35_401": {
Christopher Haster 8332:5fce745004b6 118 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 119 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 120 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 121 "extra_labels": ["NXP", "LPC11UXX"],
Christopher Haster 8332:5fce745004b6 122 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
Christopher Haster 8332:5fce745004b6 123 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
Christopher Haster 8332:5fce745004b6 124 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 125 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 126 "device_name": "LPC11U35FBD48/401"
Christopher Haster 8332:5fce745004b6 127 },
Christopher Haster 8332:5fce745004b6 128 "LPC11U35_501": {
Christopher Haster 8332:5fce745004b6 129 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 130 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 131 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 132 "extra_labels": ["NXP", "LPC11UXX", "MCU_LPC11U35_501"],
Christopher Haster 8332:5fce745004b6 133 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
Christopher Haster 8332:5fce745004b6 134 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
Christopher Haster 8332:5fce745004b6 135 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 136 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 137 "device_name": "LPC11U35FHI33/501"
Christopher Haster 8332:5fce745004b6 138 },
Christopher Haster 8332:5fce745004b6 139 "LPC11U35_501_IBDAP": {
Christopher Haster 8332:5fce745004b6 140 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 141 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 142 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 143 "extra_labels": ["NXP", "LPC11UXX", "MCU_LPC11U35_501"],
Christopher Haster 8332:5fce745004b6 144 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
Christopher Haster 8332:5fce745004b6 145 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
Sarah Marsh 8472:da9bd832dfd1 146 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 147 "device_name": "LPC11U35FHI33/501"
Christopher Haster 8332:5fce745004b6 148 },
Christopher Haster 8332:5fce745004b6 149 "XADOW_M0": {
Christopher Haster 8332:5fce745004b6 150 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 151 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 152 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 153 "extra_labels": ["NXP", "LPC11UXX", "MCU_LPC11U35_501"],
Christopher Haster 8332:5fce745004b6 154 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
Christopher Haster 8332:5fce745004b6 155 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
Christopher Haster 8332:5fce745004b6 156 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 157 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 158 "device_name": "LPC11U35FHI33/501"
Christopher Haster 8332:5fce745004b6 159 },
Christopher Haster 8332:5fce745004b6 160 "LPC11U35_Y5_MBUG": {
Christopher Haster 8332:5fce745004b6 161 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 162 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 163 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 164 "extra_labels": ["NXP", "LPC11UXX", "MCU_LPC11U35_501"],
Christopher Haster 8332:5fce745004b6 165 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
Christopher Haster 8332:5fce745004b6 166 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
Sarah Marsh 8472:da9bd832dfd1 167 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 168 "device_name": "LPC11U35FHI33/501"
Christopher Haster 8332:5fce745004b6 169 },
Christopher Haster 8332:5fce745004b6 170 "LPC11U37_501": {
Christopher Haster 8332:5fce745004b6 171 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 172 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 173 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 174 "extra_labels": ["NXP", "LPC11UXX"],
Christopher Haster 8332:5fce745004b6 175 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
Sarah Marsh 8472:da9bd832dfd1 176 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 177 "device_name": "LPC11U37FBD64/501"
Christopher Haster 8332:5fce745004b6 178 },
Christopher Haster 8332:5fce745004b6 179 "LPCCAPPUCCINO": {
Christopher Haster 8332:5fce745004b6 180 "inherits": ["LPC11U37_501"],
Sarah Marsh 8472:da9bd832dfd1 181 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
Sarah Marsh 8472:da9bd832dfd1 182 "device_name": "LPC11U37FBD64/501"
Christopher Haster 8332:5fce745004b6 183 },
Christopher Haster 8332:5fce745004b6 184 "ARCH_GPRS": {
Christopher Haster 8332:5fce745004b6 185 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 186 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 187 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 188 "extra_labels": ["NXP", "LPC11UXX", "LPC11U37_501"],
Christopher Haster 8332:5fce745004b6 189 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
Christopher Haster 8332:5fce745004b6 190 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 191 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
Christopher Haster 8332:5fce745004b6 192 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 193 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 194 "device_name": "LPC11U37FBD64/501"
Christopher Haster 8332:5fce745004b6 195 },
Christopher Haster 8332:5fce745004b6 196 "LPC11U68": {
Christopher Haster 8332:5fce745004b6 197 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 198 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 199 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 200 "extra_labels": ["NXP", "LPC11U6X"],
Christopher Haster 8332:5fce745004b6 201 "supported_toolchains": ["ARM", "uARM", "GCC_CR", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 202 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 203 "detect_code": ["1168"],
Christopher Haster 8332:5fce745004b6 204 "device_has": ["ANALOGIN", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI"],
Christopher Haster 8332:5fce745004b6 205 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 206 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 207 "device_name": "LPC11U68JBD100"
Christopher Haster 8332:5fce745004b6 208 },
Christopher Haster 8332:5fce745004b6 209 "LPC1347": {
Christopher Haster 8332:5fce745004b6 210 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 211 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 212 "extra_labels": ["NXP", "LPC13XX"],
Christopher Haster 8332:5fce745004b6 213 "supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 214 "device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 215 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 216 "device_name": "LPC1347FBD48"
Christopher Haster 8332:5fce745004b6 217 },
Christopher Haster 8332:5fce745004b6 218 "LPC1549": {
Christopher Haster 8332:5fce745004b6 219 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 220 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 221 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 222 "extra_labels": ["NXP", "LPC15XX"],
Christopher Haster 8332:5fce745004b6 223 "supported_toolchains": ["uARM", "GCC_CR", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 224 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 225 "detect_code": ["1549"],
Christopher Haster 8332:5fce745004b6 226 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "INTERRUPTIN", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SPI", "SPISLAVE"],
Christopher Haster 8332:5fce745004b6 227 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 228 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 229 "device_name": "lpc1549"
Christopher Haster 8332:5fce745004b6 230 },
Christopher Haster 8332:5fce745004b6 231 "LPC1768": {
Christopher Haster 8332:5fce745004b6 232 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 233 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 234 "extra_labels": ["NXP", "LPC176X", "MBED_LPC1768"],
Christopher Haster 8332:5fce745004b6 235 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
Christopher Haster 8332:5fce745004b6 236 "detect_code": ["1010"],
Christopher Haster 8332:5fce745004b6 237 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "DEBUG_AWARENESS", "ERROR_PATTERN", "ETHERNET", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOCALFILESYSTEM", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SEMIHOST", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Sam Grove 8348:c7230cd5f726 238 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 239 "features": ["LWIP"],
Sarah Marsh 8472:da9bd832dfd1 240 "device_name": "LPC1768"
Christopher Haster 8332:5fce745004b6 241 },
Christopher Haster 8332:5fce745004b6 242 "ARCH_PRO": {
Christopher Haster 8332:5fce745004b6 243 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 244 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 245 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
Christopher Haster 8332:5fce745004b6 246 "extra_labels": ["NXP", "LPC176X"],
Christopher Haster 8332:5fce745004b6 247 "macros": ["TARGET_LPC1768"],
Christopher Haster 8332:5fce745004b6 248 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 249 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "DEBUG_AWARENESS", "ERROR_PATTERN", "ETHERNET", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Sam Grove 8348:c7230cd5f726 250 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 251 "features": ["LWIP"],
Sarah Marsh 8472:da9bd832dfd1 252 "device_name": "LPC1768"
Christopher Haster 8332:5fce745004b6 253 },
Christopher Haster 8332:5fce745004b6 254 "UBLOX_C027": {
Christopher Haster 8332:5fce745004b6 255 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 256 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 257 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
Christopher Haster 8332:5fce745004b6 258 "extra_labels": ["NXP", "LPC176X"],
Christopher Haster 8332:5fce745004b6 259 "macros": ["TARGET_LPC1768"],
Christopher Haster 8332:5fce745004b6 260 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 261 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "DEBUG_AWARENESS", "ERROR_RED", "ETHERNET", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Sam Grove 8348:c7230cd5f726 262 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 263 "features": ["LWIP"],
Sarah Marsh 8472:da9bd832dfd1 264 "device_name": "LPC1768"
Christopher Haster 8332:5fce745004b6 265 },
Christopher Haster 8332:5fce745004b6 266 "XBED_LPC1768": {
Christopher Haster 8332:5fce745004b6 267 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 268 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 269 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
Christopher Haster 8332:5fce745004b6 270 "extra_labels": ["NXP", "LPC176X", "XBED_LPC1768"],
Christopher Haster 8332:5fce745004b6 271 "macros": ["TARGET_LPC1768"],
Christopher Haster 8332:5fce745004b6 272 "detect_code": ["1010"],
Sarah Marsh 8472:da9bd832dfd1 273 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "DEBUG_AWARENESS", "ERROR_PATTERN", "ETHERNET", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOCALFILESYSTEM", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SEMIHOST", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 274 "device_name": "LPC1768"
Christopher Haster 8332:5fce745004b6 275 },
Christopher Haster 8332:5fce745004b6 276 "LPC2368": {
Christopher Haster 8332:5fce745004b6 277 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 278 "core": "ARM7TDMI-S",
Christopher Haster 8332:5fce745004b6 279 "extra_labels": ["NXP", "LPC23XX"],
Christopher Haster 8332:5fce745004b6 280 "supported_toolchains": ["GCC_ARM", "GCC_CR"],
Christopher Haster 8332:5fce745004b6 281 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "ERROR_PATTERN", "ETHERNET", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOCALFILESYSTEM", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SEMIHOST", "SERIAL", "SPI", "SPISLAVE", "STDIO_MESSAGES"]
Christopher Haster 8332:5fce745004b6 282 },
Christopher Haster 8332:5fce745004b6 283 "LPC2460": {
Christopher Haster 8332:5fce745004b6 284 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 285 "core": "ARM7TDMI-S",
Christopher Haster 8332:5fce745004b6 286 "extra_labels": ["NXP", "LPC2460"],
Christopher Haster 8332:5fce745004b6 287 "supported_toolchains": ["GCC_ARM"],
Christopher Haster 8332:5fce745004b6 288 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "ERROR_PATTERN", "ETHERNET", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SPI", "SPISLAVE", "STDIO_MESSAGES"]
Christopher Haster 8332:5fce745004b6 289 },
Christopher Haster 8332:5fce745004b6 290 "LPC810": {
Christopher Haster 8332:5fce745004b6 291 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 292 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 293 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 294 "extra_labels": ["NXP", "LPC81X"],
Christopher Haster 8332:5fce745004b6 295 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 296 "supported_toolchains": ["uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 297 "device_has": ["ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PWMOUT", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE"],
Sarah Marsh 8472:da9bd832dfd1 298 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 299 "device_name": "LPC810M021FN8"
Christopher Haster 8332:5fce745004b6 300 },
Christopher Haster 8332:5fce745004b6 301 "LPC812": {
Christopher Haster 8332:5fce745004b6 302 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 303 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 304 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 305 "extra_labels": ["NXP", "LPC81X"],
Christopher Haster 8332:5fce745004b6 306 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 307 "supported_toolchains": ["uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 308 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 309 "detect_code": ["1050"],
Christopher Haster 8332:5fce745004b6 310 "device_has": ["ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PWMOUT", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE"],
Christopher Haster 8332:5fce745004b6 311 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 312 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 313 "device_name": "LPC812M101JDH20"
Christopher Haster 8332:5fce745004b6 314 },
Christopher Haster 8332:5fce745004b6 315 "LPC824": {
Christopher Haster 8332:5fce745004b6 316 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 317 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 318 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 319 "extra_labels": ["NXP", "LPC82X"],
Christopher Haster 8332:5fce745004b6 320 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 321 "supported_toolchains": ["uARM", "GCC_ARM", "GCC_CR", "IAR"],
Christopher Haster 8332:5fce745004b6 322 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 323 "device_has": ["ANALOGIN", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
Christopher Haster 8332:5fce745004b6 324 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 325 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 326 "device_name": "LPC824M201JDH20"
Christopher Haster 8332:5fce745004b6 327 },
Christopher Haster 8332:5fce745004b6 328 "SSCI824": {
Christopher Haster 8332:5fce745004b6 329 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 330 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 331 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 332 "extra_labels": ["NXP", "LPC82X"],
Christopher Haster 8332:5fce745004b6 333 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 334 "supported_toolchains": ["uARM", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 335 "device_has": ["ANALOGIN", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
Christopher Haster 8332:5fce745004b6 336 "default_lib": "small",
Christopher Haster 8332:5fce745004b6 337 "release_versions": ["2"]
Christopher Haster 8332:5fce745004b6 338 },
Christopher Haster 8332:5fce745004b6 339 "LPC4088": {
Christopher Haster 8332:5fce745004b6 340 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 341 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 342 "extra_labels": ["NXP", "LPC408X"],
Christopher Haster 8332:5fce745004b6 343 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 344 "supported_toolchains": ["ARM", "GCC_CR", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 345 "post_binary_hook": {
Christopher Haster 8332:5fce745004b6 346 "function": "LPC4088Code.binary_hook",
Christopher Haster 8332:5fce745004b6 347 "toolchains": ["ARM_STD", "ARM_MICRO"]
Christopher Haster 8332:5fce745004b6 348 },
Christopher Haster 8332:5fce745004b6 349 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "DEBUG_AWARENESS", "ERROR_PATTERN", "ETHERNET", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 350 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 351 "device_name": "LPC4088FBD144"
Christopher Haster 8332:5fce745004b6 352 },
Christopher Haster 8332:5fce745004b6 353 "LPC4088_DM": {
Christopher Haster 8332:5fce745004b6 354 "inherits": ["LPC4088"],
Christopher Haster 8332:5fce745004b6 355 "release_versions": ["2", "5"]
Christopher Haster 8332:5fce745004b6 356 },
Christopher Haster 8332:5fce745004b6 357 "LPC4330_M4": {
Christopher Haster 8332:5fce745004b6 358 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 359 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 360 "extra_labels": ["NXP", "LPC43XX", "LPC4330"],
Christopher Haster 8332:5fce745004b6 361 "supported_toolchains": ["ARM", "GCC_CR", "IAR", "GCC_ARM"],
Sarah Marsh 8472:da9bd832dfd1 362 "device_has": ["ANALOGIN", "ANALOGOUT", "DEBUG_AWARENESS", "ERROR_PATTERN", "ETHERNET", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 363 "device_name": "LPC4330"
Christopher Haster 8332:5fce745004b6 364 },
Christopher Haster 8332:5fce745004b6 365 "LPC4330_M0": {
Christopher Haster 8332:5fce745004b6 366 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 367 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 368 "extra_labels": ["NXP", "LPC43XX", "LPC4330"],
Christopher Haster 8332:5fce745004b6 369 "supported_toolchains": ["ARM", "GCC_CR", "IAR"],
Christopher Haster 8332:5fce745004b6 370 "device_has": ["ANALOGIN", "ANALOGOUT", "DEBUG_AWARENESS", "ERROR_PATTERN", "ETHERNET", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"]
Christopher Haster 8332:5fce745004b6 371 },
Christopher Haster 8332:5fce745004b6 372 "LPC4337": {
Christopher Haster 8332:5fce745004b6 373 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 374 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 375 "extra_labels": ["NXP", "LPC43XX", "LPC4337"],
Christopher Haster 8332:5fce745004b6 376 "supported_toolchains": ["ARM"],
Christopher Haster 8332:5fce745004b6 377 "device_has": ["ANALOGIN", "ANALOGOUT", "DEBUG_AWARENESS", "ERROR_RED", "ETHERNET", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 378 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 379 "device_name": "LPC4337"
Christopher Haster 8332:5fce745004b6 380 },
Christopher Haster 8332:5fce745004b6 381 "LPC1800": {
Christopher Haster 8332:5fce745004b6 382 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 383 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 384 "extra_labels": ["NXP", "LPC43XX"],
Christopher Haster 8332:5fce745004b6 385 "public": false,
Christopher Haster 8332:5fce745004b6 386 "supported_toolchains": ["ARM", "GCC_CR", "IAR"]
Christopher Haster 8332:5fce745004b6 387 },
Christopher Haster 8332:5fce745004b6 388 "LPC11U37H_401": {
Christopher Haster 8332:5fce745004b6 389 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 390 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 391 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 392 "extra_labels": ["NXP", "LPC11UXX"],
Christopher Haster 8332:5fce745004b6 393 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR"],
Christopher Haster 8332:5fce745004b6 394 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 395 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
Christopher Haster 8332:5fce745004b6 396 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 397 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 398 "device_name": "LPC11U37HFBD64/401"
Christopher Haster 8332:5fce745004b6 399 },
Christopher Haster 8332:5fce745004b6 400 "ELEKTOR_COCORICO": {
Christopher Haster 8332:5fce745004b6 401 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 402 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 403 "extra_labels": ["NXP", "LPC81X"],
Christopher Haster 8332:5fce745004b6 404 "supported_toolchains": ["uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 405 "inherits": ["LPCTarget"],
Christopher Haster 8332:5fce745004b6 406 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 407 "detect_code": ["C000"],
Sarah Marsh 8472:da9bd832dfd1 408 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 409 "device_name": "LPC812M101JDH16"
Christopher Haster 8332:5fce745004b6 410 },
Christopher Haster 8332:5fce745004b6 411 "KL05Z": {
Christopher Haster 8332:5fce745004b6 412 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 413 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 414 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 415 "extra_labels": ["Freescale", "KLXX"],
Christopher Haster 8332:5fce745004b6 416 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 417 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 418 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 419 "device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SEMIHOST", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 420 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 421 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 422 "device_name": "MKL05Z32xxx4"
Christopher Haster 8332:5fce745004b6 423 },
Christopher Haster 8332:5fce745004b6 424 "KL25Z": {
Christopher Haster 8332:5fce745004b6 425 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 426 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 427 "extra_labels": ["Freescale", "KLXX"],
Christopher Haster 8332:5fce745004b6 428 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 429 "supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 430 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 431 "detect_code": ["0200"],
Christopher Haster 8332:5fce745004b6 432 "device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SEMIHOST", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 433 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 434 "device_name": "MKL25Z128xxx4"
Christopher Haster 8332:5fce745004b6 435 },
Christopher Haster 8332:5fce745004b6 436 "KL26Z": {
Christopher Haster 8332:5fce745004b6 437 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 438 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 439 "extra_labels": ["Freescale", "KLXX"],
Christopher Haster 8332:5fce745004b6 440 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 441 "supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 442 "inherits": ["Target"],
Sarah Marsh 8472:da9bd832dfd1 443 "device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SEMIHOST", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 444 "device_name": "MKL26Z128xxx4"
Christopher Haster 8332:5fce745004b6 445 },
Christopher Haster 8332:5fce745004b6 446 "KL46Z": {
Christopher Haster 8332:5fce745004b6 447 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 448 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 449 "extra_labels": ["Freescale", "KLXX"],
Christopher Haster 8332:5fce745004b6 450 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 451 "supported_toolchains": ["GCC_ARM", "ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 452 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 453 "detect_code": ["0220"],
Christopher Haster 8332:5fce745004b6 454 "device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SEMIHOST", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 455 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 456 "device_name": "MKL46Z256xxx4"
Christopher Haster 8332:5fce745004b6 457 },
Christopher Haster 8332:5fce745004b6 458 "K20D50M": {
Christopher Haster 8332:5fce745004b6 459 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 460 "core": "Cortex-M4",
Christopher Haster 8332:5fce745004b6 461 "extra_labels": ["Freescale", "K20XX"],
Christopher Haster 8332:5fce745004b6 462 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 463 "supported_toolchains": ["GCC_ARM", "ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 464 "detect_code": ["0230"],
Christopher Haster 8332:5fce745004b6 465 "device_has": ["ANALOGIN", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SEMIHOST", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 466 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 467 "device_name": "MK20DX128xxx5"
Christopher Haster 8332:5fce745004b6 468 },
Christopher Haster 8332:5fce745004b6 469 "TEENSY3_1": {
Christopher Haster 8332:5fce745004b6 470 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 471 "core": "Cortex-M4",
Christopher Haster 8332:5fce745004b6 472 "extra_labels": ["Freescale", "K20XX", "K20DX256"],
Christopher Haster 8332:5fce745004b6 473 "OUTPUT_EXT": "hex",
Christopher Haster 8332:5fce745004b6 474 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 475 "supported_toolchains": ["GCC_ARM", "ARM"],
Christopher Haster 8332:5fce745004b6 476 "post_binary_hook": {
Christopher Haster 8332:5fce745004b6 477 "function": "TEENSY3_1Code.binary_hook",
Christopher Haster 8332:5fce745004b6 478 "toolchains": ["ARM_STD", "ARM_MICRO", "GCC_ARM"]
Christopher Haster 8332:5fce745004b6 479 },
Christopher Haster 8332:5fce745004b6 480 "detect_code": ["0230"],
Christopher Haster 8332:5fce745004b6 481 "device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SEMIHOST", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 482 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 483 "device_name": "MK20DX256xxx7"
Christopher Haster 8332:5fce745004b6 484 },
Christopher Haster 8332:5fce745004b6 485 "K22F": {
Christopher Haster 8332:5fce745004b6 486 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 487 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 488 "supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 489 "extra_labels": ["Freescale", "KSDK2_MCUS", "FRDM", "KPSDK_MCUS", "KPSDK_CODE"],
Christopher Haster 8332:5fce745004b6 490 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 491 "macros": ["CPU_MK22FN512VLH12", "FSL_RTOS_MBED"],
Christopher Haster 8332:5fce745004b6 492 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 493 "detect_code": ["0231"],
Christopher Haster 8332:5fce745004b6 494 "device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 495 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 496 "device_name": "MK22DN512xxx5"
Christopher Haster 8332:5fce745004b6 497 },
Christopher Haster 8332:5fce745004b6 498 "KL27Z": {
Christopher Haster 8332:5fce745004b6 499 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 500 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 501 "extra_labels": ["Freescale", "KSDK2_MCUS", "FRDM"],
Christopher Haster 8332:5fce745004b6 502 "macros": ["CPU_MKL27Z64VLH4", "FSL_RTOS_MBED"],
Christopher Haster 8332:5fce745004b6 503 "supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 504 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 505 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 506 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 507 "detect_code": ["0261"],
Christopher Haster 8332:5fce745004b6 508 "device_has": ["ANALOGIN", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 509 "default_lib": "std",
Sarah Marsh 8472:da9bd832dfd1 510 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 511 "device_name": "MKL27Z64xxx4"
Christopher Haster 8332:5fce745004b6 512 },
Christopher Haster 8332:5fce745004b6 513 "KL43Z": {
Christopher Haster 8332:5fce745004b6 514 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 515 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 516 "supported_toolchains": ["GCC_ARM", "ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 517 "extra_labels": ["Freescale", "KSDK2_MCUS", "FRDM"],
Christopher Haster 8332:5fce745004b6 518 "macros": ["CPU_MKL43Z256VLH4", "FSL_RTOS_MBED"],
Christopher Haster 8332:5fce745004b6 519 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 520 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 521 "detect_code": ["0262"],
Christopher Haster 8332:5fce745004b6 522 "device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SEMIHOST", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 523 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 524 "device_name": "MKL43Z256xxx4"
Christopher Haster 8332:5fce745004b6 525 },
Mahadevan Mahesh 8665:1775fbac0db8 526 "KL82Z": {
Mahadevan Mahesh 8665:1775fbac0db8 527 "supported_form_factors": ["ARDUINO"],
Mahadevan Mahesh 8665:1775fbac0db8 528 "core": "Cortex-M0+",
Mahadevan Mahesh 8665:1775fbac0db8 529 "supported_toolchains": ["GCC_ARM", "ARM", "IAR"],
Mahadevan Mahesh 8665:1775fbac0db8 530 "extra_labels": ["Freescale", "KSDK2_MCUS", "FRDM"],
Mahadevan Mahesh 8665:1775fbac0db8 531 "macros": ["CPU_MKL82Z128VLK7", "FSL_RTOS_MBED"],
Mahadevan Mahesh 8665:1775fbac0db8 532 "is_disk_virtual": true,
Mahadevan Mahesh 8665:1775fbac0db8 533 "inherits": ["Target"],
Mahadevan Mahesh 8665:1775fbac0db8 534 "progen": {"target": "frdm-kl82z"},
Mahadevan Mahesh 8665:1775fbac0db8 535 "detect_code": ["0218"],
Mahadevan Mahesh 8665:1775fbac0db8 536 "device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SEMIHOST", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Mahadevan Mahesh 8665:1775fbac0db8 537 "release_versions": ["2", "5"]
Mahadevan Mahesh 8665:1775fbac0db8 538 },
Christopher Haster 8332:5fce745004b6 539 "K64F": {
Christopher Haster 8332:5fce745004b6 540 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 541 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 542 "supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 543 "extra_labels": ["Freescale", "KSDK2_MCUS", "FRDM", "KPSDK_MCUS", "KPSDK_CODE", "MCU_K64F"],
Christopher Haster 8332:5fce745004b6 544 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 545 "macros": ["CPU_MK64FN1M0VMD12", "FSL_RTOS_MBED"],
Christopher Haster 8332:5fce745004b6 546 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 547 "detect_code": ["0240"],
Christopher Haster 8332:5fce745004b6 548 "device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES", "STORAGE", "TRNG"],
Christopher Haster 8342:520d28b41ea4 549 "features": ["LWIP", "STORAGE"],
Sarah Marsh 8472:da9bd832dfd1 550 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 551 "device_name": "MK64FN1M0xxx12"
Christopher Haster 8332:5fce745004b6 552 },
Christopher Haster 8332:5fce745004b6 553 "MTS_GAMBIT": {
Christopher Haster 8332:5fce745004b6 554 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 555 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 556 "supported_toolchains": ["ARM", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 557 "extra_labels": ["Freescale", "KSDK2_MCUS", "KPSDK_MCUS", "KPSDK_CODE", "MCU_K64F"],
Christopher Haster 8332:5fce745004b6 558 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 559 "macros": ["CPU_MK64FN1M0VMD12", "FSL_RTOS_MBED", "TARGET_K64F"],
Sarah Marsh 8472:da9bd832dfd1 560 "device_has": ["I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 561 "device_name": "MK64FN1M0xxx12"
Christopher Haster 8332:5fce745004b6 562 },
Christopher Haster 8332:5fce745004b6 563 "HEXIWEAR": {
Christopher Haster 8332:5fce745004b6 564 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 565 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 566 "extra_labels": ["Freescale", "KSDK2_MCUS", "MCU_K64F"],
Christopher Haster 8332:5fce745004b6 567 "supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 568 "macros": ["CPU_MK64FN1M0VMD12", "FSL_RTOS_MBED", "TARGET_K64F"],
Christopher Haster 8332:5fce745004b6 569 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 570 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 571 "detect_code": ["0214"],
Mahadevan Mahesh 8366:70aeab6c7eb7 572 "device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES", "TRNG"],
Christopher Haster 8332:5fce745004b6 573 "default_lib": "std",
Sarah Marsh 8472:da9bd832dfd1 574 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 575 "device_name": "MK64FN1M0xxx12"
Christopher Haster 8332:5fce745004b6 576 },
Christopher Haster 8332:5fce745004b6 577 "K66F": {
Christopher Haster 8332:5fce745004b6 578 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 579 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 580 "supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 581 "extra_labels": ["Freescale", "KSDK2_MCUS", "FRDM"],
Christopher Haster 8332:5fce745004b6 582 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 583 "macros": ["CPU_MK66FN2M0VMD18", "FSL_RTOS_MBED"],
Christopher Haster 8332:5fce745004b6 584 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 585 "detect_code": ["0311"],
Christopher Haster 8332:5fce745004b6 586 "device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES", "TRNG"],
Sarah Marsh 8472:da9bd832dfd1 587 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 588 "device_name" : "MK66FN2M0xxx18"
Christopher Haster 8332:5fce745004b6 589 },
Christopher Haster 8332:5fce745004b6 590 "NUCLEO_F030R8": {
Christopher Haster 8332:5fce745004b6 591 "supported_form_factors": ["ARDUINO", "MORPHO"],
Christopher Haster 8332:5fce745004b6 592 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 593 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 594 "extra_labels": ["STM", "STM32F0", "STM32F030R8"],
Christopher Haster 8332:5fce745004b6 595 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 596 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 597 "detect_code": ["0725"],
Laurent MEUNIER 8670:d320c94c6968 598 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Laurent MEUNIER 8670:d320c94c6968 599 "device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 600 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 601 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 602 "device_name": "STM32F030R8"
Christopher Haster 8332:5fce745004b6 603 },
Christopher Haster 8332:5fce745004b6 604 "NUCLEO_F031K6": {
Christopher Haster 8332:5fce745004b6 605 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 606 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 607 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 608 "extra_labels": ["STM", "STM32F0", "STM32F031K6"],
Christopher Haster 8332:5fce745004b6 609 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 610 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 611 "detect_code": ["0791"],
Laurent MEUNIER 8670:d320c94c6968 612 "macros": ["RTC_LSI=1", "TRANSACTION_QUEUE_SIZE_SPI=2"],
Laurent MEUNIER 8670:d320c94c6968 613 "device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 614 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 615 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 616 "device_name": "STM32F031K6"
Christopher Haster 8332:5fce745004b6 617 },
Christopher Haster 8332:5fce745004b6 618 "NUCLEO_F042K6": {
Christopher Haster 8332:5fce745004b6 619 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 620 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 621 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 622 "extra_labels": ["STM", "STM32F0", "STM32F042K6"],
Christopher Haster 8332:5fce745004b6 623 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 624 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 625 "detect_code": ["0785"],
Laurent MEUNIER 8670:d320c94c6968 626 "macros": ["RTC_LSI=1", "TRANSACTION_QUEUE_SIZE_SPI=2"],
Laurent MEUNIER 8670:d320c94c6968 627 "device_has": ["ANALOGIN", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 628 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 629 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 630 "device_name": "STM32F042K6"
Christopher Haster 8332:5fce745004b6 631 },
Christopher Haster 8332:5fce745004b6 632 "NUCLEO_F070RB": {
Christopher Haster 8332:5fce745004b6 633 "supported_form_factors": ["ARDUINO", "MORPHO"],
Christopher Haster 8332:5fce745004b6 634 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 635 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 636 "extra_labels": ["STM", "STM32F0", "STM32F070RB"],
Christopher Haster 8332:5fce745004b6 637 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 638 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 639 "detect_code": ["0755"],
Laurent MEUNIER 8670:d320c94c6968 640 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Laurent MEUNIER 8670:d320c94c6968 641 "device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 642 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 643 "device_name": "STM32F070RB"
Christopher Haster 8332:5fce745004b6 644 },
Christopher Haster 8332:5fce745004b6 645 "NUCLEO_F072RB": {
Christopher Haster 8332:5fce745004b6 646 "supported_form_factors": ["ARDUINO", "MORPHO"],
Christopher Haster 8332:5fce745004b6 647 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 648 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 649 "extra_labels": ["STM", "STM32F0", "STM32F072RB"],
Christopher Haster 8332:5fce745004b6 650 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 651 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 652 "detect_code": ["0730"],
Laurent MEUNIER 8670:d320c94c6968 653 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Laurent MEUNIER 8670:d320c94c6968 654 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 655 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 656 "device_name": "STM32F072RB"
Christopher Haster 8332:5fce745004b6 657 },
Christopher Haster 8332:5fce745004b6 658 "NUCLEO_F091RC": {
Christopher Haster 8332:5fce745004b6 659 "supported_form_factors": ["ARDUINO", "MORPHO"],
Christopher Haster 8332:5fce745004b6 660 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 661 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 662 "extra_labels": ["STM", "STM32F0", "STM32F091RC"],
Christopher Haster 8332:5fce745004b6 663 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 664 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 665 "detect_code": ["0750"],
Laurent MEUNIER 8670:d320c94c6968 666 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Laurent MEUNIER 8670:d320c94c6968 667 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 668 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 669 "device_name": "STM32F091RC"
Christopher Haster 8332:5fce745004b6 670 },
Christopher Haster 8332:5fce745004b6 671 "NUCLEO_F103RB": {
Christopher Haster 8332:5fce745004b6 672 "supported_form_factors": ["ARDUINO", "MORPHO"],
Christopher Haster 8332:5fce745004b6 673 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 674 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 675 "extra_labels": ["STM", "STM32F1", "STM32F103RB"],
Christopher Haster 8332:5fce745004b6 676 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 677 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 678 "detect_code": ["0700"],
Laurent MEUNIER 8670:d320c94c6968 679 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Laurent MEUNIER 8670:d320c94c6968 680 "device_has": ["ANALOGIN", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 681 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 682 "device_name": "STM32F103RB"
Christopher Haster 8332:5fce745004b6 683 },
Christopher Haster 8332:5fce745004b6 684 "NUCLEO_F207ZG": {
Christopher Haster 8332:5fce745004b6 685 "supported_form_factors": ["ARDUINO", "MORPHO"],
Christopher Haster 8332:5fce745004b6 686 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 687 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 688 "extra_labels": ["STM", "STM32F2", "STM32F207ZG"],
Christopher Haster 8332:5fce745004b6 689 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 690 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 691 "detect_code": ["0835"],
Laurent MEUNIER 8670:d320c94c6968 692 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Laurent MEUNIER 8670:d320c94c6968 693 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Christopher Haster 8342:520d28b41ea4 694 "features": ["LWIP"],
Sarah Marsh 8472:da9bd832dfd1 695 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 696 "device_name" : "STM32F207ZG"
Christopher Haster 8332:5fce745004b6 697 },
Christopher Haster 8332:5fce745004b6 698 "NUCLEO_F302R8": {
Christopher Haster 8332:5fce745004b6 699 "supported_form_factors": ["ARDUINO", "MORPHO"],
Christopher Haster 8332:5fce745004b6 700 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 701 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 702 "extra_labels": ["STM", "STM32F3", "STM32F302R8"],
Christopher Haster 8332:5fce745004b6 703 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 704 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 705 "detect_code": ["0705"],
Laurent MEUNIER 8670:d320c94c6968 706 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Laurent MEUNIER 8670:d320c94c6968 707 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 708 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 709 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 710 "device_name": "STM32F302R8"
Christopher Haster 8332:5fce745004b6 711 },
Christopher Haster 8332:5fce745004b6 712 "NUCLEO_F303K8": {
Christopher Haster 8332:5fce745004b6 713 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 714 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 715 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 716 "extra_labels": ["STM", "STM32F3", "STM32F303K8"],
Laurent MEUNIER 8670:d320c94c6968 717 "macros": ["RTC_LSI=1", "TRANSACTION_QUEUE_SIZE_SPI=2"],
Christopher Haster 8332:5fce745004b6 718 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 719 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 720 "detect_code": ["0775"],
Christopher Haster 8332:5fce745004b6 721 "default_lib": "small",
Laurent MEUNIER 8670:d320c94c6968 722 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 723 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 724 "device_name": "STM32F303K8"
Christopher Haster 8332:5fce745004b6 725 },
Christopher Haster 8332:5fce745004b6 726 "NUCLEO_F303RE": {
Christopher Haster 8332:5fce745004b6 727 "supported_form_factors": ["ARDUINO", "MORPHO"],
Christopher Haster 8332:5fce745004b6 728 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 729 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 730 "extra_labels": ["STM", "STM32F3", "STM32F303RE"],
Christopher Haster 8332:5fce745004b6 731 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 732 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 733 "detect_code": ["0745"],
Laurent MEUNIER 8670:d320c94c6968 734 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Laurent MEUNIER 8670:d320c94c6968 735 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 736 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 737 "device_name": "STM32F303RE"
Christopher Haster 8332:5fce745004b6 738 },
Christopher Haster 8332:5fce745004b6 739 "NUCLEO_F303ZE": {
Christopher Haster 8332:5fce745004b6 740 "supported_form_factors": ["ARDUINO", "MORPHO"],
Christopher Haster 8332:5fce745004b6 741 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 742 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 743 "extra_labels": ["STM", "STM32F3", "STM32F303ZE"],
Christopher Haster 8332:5fce745004b6 744 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 745 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 746 "detect_code": ["0747"],
Laurent MEUNIER 8670:d320c94c6968 747 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Laurent MEUNIER 8670:d320c94c6968 748 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8507:29edfac555c0 749 "release_versions": ["2", "5"],
Sarah Marsh 8507:29edfac555c0 750 "device_name": "STM32F303RE"
Christopher Haster 8332:5fce745004b6 751 },
Christopher Haster 8332:5fce745004b6 752 "NUCLEO_F334R8": {
Christopher Haster 8332:5fce745004b6 753 "supported_form_factors": ["ARDUINO", "MORPHO"],
Christopher Haster 8332:5fce745004b6 754 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 755 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 756 "extra_labels": ["STM", "STM32F3", "STM32F334R8"],
Christopher Haster 8332:5fce745004b6 757 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 758 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 759 "detect_code": ["0735"],
Laurent MEUNIER 8670:d320c94c6968 760 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Laurent MEUNIER 8670:d320c94c6968 761 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 762 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 763 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 764 "device_name": "STM32F334R8"
Christopher Haster 8332:5fce745004b6 765 },
Christopher Haster 8332:5fce745004b6 766 "NUCLEO_F401RE": {
Christopher Haster 8332:5fce745004b6 767 "supported_form_factors": ["ARDUINO", "MORPHO"],
Christopher Haster 8332:5fce745004b6 768 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 769 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 770 "extra_labels": ["STM", "STM32F4", "STM32F401RE"],
Christopher Haster 8332:5fce745004b6 771 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 772 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 773 "detect_code": ["0720"],
Christopher Haster 8332:5fce745004b6 774 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Christopher Haster 8332:5fce745004b6 775 "device_has": ["ANALOGIN", "ERROR_RED", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 776 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 777 "device_name": "STM32F401RE"
Christopher Haster 8332:5fce745004b6 778 },
Christopher Haster 8332:5fce745004b6 779 "NUCLEO_F410RB": {
Christopher Haster 8332:5fce745004b6 780 "supported_form_factors": ["ARDUINO", "MORPHO"],
Christopher Haster 8332:5fce745004b6 781 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 782 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 783 "extra_labels": ["STM", "STM32F4", "STM32F410RB","STM32F410Rx"],
Christopher Haster 8332:5fce745004b6 784 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 785 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 786 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Christopher Haster 8332:5fce745004b6 787 "detect_code": ["0740"],
Christopher Haster 8332:5fce745004b6 788 "device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES", "TRNG"],
Sarah Marsh 8472:da9bd832dfd1 789 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 790 "device_name": "STM32F410RB"
Christopher Haster 8332:5fce745004b6 791 },
Christopher Haster 8332:5fce745004b6 792 "NUCLEO_F411RE": {
Christopher Haster 8332:5fce745004b6 793 "supported_form_factors": ["ARDUINO", "MORPHO"],
Christopher Haster 8332:5fce745004b6 794 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 795 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 796 "extra_labels": ["STM", "STM32F4", "STM32F411RE"],
Christopher Haster 8332:5fce745004b6 797 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 798 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 799 "detect_code": ["0740"],
Christopher Haster 8332:5fce745004b6 800 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Laurent MEUNIER 8670:d320c94c6968 801 "device_has": ["ANALOGIN", "ERROR_RED", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 802 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 803 "device_name": "STM32F411RE"
Christopher Haster 8332:5fce745004b6 804 },
Christopher Haster 8332:5fce745004b6 805 "ELMO_F411RE": {
Christopher Haster 8332:5fce745004b6 806 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 807 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 808 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 809 "extra_labels": ["STM", "STM32F4", "STM32F411RE"],
Christopher Haster 8332:5fce745004b6 810 "supported_toolchains": ["ARM", "uARM", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 811 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 812 "detect_code": ["----"],
Christopher Haster 8332:5fce745004b6 813 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Christopher Haster 8332:5fce745004b6 814 "device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 815 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 816 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 817 "device_name": "STM32F411RE"
Christopher Haster 8332:5fce745004b6 818 },
Christopher Haster 8332:5fce745004b6 819 "NUCLEO_F429ZI": {
Christopher Haster 8332:5fce745004b6 820 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 821 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 822 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 823 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 824 "extra_labels": ["STM", "STM32F4", "STM32F429", "STM32F429ZI", "STM32F429xx"],
Christopher Haster 8332:5fce745004b6 825 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 826 "progen": {"target": "nucleo-f429zi"},
Christopher Haster 8332:5fce745004b6 827 "macros": ["RTC_LSI=1", "TRANSACTION_QUEUE_SIZE_SPI=2"],
Christopher Haster 8332:5fce745004b6 828 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "ERROR_RED", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES", "TRNG"],
Christopher Haster 8332:5fce745004b6 829 "detect_code": ["0796"],
Christopher Haster 8342:520d28b41ea4 830 "features": ["LWIP"],
Sarah Marsh 8472:da9bd832dfd1 831 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 832 "device_name" : "STM32F429ZI"
Christopher Haster 8332:5fce745004b6 833 },
Christopher Haster 8332:5fce745004b6 834 "NUCLEO_F446RE": {
Christopher Haster 8332:5fce745004b6 835 "supported_form_factors": ["ARDUINO", "MORPHO"],
Christopher Haster 8332:5fce745004b6 836 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 837 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 838 "extra_labels": ["STM", "STM32F4", "STM32F446RE"],
Christopher Haster 8332:5fce745004b6 839 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 840 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 841 "detect_code": ["0777"],
Christopher Haster 8332:5fce745004b6 842 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Christopher Haster 8332:5fce745004b6 843 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "ERROR_RED", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 844 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 845 "device_name": "STM32F446RE"
Christopher Haster 8332:5fce745004b6 846 },
Christopher Haster 8332:5fce745004b6 847 "NUCLEO_F446ZE": {
Christopher Haster 8332:5fce745004b6 848 "supported_form_factors": ["ARDUINO", "MORPHO"],
Christopher Haster 8332:5fce745004b6 849 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 850 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 851 "extra_labels": ["STM", "STM32F4", "STM32F446ZE"],
Christopher Haster 8332:5fce745004b6 852 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 853 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 854 "detect_code": ["0778"],
Christopher Haster 8332:5fce745004b6 855 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Christopher Haster 8332:5fce745004b6 856 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "ERROR_RED", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 857 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 858 "device_name" : "STM32F446ZE"
Christopher Haster 8332:5fce745004b6 859 },
Christopher Haster 8332:5fce745004b6 860 "B96B_F446VE": {
Christopher Haster 8332:5fce745004b6 861 "supported_form_factors": ["ARDUINO", "MORPHO"],
Christopher Haster 8332:5fce745004b6 862 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 863 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 864 "extra_labels": ["STM", "STM32F4", "STM32F446VE"],
Christopher Haster 8332:5fce745004b6 865 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 866 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 867 "detect_code": ["0840"],
Christopher Haster 8332:5fce745004b6 868 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Christopher Haster 8332:5fce745004b6 869 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 870 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 871 "device_name":"STM32F446VE"
Christopher Haster 8332:5fce745004b6 872 },
Christopher Haster 8332:5fce745004b6 873 "NUCLEO_F746ZG": {
Christopher Haster 8332:5fce745004b6 874 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 875 "core": "Cortex-M7F",
Christopher Haster 8332:5fce745004b6 876 "extra_labels": ["STM", "STM32F7", "STM32F746", "STM32F746ZG"],
Christopher Haster 8332:5fce745004b6 877 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 878 "default_toolchain": "ARM",
Laurent MEUNIER 8670:d320c94c6968 879 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Christopher Haster 8332:5fce745004b6 880 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 881 "detect_code": ["0816"],
Laurent MEUNIER 8670:d320c94c6968 882 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES", "TRNG"],
Christopher Haster 8342:520d28b41ea4 883 "features": ["LWIP"],
Sarah Marsh 8472:da9bd832dfd1 884 "release_versions": ["2", "5"],
Sarah Marsh 8515:ca8692fd1903 885 "device_name": "STM32F746ZG"
Christopher Haster 8332:5fce745004b6 886 },
Christopher Haster 8332:5fce745004b6 887 "NUCLEO_F767ZI": {
Christopher Haster 8332:5fce745004b6 888 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 889 "core": "Cortex-M7FD",
Christopher Haster 8332:5fce745004b6 890 "extra_labels": ["STM", "STM32F7", "STM32F767", "STM32F767ZI"],
Christopher Haster 8332:5fce745004b6 891 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 892 "default_toolchain": "ARM",
jeromecoutant 8661:e3f8446fe374 893 "supported_form_factors": ["ARDUINO"],
Laurent MEUNIER 8670:d320c94c6968 894 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Christopher Haster 8332:5fce745004b6 895 "detect_code": ["0818"],
Laurent MEUNIER 8670:d320c94c6968 896 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES", "TRNG"],
Christopher Haster 8342:520d28b41ea4 897 "features": ["LWIP"],
Sarah Marsh 8472:da9bd832dfd1 898 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 899 "device_name" : "STM32F767ZI"
Christopher Haster 8332:5fce745004b6 900 },
Christopher Haster 8332:5fce745004b6 901 "NUCLEO_L011K4": {
Christopher Haster 8332:5fce745004b6 902 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 903 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 904 "extra_labels": ["STM", "STM32L0", "STM32L011K4"],
Christopher Haster 8332:5fce745004b6 905 "supported_toolchains": ["uARM"],
Christopher Haster 8332:5fce745004b6 906 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 907 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 908 "detect_code": ["0780"],
Christopher Haster 8332:5fce745004b6 909 "device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 910 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 911 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 912 "device_name": "STM32L011K4"
Christopher Haster 8332:5fce745004b6 913 },
Christopher Haster 8332:5fce745004b6 914 "NUCLEO_L031K6": {
Christopher Haster 8332:5fce745004b6 915 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 916 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 917 "extra_labels": ["STM", "STM32L0", "STM32L031K6"],
Christopher Haster 8332:5fce745004b6 918 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 919 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 920 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 921 "detect_code": ["0790"],
Christopher Haster 8332:5fce745004b6 922 "device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 923 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 924 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 925 "device_name": "STM32L031K6"
Christopher Haster 8332:5fce745004b6 926 },
Christopher Haster 8332:5fce745004b6 927 "NUCLEO_L053R8": {
Christopher Haster 8332:5fce745004b6 928 "supported_form_factors": ["ARDUINO", "MORPHO"],
Christopher Haster 8332:5fce745004b6 929 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 930 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 931 "extra_labels": ["STM", "STM32L0", "STM32L053R8"],
Christopher Haster 8332:5fce745004b6 932 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 933 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 934 "detect_code": ["0715"],
Christopher Haster 8332:5fce745004b6 935 "device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 936 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 937 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 938 "device_name": "STM32L053R8"
Christopher Haster 8332:5fce745004b6 939 },
Christopher Haster 8332:5fce745004b6 940 "NUCLEO_L073RZ": {
Christopher Haster 8332:5fce745004b6 941 "supported_form_factors": ["ARDUINO", "MORPHO"],
Christopher Haster 8332:5fce745004b6 942 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 943 "default_toolchain": "ARM",
adustm 8590:ebb840a10a54 944 "extra_labels": ["STM", "STM32L0", "STM32L073RZ", "STM32L073xx"],
Christopher Haster 8332:5fce745004b6 945 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 946 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 947 "detect_code": ["0760"],
adustm 8589:3c897ce7e48e 948 "device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES", "TRNG"],
Sarah Marsh 8472:da9bd832dfd1 949 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 950 "device_name": "STM32L073RZ"
Christopher Haster 8332:5fce745004b6 951 },
Christopher Haster 8332:5fce745004b6 952 "NUCLEO_L152RE": {
Christopher Haster 8332:5fce745004b6 953 "supported_form_factors": ["ARDUINO", "MORPHO"],
Christopher Haster 8332:5fce745004b6 954 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 955 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 956 "extra_labels": ["STM", "STM32L1", "STM32L152RE"],
Christopher Haster 8332:5fce745004b6 957 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 958 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 959 "detect_code": ["0710"],
Christopher Haster 8332:5fce745004b6 960 "device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 961 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 962 "device_name": "STM32L152RE"
Christopher Haster 8332:5fce745004b6 963 },
Christopher Haster 8332:5fce745004b6 964 "NUCLEO_L432KC": {
Christopher Haster 8332:5fce745004b6 965 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 966 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 967 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 968 "extra_labels": ["STM", "STM32L4", "STM32L432KC"],
Christopher Haster 8332:5fce745004b6 969 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 970 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 971 "detect_code": ["0770"],
Laurent MEUNIER 8670:d320c94c6968 972 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Laurent MEUNIER 8670:d320c94c6968 973 "device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "CAN", "SPI_ASYNCH", "STDIO_MESSAGES", "TRNG"],
Sarah Marsh 8472:da9bd832dfd1 974 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 975 "device_name" : "STM32L432KC"
Christopher Haster 8332:5fce745004b6 976 },
Christopher Haster 8332:5fce745004b6 977 "NUCLEO_L476RG": {
Christopher Haster 8332:5fce745004b6 978 "supported_form_factors": ["ARDUINO", "MORPHO"],
Christopher Haster 8332:5fce745004b6 979 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 980 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 981 "extra_labels": ["STM", "STM32L4", "STM32L476RG"],
Christopher Haster 8332:5fce745004b6 982 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 983 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 984 "detect_code": ["0765"],
Laurent MEUNIER 8670:d320c94c6968 985 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Laurent MEUNIER 8670:d320c94c6968 986 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES", "TRNG"],
Sarah Marsh 8472:da9bd832dfd1 987 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 988 "device_name": "stm32l476rg"
Christopher Haster 8332:5fce745004b6 989 },
Christopher Haster 8332:5fce745004b6 990 "STM32F3XX": {
Christopher Haster 8332:5fce745004b6 991 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 992 "core": "Cortex-M4",
Christopher Haster 8332:5fce745004b6 993 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 994 "extra_labels": ["STM", "STM32F3XX"],
Christopher Haster 8332:5fce745004b6 995 "supported_toolchains": ["ARM", "uARM", "GCC_ARM"]
Christopher Haster 8332:5fce745004b6 996 },
Christopher Haster 8332:5fce745004b6 997 "STM32F407": {
Christopher Haster 8332:5fce745004b6 998 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 999 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 1000 "extra_labels": ["STM", "STM32F4", "STM32F4XX"],
Christopher Haster 8332:5fce745004b6 1001 "supported_toolchains": ["ARM", "GCC_ARM", "IAR"]
Christopher Haster 8332:5fce745004b6 1002 },
Christopher Haster 8332:5fce745004b6 1003 "ARCH_MAX": {
Christopher Haster 8332:5fce745004b6 1004 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 1005 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 1006 "supported_toolchains": ["ARM", "uARM", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 1007 "program_cycle_s": 2,
Christopher Haster 8332:5fce745004b6 1008 "extra_labels": ["STM", "STM32F4", "STM32F407", "STM32F407VG"],
Christopher Haster 8332:5fce745004b6 1009 "macros": ["LSI_VALUE=32000"],
Christopher Haster 8332:5fce745004b6 1010 "inherits": ["Target"],
Laurent MEUNIER 8670:d320c94c6968 1011 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Laurent MEUNIER 8670:d320c94c6968 1012 "device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 1013 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 1014 "device_name": "STM32F407VG"
Christopher Haster 8332:5fce745004b6 1015 },
Christopher Haster 8332:5fce745004b6 1016 "DISCO_F051R8": {
Christopher Haster 8332:5fce745004b6 1017 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1018 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 1019 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 1020 "extra_labels": ["STM", "STM32F0", "STM32F051", "STM32F051R8"],
Christopher Haster 8332:5fce745004b6 1021 "supported_toolchains": ["GCC_ARM"],
Laurent MEUNIER 8670:d320c94c6968 1022 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Laurent MEUNIER 8670:d320c94c6968 1023 "device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 1024 "device_name": "STM32F051R8"
Christopher Haster 8332:5fce745004b6 1025 },
Christopher Haster 8332:5fce745004b6 1026 "DISCO_F100RB": {
Christopher Haster 8332:5fce745004b6 1027 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1028 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 1029 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 1030 "extra_labels": ["STM", "STM32F1", "STM32F100RB"],
Christopher Haster 8332:5fce745004b6 1031 "supported_toolchains": ["GCC_ARM"],
Laurent MEUNIER 8670:d320c94c6968 1032 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Laurent MEUNIER 8670:d320c94c6968 1033 "device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 1034 "device_name": "STM32F100RB"
Christopher Haster 8332:5fce745004b6 1035 },
Christopher Haster 8332:5fce745004b6 1036 "DISCO_F303VC": {
Christopher Haster 8332:5fce745004b6 1037 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1038 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 1039 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 1040 "extra_labels": ["STM", "STM32F3", "STM32F303", "STM32F303VC"],
Laurent MEUNIER 8670:d320c94c6968 1041 "macros": ["RTC_LSI=1", "TRANSACTION_QUEUE_SIZE_SPI=2"],
Christopher Haster 8332:5fce745004b6 1042 "supported_toolchains": ["GCC_ARM"],
Laurent MEUNIER 8670:d320c94c6968 1043 "device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 1044 "device_name": "STM32F303VC"
Christopher Haster 8332:5fce745004b6 1045 },
Christopher Haster 8332:5fce745004b6 1046 "DISCO_F334C8": {
Christopher Haster 8332:5fce745004b6 1047 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1048 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 1049 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 1050 "extra_labels": ["STM", "STM32F3", "STM32F334C8"],
Laurent MEUNIER 8670:d320c94c6968 1051 "macros": ["RTC_LSI=1", "TRANSACTION_QUEUE_SIZE_SPI=2"],
Christopher Haster 8332:5fce745004b6 1052 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 1053 "detect_code": ["0810"],
Laurent MEUNIER 8670:d320c94c6968 1054 "device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 1055 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 1056 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 1057 "device_name": "STM32F334C8"
Christopher Haster 8332:5fce745004b6 1058 },
Christopher Haster 8332:5fce745004b6 1059 "DISCO_F407VG": {
Christopher Haster 8332:5fce745004b6 1060 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1061 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 1062 "extra_labels": ["STM", "STM32F4", "STM32F407", "STM32F407VG"],
Christopher Haster 8332:5fce745004b6 1063 "supported_toolchains": ["ARM", "uARM", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 1064 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Sarah Marsh 8520:ebbeba690467 1065 "device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 1066 "device_name": "STM32F407VG"
Christopher Haster 8332:5fce745004b6 1067 },
Christopher Haster 8332:5fce745004b6 1068 "DISCO_F429ZI": {
Christopher Haster 8332:5fce745004b6 1069 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1070 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 1071 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 1072 "extra_labels": ["STM", "STM32F4", "STM32F429", "STM32F429ZI", "STM32F429xx"],
Christopher Haster 8332:5fce745004b6 1073 "macros": ["RTC_LSI=1","TRANSACTION_QUEUE_SIZE_SPI=2"],
Christopher Haster 8332:5fce745004b6 1074 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 1075 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "ERROR_RED", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES", "TRNG"],
Sarah Marsh 8472:da9bd832dfd1 1076 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 1077 "device_name": "STM32F429ZI"
Christopher Haster 8332:5fce745004b6 1078 },
Christopher Haster 8332:5fce745004b6 1079 "DISCO_F469NI": {
Christopher Haster 8332:5fce745004b6 1080 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 1081 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 1082 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 1083 "extra_labels": ["STM", "STM32F4", "STM32F469", "STM32F469NI", "STM32F469xx"],
Christopher Haster 8332:5fce745004b6 1084 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 1085 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1086 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Christopher Haster 8332:5fce745004b6 1087 "detect_code": ["0788"],
Laurent MEUNIER 8670:d320c94c6968 1088 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES", "TRNG"],
Sarah Marsh 8472:da9bd832dfd1 1089 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 1090 "device_name": "STM32F469NI"
Christopher Haster 8332:5fce745004b6 1091 },
Christopher Haster 8332:5fce745004b6 1092 "DISCO_L053C8": {
Christopher Haster 8332:5fce745004b6 1093 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1094 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 1095 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 1096 "extra_labels": ["STM", "STM32L0", "STM32L053C8"],
Christopher Haster 8332:5fce745004b6 1097 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 1098 "device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 1099 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 1100 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 1101 "device_name": "STM32L053C8"
Christopher Haster 8332:5fce745004b6 1102 },
Christopher Haster 8332:5fce745004b6 1103 "DISCO_F746NG": {
Christopher Haster 8332:5fce745004b6 1104 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1105 "core": "Cortex-M7F",
Christopher Haster 8332:5fce745004b6 1106 "extra_labels": ["STM", "STM32F7", "STM32F746", "STM32F746NG"],
Christopher Haster 8332:5fce745004b6 1107 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 1108 "default_toolchain": "ARM",
jeromecoutant 8661:e3f8446fe374 1109 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 1110 "detect_code": ["0815"],
Laurent MEUNIER 8670:d320c94c6968 1111 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Laurent MEUNIER 8670:d320c94c6968 1112 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES", "TRNG"],
Christopher Haster 8342:520d28b41ea4 1113 "features": ["LWIP"],
Sarah Marsh 8472:da9bd832dfd1 1114 "release_versions": ["2", "5"],
Sarah Marsh 8515:ca8692fd1903 1115 "device_name": "STM32F746NG"
Christopher Haster 8332:5fce745004b6 1116 },
Christopher Haster 8332:5fce745004b6 1117 "DISCO_F769NI": {
Christopher Haster 8332:5fce745004b6 1118 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1119 "core": "Cortex-M7FD",
Christopher Haster 8332:5fce745004b6 1120 "extra_labels": ["STM", "STM32F7", "STM32F769", "STM32F769NI"],
Christopher Haster 8332:5fce745004b6 1121 "supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 1122 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 1123 "detect_code": ["0817"],
Laurent MEUNIER 8670:d320c94c6968 1124 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Laurent MEUNIER 8670:d320c94c6968 1125 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Christopher Haster 8342:520d28b41ea4 1126 "features": ["LWIP"],
Sarah Marsh 8507:29edfac555c0 1127 "release_versions": ["2"],
Sarah Marsh 8507:29edfac555c0 1128 "device_name": "STM32F769NI"
Christopher Haster 8332:5fce745004b6 1129 },
Christopher Haster 8332:5fce745004b6 1130 "DISCO_L476VG": {
Christopher Haster 8332:5fce745004b6 1131 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1132 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 1133 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 1134 "extra_labels": ["STM", "STM32L4", "STM32L476VG"],
Christopher Haster 8332:5fce745004b6 1135 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 1136 "detect_code": ["0820"],
Laurent MEUNIER 8670:d320c94c6968 1137 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Laurent MEUNIER 8670:d320c94c6968 1138 "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES", "TRNG"],
Sarah Marsh 8472:da9bd832dfd1 1139 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 1140 "device_name": "stm32l476vg"
Christopher Haster 8332:5fce745004b6 1141 },
Christopher Haster 8332:5fce745004b6 1142 "MTS_MDOT_F405RG": {
Christopher Haster 8332:5fce745004b6 1143 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1144 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 1145 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 1146 "extra_labels": ["STM", "STM32F4", "STM32F405RG"],
Christopher Haster 8332:5fce745004b6 1147 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 1148 "macros": ["HSE_VALUE=26000000", "TRANSACTION_QUEUE_SIZE_SPI=2"],
Christopher Haster 8332:5fce745004b6 1149 "progen": {"target": "mts-mdot-f405rg"},
Christopher Haster 8332:5fce745004b6 1150 "device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 1151 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 1152 "device_name": "STM32F405RG"
Christopher Haster 8332:5fce745004b6 1153 },
Christopher Haster 8332:5fce745004b6 1154 "MTS_MDOT_F411RE": {
Christopher Haster 8332:5fce745004b6 1155 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1156 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 1157 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 1158 "extra_labels": ["STM", "STM32F4", "STM32F411RE"],
Christopher Haster 8332:5fce745004b6 1159 "macros": ["HSE_VALUE=26000000", "USE_PLL_HSE_EXTC=0", "VECT_TAB_OFFSET=0x00010000","TRANSACTION_QUEUE_SIZE_SPI=2"],
Christopher Haster 8332:5fce745004b6 1160 "post_binary_hook": {
Christopher Haster 8332:5fce745004b6 1161 "function": "MTSCode.combine_bins_mts_dot",
Christopher Haster 8332:5fce745004b6 1162 "toolchains": ["GCC_ARM", "ARM_STD", "ARM_MICRO"]
Christopher Haster 8332:5fce745004b6 1163 },
Christopher Haster 8332:5fce745004b6 1164 "device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 1165 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 1166 "device_name": "STM32F411RE"
Christopher Haster 8332:5fce745004b6 1167 },
Christopher Haster 8332:5fce745004b6 1168 "MTS_DRAGONFLY_F411RE": {
Christopher Haster 8332:5fce745004b6 1169 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1170 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 1171 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 1172 "extra_labels": ["STM", "STM32F4", "STM32F411RE"],
Christopher Haster 8332:5fce745004b6 1173 "macros": ["HSE_VALUE=26000000", "VECT_TAB_OFFSET=0x08010000","TRANSACTION_QUEUE_SIZE_SPI=2"],
Christopher Haster 8332:5fce745004b6 1174 "post_binary_hook": {
Christopher Haster 8332:5fce745004b6 1175 "function": "MTSCode.combine_bins_mts_dragonfly",
Christopher Haster 8332:5fce745004b6 1176 "toolchains": ["GCC_ARM", "ARM_STD", "ARM_MICRO"]
Christopher Haster 8332:5fce745004b6 1177 },
Christopher Haster 8332:5fce745004b6 1178 "device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 1179 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 1180 "device_name": "STM32F411RE"
Christopher Haster 8332:5fce745004b6 1181 },
Christopher Haster 8332:5fce745004b6 1182 "XDOT_L151CC": {
Christopher Haster 8332:5fce745004b6 1183 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1184 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 1185 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 1186 "extra_labels": ["STM", "STM32L1", "STM32L151CC"],
Christopher Haster 8332:5fce745004b6 1187 "supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 1188 "progen": {"target": "xdot-l151cc"},
Christopher Haster 8332:5fce745004b6 1189 "device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 1190 "default_lib": "std",
Christopher Haster 8332:5fce745004b6 1191 "release_versions": ["5"]
Christopher Haster 8332:5fce745004b6 1192 },
Christopher Haster 8332:5fce745004b6 1193 "MOTE_L152RC": {
Christopher Haster 8332:5fce745004b6 1194 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1195 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 1196 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 1197 "extra_labels": ["STM", "STM32L1", "STM32L152RC"],
Christopher Haster 8332:5fce745004b6 1198 "macros": ["RTC_LSI=1"],
Christopher Haster 8332:5fce745004b6 1199 "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 1200 "detect_code": ["4100"],
Christopher Haster 8332:5fce745004b6 1201 "device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 1202 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 1203 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 1204 "device_name": "STM32L152RC"
Christopher Haster 8332:5fce745004b6 1205 },
Christopher Haster 8332:5fce745004b6 1206 "DISCO_F401VC": {
Christopher Haster 8332:5fce745004b6 1207 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1208 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 1209 "default_toolchain": "GCC_ARM",
Christopher Haster 8332:5fce745004b6 1210 "extra_labels": ["STM", "STM32F4", "STM32F401", "STM32F401VC"],
Christopher Haster 8332:5fce745004b6 1211 "supported_toolchains": ["GCC_ARM"],
Christopher Haster 8332:5fce745004b6 1212 "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
Sarah Marsh 8472:da9bd832dfd1 1213 "device_has": ["ANALOGIN", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 1214 "device_name": "STM32F401VC"
Christopher Haster 8332:5fce745004b6 1215 },
andreas.larsson 8355:cb6a226655c8 1216 "UBLOX_EVK_ODIN_W2": {
Christopher Haster 8332:5fce745004b6 1217 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 1218 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 1219 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 1220 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
andreas.larsson 8654:d2daf30b4d0f 1221 "extra_labels": ["STM", "STM32F4", "STM32F439", "STM32F439ZI","STM32F439xx"],
Christopher Haster 8332:5fce745004b6 1222 "macros": ["HSE_VALUE=24000000", "HSE_STARTUP_TIMEOUT=5000", "CB_INTERFACE_SDIO","CB_CHIP_WL18XX","SUPPORT_80211D_ALWAYS","WLAN_ENABLED"],
Christopher Haster 8332:5fce745004b6 1223 "inherits": ["Target"],
andreas.larsson 8654:d2daf30b4d0f 1224 "device_has": ["ANALOGIN", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES", "TRNG"],
Christopher Haster 8342:520d28b41ea4 1225 "features": ["LWIP"],
Sarah Marsh 8472:da9bd832dfd1 1226 "release_versions": ["5"],
Sarah Marsh 8472:da9bd832dfd1 1227 "device_name": "STM32F439ZI"
Christopher Haster 8332:5fce745004b6 1228 },
Christopher Haster 8332:5fce745004b6 1229 "NZ32_SC151": {
Christopher Haster 8332:5fce745004b6 1230 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1231 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 1232 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 1233 "program_cycle_s": 1.5,
Christopher Haster 8332:5fce745004b6 1234 "extra_labels": ["STM", "STM32L1", "STM32L151RC"],
Christopher Haster 8332:5fce745004b6 1235 "macros": ["RTC_LSI=1"],
Christopher Haster 8332:5fce745004b6 1236 "supported_toolchains": ["ARM", "uARM", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 1237 "device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 1238 "default_lib": "small",
Sarah Marsh 8472:da9bd832dfd1 1239 "device_name": "STM32L151RC"
Christopher Haster 8332:5fce745004b6 1240 },
Christopher Haster 8332:5fce745004b6 1241 "MCU_NRF51": {
Christopher Haster 8332:5fce745004b6 1242 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1243 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 1244 "OVERRIDE_BOOTLOADER_FILENAME": "nrf51822_bootloader.hex",
Christopher Haster 8332:5fce745004b6 1245 "macros": ["NRF51", "TARGET_NRF51822"],
Christopher Haster 8332:5fce745004b6 1246 "MERGE_BOOTLOADER": false,
Christopher Haster 8332:5fce745004b6 1247 "extra_labels": ["NORDIC", "MCU_NRF51", "MCU_NRF51822"],
Christopher Haster 8332:5fce745004b6 1248 "OUTPUT_EXT": "hex",
Christopher Haster 8332:5fce745004b6 1249 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 1250 "supported_toolchains": ["ARM", "GCC_ARM"],
Christopher Haster 8332:5fce745004b6 1251 "public": false,
Christopher Haster 8332:5fce745004b6 1252 "MERGE_SOFT_DEVICE": true,
Christopher Haster 8332:5fce745004b6 1253 "EXPECTED_SOFTDEVICES_WITH_OFFSETS": [
Christopher Haster 8332:5fce745004b6 1254 {
Christopher Haster 8332:5fce745004b6 1255 "boot": "s130_nrf51_1.0.0_bootloader.hex",
Christopher Haster 8332:5fce745004b6 1256 "name": "s130_nrf51_1.0.0_softdevice.hex",
Christopher Haster 8332:5fce745004b6 1257 "offset": 114688
Christopher Haster 8332:5fce745004b6 1258 },
Christopher Haster 8332:5fce745004b6 1259 {
Christopher Haster 8332:5fce745004b6 1260 "boot": "s110_nrf51822_8.0.0_bootloader.hex",
Christopher Haster 8332:5fce745004b6 1261 "name": "s110_nrf51822_8.0.0_softdevice.hex",
Christopher Haster 8332:5fce745004b6 1262 "offset": 98304
Christopher Haster 8332:5fce745004b6 1263 },
Christopher Haster 8332:5fce745004b6 1264 {
Christopher Haster 8332:5fce745004b6 1265 "boot": "s110_nrf51822_7.1.0_bootloader.hex",
Christopher Haster 8332:5fce745004b6 1266 "name": "s110_nrf51822_7.1.0_softdevice.hex",
Christopher Haster 8332:5fce745004b6 1267 "offset": 90112
Christopher Haster 8332:5fce745004b6 1268 },
Christopher Haster 8332:5fce745004b6 1269 {
Christopher Haster 8332:5fce745004b6 1270 "boot": "s110_nrf51822_7.0.0_bootloader.hex",
Christopher Haster 8332:5fce745004b6 1271 "name": "s110_nrf51822_7.0.0_softdevice.hex",
Christopher Haster 8332:5fce745004b6 1272 "offset": 90112
Christopher Haster 8332:5fce745004b6 1273 },
Christopher Haster 8332:5fce745004b6 1274 {
Christopher Haster 8332:5fce745004b6 1275 "boot": "s110_nrf51822_6.0.0_bootloader.hex",
Christopher Haster 8332:5fce745004b6 1276 "name": "s110_nrf51822_6.0.0_softdevice.hex",
Christopher Haster 8332:5fce745004b6 1277 "offset": 81920
Christopher Haster 8332:5fce745004b6 1278 }
Christopher Haster 8332:5fce745004b6 1279 ],
Christopher Haster 8332:5fce745004b6 1280 "detect_code": ["1070"],
Christopher Haster 8332:5fce745004b6 1281 "post_binary_hook": {
Christopher Haster 8332:5fce745004b6 1282 "function": "MCU_NRF51Code.binary_hook",
Christopher Haster 8332:5fce745004b6 1283 "toolchains": ["ARM_STD", "GCC_ARM"]
Christopher Haster 8332:5fce745004b6 1284 },
Christopher Haster 8332:5fce745004b6 1285 "program_cycle_s": 6,
Christopher Haster 8332:5fce745004b6 1286 "features": ["BLE"],
Christopher Haster 8332:5fce745004b6 1287 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"]
Christopher Haster 8332:5fce745004b6 1288 },
Christopher Haster 8332:5fce745004b6 1289 "MCU_NRF51_16K_BASE": {
Christopher Haster 8332:5fce745004b6 1290 "inherits": ["MCU_NRF51"],
Christopher Haster 8332:5fce745004b6 1291 "extra_labels_add": ["MCU_NORDIC_16K", "MCU_NRF51_16K"],
Christopher Haster 8332:5fce745004b6 1292 "macros_add": ["TARGET_MCU_NORDIC_16K", "TARGET_MCU_NRF51_16K"],
Christopher Haster 8332:5fce745004b6 1293 "public": false,
Christopher Haster 8332:5fce745004b6 1294 "default_lib": "small"
Christopher Haster 8332:5fce745004b6 1295 },
Christopher Haster 8332:5fce745004b6 1296 "MCU_NRF51_16K_BOOT_BASE": {
Christopher Haster 8332:5fce745004b6 1297 "inherits": ["MCU_NRF51_16K_BASE"],
Christopher Haster 8332:5fce745004b6 1298 "MERGE_BOOTLOADER": true,
Christopher Haster 8332:5fce745004b6 1299 "extra_labels_add": ["MCU_NRF51_16K_BOOT"],
Christopher Haster 8332:5fce745004b6 1300 "macros_add": ["TARGET_MCU_NRF51_16K_BOOT", "TARGET_OTA_ENABLED"],
Christopher Haster 8332:5fce745004b6 1301 "public": false
Christopher Haster 8332:5fce745004b6 1302 },
Christopher Haster 8332:5fce745004b6 1303 "MCU_NRF51_16K_OTA_BASE": {
Christopher Haster 8332:5fce745004b6 1304 "inherits": ["MCU_NRF51_16K_BASE"],
Christopher Haster 8332:5fce745004b6 1305 "public": false,
Christopher Haster 8332:5fce745004b6 1306 "extra_labels_add": ["MCU_NRF51_16K_OTA"],
Christopher Haster 8332:5fce745004b6 1307 "macros_add": ["TARGET_MCU_NRF51_16K_OTA", "TARGET_OTA_ENABLED"],
Christopher Haster 8332:5fce745004b6 1308 "MERGE_SOFT_DEVICE": false
Christopher Haster 8332:5fce745004b6 1309 },
Christopher Haster 8332:5fce745004b6 1310 "MCU_NRF51_16K": {
Christopher Haster 8332:5fce745004b6 1311 "inherits": ["MCU_NRF51_16K_BASE"],
Christopher Haster 8332:5fce745004b6 1312 "extra_labels_add": ["MCU_NRF51_16K_S130"],
Christopher Haster 8332:5fce745004b6 1313 "macros_add": ["TARGET_MCU_NRF51_16K_S130"],
Christopher Haster 8332:5fce745004b6 1314 "public": false
Christopher Haster 8332:5fce745004b6 1315 },
Christopher Haster 8332:5fce745004b6 1316 "MCU_NRF51_S110": {
Christopher Haster 8332:5fce745004b6 1317 "extra_labels_add": ["MCU_NRF51_16K_S110"],
Christopher Haster 8332:5fce745004b6 1318 "macros_add": ["TARGET_MCU_NRF51_16K_S110"],
Christopher Haster 8332:5fce745004b6 1319 "EXPECTED_SOFTDEVICES_WITH_OFFSETS": [
Christopher Haster 8332:5fce745004b6 1320 {
Christopher Haster 8332:5fce745004b6 1321 "name": "s110_nrf51822_8.0.0_softdevice.hex",
Christopher Haster 8332:5fce745004b6 1322 "boot": "s110_nrf51822_8.0.0_bootloader.hex",
Christopher Haster 8332:5fce745004b6 1323 "offset": 98304
Christopher Haster 8332:5fce745004b6 1324 },
Christopher Haster 8332:5fce745004b6 1325 {
Christopher Haster 8332:5fce745004b6 1326 "name": "s110_nrf51822_7.1.0_softdevice.hex",
Christopher Haster 8332:5fce745004b6 1327 "boot": "s110_nrf51822_7.1.0_bootloader.hex",
Christopher Haster 8332:5fce745004b6 1328 "offset": 90112
Christopher Haster 8332:5fce745004b6 1329 }
Christopher Haster 8332:5fce745004b6 1330 ],
Christopher Haster 8332:5fce745004b6 1331 "public": false
Christopher Haster 8332:5fce745004b6 1332 },
Christopher Haster 8332:5fce745004b6 1333 "MCU_NRF51_16K_S110": {
Christopher Haster 8332:5fce745004b6 1334 "inherits": ["MCU_NRF51_S110", "MCU_NRF51_16K_BASE"],
Christopher Haster 8332:5fce745004b6 1335 "public": false
Christopher Haster 8332:5fce745004b6 1336 },
Christopher Haster 8332:5fce745004b6 1337 "MCU_NRF51_16K_BOOT": {
Christopher Haster 8332:5fce745004b6 1338 "inherits": ["MCU_NRF51_16K_BOOT_BASE"],
Christopher Haster 8332:5fce745004b6 1339 "extra_labels_add": ["MCU_NRF51_16K_S130"],
Christopher Haster 8332:5fce745004b6 1340 "macros_add": ["TARGET_MCU_NRF51_16K_S130"],
Christopher Haster 8332:5fce745004b6 1341 "public": false
Christopher Haster 8332:5fce745004b6 1342 },
Christopher Haster 8332:5fce745004b6 1343 "MCU_NRF51_16K_BOOT_S110": {
Christopher Haster 8332:5fce745004b6 1344 "inherits": ["MCU_NRF51_S110", "MCU_NRF51_16K_BOOT_BASE"],
Christopher Haster 8332:5fce745004b6 1345 "public": false
Christopher Haster 8332:5fce745004b6 1346 },
Christopher Haster 8332:5fce745004b6 1347 "MCU_NRF51_16K_OTA": {
Christopher Haster 8332:5fce745004b6 1348 "inherits": ["MCU_NRF51_16K_OTA_BASE"],
Christopher Haster 8332:5fce745004b6 1349 "extra_labels_add": ["MCU_NRF51_16K_S130"],
Christopher Haster 8332:5fce745004b6 1350 "macros_add": ["TARGET_MCU_NRF51_16K_S130"],
Christopher Haster 8332:5fce745004b6 1351 "public": false
Christopher Haster 8332:5fce745004b6 1352 },
Christopher Haster 8332:5fce745004b6 1353 "MCU_NRF51_16K_OTA_S110": {
Christopher Haster 8332:5fce745004b6 1354 "inherits": ["MCU_NRF51_S110", "MCU_NRF51_16K_OTA_BASE"],
Christopher Haster 8332:5fce745004b6 1355 "public": false
Christopher Haster 8332:5fce745004b6 1356 },
Christopher Haster 8332:5fce745004b6 1357 "MCU_NRF51_32K": {
Christopher Haster 8332:5fce745004b6 1358 "inherits": ["MCU_NRF51"],
Christopher Haster 8332:5fce745004b6 1359 "extra_labels_add": ["MCU_NORDIC_32K", "MCU_NRF51_32K"],
Christopher Haster 8332:5fce745004b6 1360 "macros_add": ["TARGET_MCU_NORDIC_32K", "TARGET_MCU_NRF51_32K"],
Christopher Haster 8332:5fce745004b6 1361 "public": false
Christopher Haster 8332:5fce745004b6 1362 },
Christopher Haster 8332:5fce745004b6 1363 "MCU_NRF51_32K_BOOT": {
Christopher Haster 8332:5fce745004b6 1364 "inherits": ["MCU_NRF51_32K"],
Christopher Haster 8332:5fce745004b6 1365 "MERGE_BOOTLOADER": true,
Christopher Haster 8332:5fce745004b6 1366 "extra_labels_add": ["MCU_NRF51_32K_BOOT"],
Christopher Haster 8332:5fce745004b6 1367 "macros_add": ["TARGET_MCU_NRF51_32K_BOOT", "TARGET_OTA_ENABLED"],
Christopher Haster 8332:5fce745004b6 1368 "public": false
Christopher Haster 8332:5fce745004b6 1369 },
Christopher Haster 8332:5fce745004b6 1370 "MCU_NRF51_32K_OTA": {
Christopher Haster 8332:5fce745004b6 1371 "inherits": ["MCU_NRF51_32K"],
Christopher Haster 8332:5fce745004b6 1372 "public": false,
Christopher Haster 8332:5fce745004b6 1373 "extra_labels_add": ["MCU_NRF51_32K_OTA"],
Christopher Haster 8332:5fce745004b6 1374 "macros_add": ["TARGET_MCU_NRF51_32K_OTA", "TARGET_OTA_ENABLED"],
Christopher Haster 8332:5fce745004b6 1375 "MERGE_SOFT_DEVICE": false
Christopher Haster 8332:5fce745004b6 1376 },
Christopher Haster 8332:5fce745004b6 1377 "NRF51822": {
Christopher Haster 8332:5fce745004b6 1378 "inherits": ["MCU_NRF51_16K"],
Christopher Haster 8332:5fce745004b6 1379 "extra_labels_add": ["NRF51822", "NRF51822_MKIT"],
Christopher Haster 8332:5fce745004b6 1380 "macros_add": ["TARGET_NRF51822_MKIT"],
Sarah Marsh 8472:da9bd832dfd1 1381 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 1382 "device_name": "nRF51822_xxAA"
Christopher Haster 8332:5fce745004b6 1383 },
Christopher Haster 8332:5fce745004b6 1384 "NRF51822_BOOT": {
Christopher Haster 8332:5fce745004b6 1385 "inherits": ["MCU_NRF51_16K_BOOT"],
Christopher Haster 8332:5fce745004b6 1386 "extra_labels_add": ["NRF51822", "NRF51822_MKIT"],
Christopher Haster 8332:5fce745004b6 1387 "macros_add": ["TARGET_NRF51822_MKIT"]
Christopher Haster 8332:5fce745004b6 1388 },
Christopher Haster 8332:5fce745004b6 1389 "NRF51822_OTA": {
Christopher Haster 8332:5fce745004b6 1390 "inherits": ["MCU_NRF51_16K_OTA"],
Christopher Haster 8332:5fce745004b6 1391 "extra_labels_add": ["NRF51822", "NRF51822_MKIT"],
Christopher Haster 8332:5fce745004b6 1392 "macros_add": ["TARGET_NRF51822_MKIT"]
Christopher Haster 8332:5fce745004b6 1393 },
Christopher Haster 8332:5fce745004b6 1394 "ARCH_BLE": {
Christopher Haster 8332:5fce745004b6 1395 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 1396 "inherits": ["MCU_NRF51_16K"],
Sarah Marsh 8472:da9bd832dfd1 1397 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 1398 "device_name": "nRF51822_xxAA"
Christopher Haster 8332:5fce745004b6 1399 },
Christopher Haster 8332:5fce745004b6 1400 "ARCH_BLE_BOOT": {
Christopher Haster 8332:5fce745004b6 1401 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 1402 "inherits": ["MCU_NRF51_16K_BOOT"],
Christopher Haster 8332:5fce745004b6 1403 "extra_labels_add": ["ARCH_BLE"],
Christopher Haster 8332:5fce745004b6 1404 "macros_add": ["TARGET_ARCH_BLE"]
Christopher Haster 8332:5fce745004b6 1405 },
Christopher Haster 8332:5fce745004b6 1406 "ARCH_BLE_OTA": {
Christopher Haster 8332:5fce745004b6 1407 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 1408 "inherits": ["MCU_NRF51_16K_OTA"],
Christopher Haster 8332:5fce745004b6 1409 "extra_labels_add": ["ARCH_BLE"],
Christopher Haster 8332:5fce745004b6 1410 "macros_add": ["TARGET_ARCH_BLE"]
Christopher Haster 8332:5fce745004b6 1411 },
Christopher Haster 8332:5fce745004b6 1412 "ARCH_LINK": {
Christopher Haster 8332:5fce745004b6 1413 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 1414 "inherits": ["MCU_NRF51_16K"],
Christopher Haster 8332:5fce745004b6 1415 "extra_labels_add": ["ARCH_BLE"],
Christopher Haster 8332:5fce745004b6 1416 "macros_add": ["TARGET_ARCH_BLE"]
Christopher Haster 8332:5fce745004b6 1417 },
Christopher Haster 8332:5fce745004b6 1418 "ARCH_LINK_BOOT": {
Christopher Haster 8332:5fce745004b6 1419 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 1420 "inherits": ["MCU_NRF51_16K_BOOT"],
Christopher Haster 8332:5fce745004b6 1421 "extra_labels_add": ["ARCH_BLE", "ARCH_LINK"],
Christopher Haster 8332:5fce745004b6 1422 "macros_add": ["TARGET_ARCH_BLE", "TARGET_ARCH_LINK"]
Christopher Haster 8332:5fce745004b6 1423 },
Christopher Haster 8332:5fce745004b6 1424 "ARCH_LINK_OTA": {
Christopher Haster 8332:5fce745004b6 1425 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 1426 "inherits": ["MCU_NRF51_16K_OTA"],
Christopher Haster 8332:5fce745004b6 1427 "extra_labels_add": ["ARCH_BLE", "ARCH_LINK"],
Christopher Haster 8332:5fce745004b6 1428 "macros_add": ["TARGET_ARCH_BLE", "TARGET_ARCH_LINK"]
Christopher Haster 8332:5fce745004b6 1429 },
Christopher Haster 8332:5fce745004b6 1430 "SEEED_TINY_BLE": {
Christopher Haster 8332:5fce745004b6 1431 "inherits": ["MCU_NRF51_16K"],
Sarah Marsh 8472:da9bd832dfd1 1432 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 1433 "device_name": "nRF51822_xxAA"
Christopher Haster 8332:5fce745004b6 1434 },
Christopher Haster 8332:5fce745004b6 1435 "SEEED_TINY_BLE_BOOT": {
Christopher Haster 8332:5fce745004b6 1436 "inherits": ["MCU_NRF51_16K_BOOT"],
Christopher Haster 8332:5fce745004b6 1437 "extra_labels_add": ["SEEED_TINY_BLE"],
Christopher Haster 8332:5fce745004b6 1438 "macros_add": ["TARGET_SEEED_TINY_BLE"]
Christopher Haster 8332:5fce745004b6 1439 },
Christopher Haster 8332:5fce745004b6 1440 "SEEED_TINY_BLE_OTA": {
Christopher Haster 8332:5fce745004b6 1441 "inherits": ["MCU_NRF51_16K_OTA"],
Christopher Haster 8332:5fce745004b6 1442 "extra_labels_add": ["SEEED_TINY_BLE"],
Christopher Haster 8332:5fce745004b6 1443 "macros_add": ["TARGET_SEEED_TINY_BLE"]
Christopher Haster 8332:5fce745004b6 1444 },
Christopher Haster 8332:5fce745004b6 1445 "HRM1017": {
Christopher Haster 8332:5fce745004b6 1446 "inherits": ["MCU_NRF51_16K"],
Christopher Haster 8332:5fce745004b6 1447 "macros_add": ["TARGET_NRF_LFCLK_RC"],
Sarah Marsh 8472:da9bd832dfd1 1448 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 1449 "device_name": "nRF51822_xxAA"
Christopher Haster 8332:5fce745004b6 1450 },
Christopher Haster 8332:5fce745004b6 1451 "HRM1017_BOOT": {
Christopher Haster 8332:5fce745004b6 1452 "inherits": ["MCU_NRF51_16K_BOOT"],
Christopher Haster 8332:5fce745004b6 1453 "extra_labels_add": ["HRM1017"],
Christopher Haster 8332:5fce745004b6 1454 "macros_add": ["TARGET_HRM1017", "TARGET_NRF_LFCLK_RC"]
Christopher Haster 8332:5fce745004b6 1455 },
Christopher Haster 8332:5fce745004b6 1456 "HRM1017_OTA": {
Christopher Haster 8332:5fce745004b6 1457 "inherits": ["MCU_NRF51_16K_OTA"],
Christopher Haster 8332:5fce745004b6 1458 "extra_labels_add": ["HRM1017"],
Christopher Haster 8332:5fce745004b6 1459 "macros_add": ["TARGET_HRM1017", "TARGET_NRF_LFCLK_RC"]
Christopher Haster 8332:5fce745004b6 1460 },
Christopher Haster 8332:5fce745004b6 1461 "RBLAB_NRF51822": {
Christopher Haster 8332:5fce745004b6 1462 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 1463 "inherits": ["MCU_NRF51_16K"],
Sarah Marsh 8472:da9bd832dfd1 1464 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 1465 "device_name": "nRF51822_xxAA"
Christopher Haster 8332:5fce745004b6 1466 },
Christopher Haster 8332:5fce745004b6 1467 "RBLAB_NRF51822_BOOT": {
Christopher Haster 8332:5fce745004b6 1468 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 1469 "inherits": ["MCU_NRF51_16K_BOOT"],
Christopher Haster 8332:5fce745004b6 1470 "extra_labels_add": ["RBLAB_NRF51822"],
Christopher Haster 8332:5fce745004b6 1471 "macros_add": ["TARGET_RBLAB_NRF51822"]
Christopher Haster 8332:5fce745004b6 1472 },
Christopher Haster 8332:5fce745004b6 1473 "RBLAB_NRF51822_OTA": {
Christopher Haster 8332:5fce745004b6 1474 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 1475 "inherits": ["MCU_NRF51_16K_OTA"],
Christopher Haster 8332:5fce745004b6 1476 "extra_labels_add": ["RBLAB_NRF51822"],
Christopher Haster 8332:5fce745004b6 1477 "macros_add": ["TARGET_RBLAB_NRF51822"]
Christopher Haster 8332:5fce745004b6 1478 },
Christopher Haster 8332:5fce745004b6 1479 "RBLAB_BLENANO": {
Christopher Haster 8332:5fce745004b6 1480 "inherits": ["MCU_NRF51_16K"],
Christopher Haster 8332:5fce745004b6 1481 "release_versions": ["2"]
Christopher Haster 8332:5fce745004b6 1482 },
Christopher Haster 8332:5fce745004b6 1483 "RBLAB_BLENANO_BOOT": {
Christopher Haster 8332:5fce745004b6 1484 "inherits": ["MCU_NRF51_16K_BOOT"],
Christopher Haster 8332:5fce745004b6 1485 "extra_labels_add": ["RBLAB_BLENANO"],
Christopher Haster 8332:5fce745004b6 1486 "macros_add": ["TARGET_RBLAB_BLENANO"]
Christopher Haster 8332:5fce745004b6 1487 },
Christopher Haster 8332:5fce745004b6 1488 "RBLAB_BLENANO_OTA": {
Christopher Haster 8332:5fce745004b6 1489 "inherits": ["MCU_NRF51_16K_OTA"],
Christopher Haster 8332:5fce745004b6 1490 "extra_labels_add": ["RBLAB_BLENANO"],
Christopher Haster 8332:5fce745004b6 1491 "macros_add": ["TARGET_RBLAB_BLENANO"]
Christopher Haster 8332:5fce745004b6 1492 },
Christopher Haster 8332:5fce745004b6 1493 "NRF51822_Y5_MBUG": {
Christopher Haster 8332:5fce745004b6 1494 "inherits": ["MCU_NRF51_16K"]
Christopher Haster 8332:5fce745004b6 1495 },
Christopher Haster 8332:5fce745004b6 1496 "WALLBOT_BLE": {
Christopher Haster 8332:5fce745004b6 1497 "inherits": ["MCU_NRF51_16K"],
Christopher Haster 8332:5fce745004b6 1498 "release_versions": ["2"]
Christopher Haster 8332:5fce745004b6 1499 },
Christopher Haster 8332:5fce745004b6 1500 "WALLBOT_BLE_BOOT": {
Christopher Haster 8332:5fce745004b6 1501 "inherits": ["MCU_NRF51_16K_BOOT"],
Christopher Haster 8332:5fce745004b6 1502 "extra_labels_add": ["WALLBOT_BLE"],
Christopher Haster 8332:5fce745004b6 1503 "macros_add": ["TARGET_WALLBOT_BLE"]
Christopher Haster 8332:5fce745004b6 1504 },
Christopher Haster 8332:5fce745004b6 1505 "WALLBOT_BLE_OTA": {
Christopher Haster 8332:5fce745004b6 1506 "inherits": ["MCU_NRF51_16K_OTA"],
Christopher Haster 8332:5fce745004b6 1507 "extra_labels_add": ["WALLBOT_BLE"],
Christopher Haster 8332:5fce745004b6 1508 "macros_add": ["TARGET_WALLBOT_BLE"]
Christopher Haster 8332:5fce745004b6 1509 },
Christopher Haster 8332:5fce745004b6 1510 "DELTA_DFCM_NNN40": {
Christopher Haster 8332:5fce745004b6 1511 "inherits": ["MCU_NRF51_32K"],
Christopher Haster 8332:5fce745004b6 1512 "program_cycle_s": 10,
Christopher Haster 8332:5fce745004b6 1513 "macros_add": ["TARGET_NRF_LFCLK_RC"],
Christopher Haster 8332:5fce745004b6 1514 "device_has": ["ANALOGIN", "DEBUG_AWARENESS", "ERROR_PATTERN", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
Sarah Marsh 8472:da9bd832dfd1 1515 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 1516 "device_name": "nRF51822_xxAA"
Christopher Haster 8332:5fce745004b6 1517 },
Christopher Haster 8332:5fce745004b6 1518 "DELTA_DFCM_NNN40_BOOT": {
Christopher Haster 8332:5fce745004b6 1519 "inherits": ["MCU_NRF51_32K_BOOT"],
Christopher Haster 8332:5fce745004b6 1520 "program_cycle_s": 10,
Christopher Haster 8332:5fce745004b6 1521 "extra_labels_add": ["DELTA_DFCM_NNN40"],
Christopher Haster 8332:5fce745004b6 1522 "macros_add": ["TARGET_DELTA_DFCM_NNN40", "TARGET_NRF_LFCLK_RC"]
Christopher Haster 8332:5fce745004b6 1523 },
Christopher Haster 8332:5fce745004b6 1524 "DELTA_DFCM_NNN40_OTA": {
Christopher Haster 8332:5fce745004b6 1525 "inherits": ["MCU_NRF51_32K_OTA"],
Christopher Haster 8332:5fce745004b6 1526 "program_cycle_s": 10,
Christopher Haster 8332:5fce745004b6 1527 "extra_labels_add": ["DELTA_DFCM_NNN40"],
Christopher Haster 8332:5fce745004b6 1528 "macros_add": ["TARGET_DELTA_DFCM_NNN40", "TARGET_NRF_LFCLK_RC"]
Christopher Haster 8332:5fce745004b6 1529 },
Christopher Haster 8332:5fce745004b6 1530 "NRF51_DK_LEGACY": {
Christopher Haster 8332:5fce745004b6 1531 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 1532 "inherits": ["MCU_NRF51_32K"],
Sarah Marsh 8472:da9bd832dfd1 1533 "extra_labels_add": ["NRF51_DK"]
Christopher Haster 8332:5fce745004b6 1534 },
Christopher Haster 8332:5fce745004b6 1535 "NRF51_DK_BOOT": {
Christopher Haster 8332:5fce745004b6 1536 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 1537 "inherits": ["MCU_NRF51_32K_BOOT"],
Christopher Haster 8332:5fce745004b6 1538 "extra_labels_add": ["NRF51_DK"],
Christopher Haster 8332:5fce745004b6 1539 "macros_add": ["TARGET_NRF51_DK"]
Christopher Haster 8332:5fce745004b6 1540 },
Christopher Haster 8332:5fce745004b6 1541 "NRF51_DK_OTA": {
Christopher Haster 8332:5fce745004b6 1542 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 1543 "inherits": ["MCU_NRF51_32K_OTA"],
Christopher Haster 8332:5fce745004b6 1544 "extra_labels_add": ["NRF51_DK"],
Christopher Haster 8332:5fce745004b6 1545 "macros_add": ["TARGET_NRF51_DK"]
Christopher Haster 8332:5fce745004b6 1546 },
Christopher Haster 8332:5fce745004b6 1547 "NRF51_DONGLE_LEGACY": {
Christopher Haster 8332:5fce745004b6 1548 "inherits": ["MCU_NRF51_32K"],
Christopher Haster 8332:5fce745004b6 1549 "extra_labels_add": ["NRF51_DONGLE"],
Sarah Marsh 8472:da9bd832dfd1 1550 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 1551 "device_name": "nRF51822_xxAA"
Christopher Haster 8332:5fce745004b6 1552 },
Christopher Haster 8332:5fce745004b6 1553 "NRF51_DONGLE_BOOT": {
Christopher Haster 8332:5fce745004b6 1554 "inherits": ["MCU_NRF51_32K_BOOT"],
Christopher Haster 8332:5fce745004b6 1555 "extra_labels_add": ["NRF51_DONGLE"],
Christopher Haster 8332:5fce745004b6 1556 "macros_add": ["TARGET_NRF51_DONGLE"]
Christopher Haster 8332:5fce745004b6 1557 },
Christopher Haster 8332:5fce745004b6 1558 "NRF51_DONGLE_OTA": {
Christopher Haster 8332:5fce745004b6 1559 "inherits": ["MCU_NRF51_32K_OTA"],
Christopher Haster 8332:5fce745004b6 1560 "extra_labels_add": ["NRF51_DONGLE"],
Christopher Haster 8332:5fce745004b6 1561 "macros_add": ["TARGET_NRF51_DONGLE"]
Christopher Haster 8332:5fce745004b6 1562 },
Christopher Haster 8332:5fce745004b6 1563 "NRF51_MICROBIT": {
Christopher Haster 8332:5fce745004b6 1564 "inherits": ["MCU_NRF51_16K_S110"],
Christopher Haster 8332:5fce745004b6 1565 "macros_add": ["TARGET_NRF_LFCLK_RC"],
Christopher Haster 8332:5fce745004b6 1566 "release_versions": ["2"]
Christopher Haster 8332:5fce745004b6 1567 },
Christopher Haster 8332:5fce745004b6 1568 "NRF51_MICROBIT_BOOT": {
Christopher Haster 8332:5fce745004b6 1569 "inherits": ["MCU_NRF51_16K_BOOT_S110"],
Christopher Haster 8332:5fce745004b6 1570 "extra_labels_add": ["NRF51_MICROBIT"],
Christopher Haster 8332:5fce745004b6 1571 "macros_add": ["TARGET_NRF51_MICROBIT", "TARGET_NRF_LFCLK_RC"]
Christopher Haster 8332:5fce745004b6 1572 },
Christopher Haster 8332:5fce745004b6 1573 "NRF51_MICROBIT_OTA": {
Christopher Haster 8332:5fce745004b6 1574 "inherits": ["MCU_NRF51_16K_OTA_S110"],
Christopher Haster 8332:5fce745004b6 1575 "extra_labels_add": ["NRF51_MICROBIT"],
Christopher Haster 8332:5fce745004b6 1576 "macros_add": ["TARGET_NRF51_MICROBIT", "TARGET_NRF_LFCLK_RC"]
Christopher Haster 8332:5fce745004b6 1577 },
Christopher Haster 8332:5fce745004b6 1578 "NRF51_MICROBIT_B": {
Christopher Haster 8332:5fce745004b6 1579 "inherits": ["MCU_NRF51_16K"],
Christopher Haster 8332:5fce745004b6 1580 "extra_labels_add": ["NRF51_MICROBIT"],
Christopher Haster 8332:5fce745004b6 1581 "macros_add": ["TARGET_NRF51_MICROBIT", "TARGET_NRF_LFCLK_RC"],
Christopher Haster 8332:5fce745004b6 1582 "release_versions": ["2"]
Christopher Haster 8332:5fce745004b6 1583 },
Christopher Haster 8332:5fce745004b6 1584 "NRF51_MICROBIT_B_BOOT": {
Christopher Haster 8332:5fce745004b6 1585 "inherits": ["MCU_NRF51_16K_BOOT"],
Christopher Haster 8332:5fce745004b6 1586 "extra_labels_add": ["NRF51_MICROBIT"],
Christopher Haster 8332:5fce745004b6 1587 "macros_add": ["TARGET_NRF51_MICROBIT", "TARGET_NRF_LFCLK_RC"]
Christopher Haster 8332:5fce745004b6 1588 },
Christopher Haster 8332:5fce745004b6 1589 "NRF51_MICROBIT_B_OTA": {
Christopher Haster 8332:5fce745004b6 1590 "inherits": ["MCU_NRF51_16K_OTA"],
Christopher Haster 8332:5fce745004b6 1591 "extra_labels_add": ["NRF51_MICROBIT"],
Christopher Haster 8332:5fce745004b6 1592 "macros_add": ["TARGET_NRF51_MICROBIT", "TARGET_NRF_LFCLK_RC"]
Christopher Haster 8332:5fce745004b6 1593 },
Christopher Haster 8332:5fce745004b6 1594 "MTM_MTCONNECT04S": {
Christopher Haster 8332:5fce745004b6 1595 "inherits": ["MCU_NRF51_32K"],
Sarah Marsh 8472:da9bd832dfd1 1596 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 1597 "device_name": "nRF51822_xxAA"
Christopher Haster 8332:5fce745004b6 1598 },
Christopher Haster 8332:5fce745004b6 1599 "MTM_MTCONNECT04S_BOOT": {
Christopher Haster 8332:5fce745004b6 1600 "inherits": ["MCU_NRF51_32K_BOOT"],
Christopher Haster 8332:5fce745004b6 1601 "extra_labels_add": ["MTM_CONNECT04S"],
Christopher Haster 8332:5fce745004b6 1602 "macros_add": ["TARGET_MTM_CONNECT04S"]
Christopher Haster 8332:5fce745004b6 1603 },
Christopher Haster 8332:5fce745004b6 1604 "MTM_MTCONNECT04S_OTA": {
Christopher Haster 8332:5fce745004b6 1605 "inherits": ["MCU_NRF51_32K_OTA"],
Christopher Haster 8332:5fce745004b6 1606 "extra_labels_add": ["MTM_CONNECT04S"],
Christopher Haster 8332:5fce745004b6 1607 "macros_add": ["TARGET_MTM_CONNECT04S"]
Christopher Haster 8332:5fce745004b6 1608 },
Christopher Haster 8332:5fce745004b6 1609 "TY51822R3": {
Christopher Haster 8332:5fce745004b6 1610 "inherits": ["MCU_NRF51_32K_UNIFIED"],
Christopher Haster 8332:5fce745004b6 1611 "macros_add": ["TARGET_NRF_32MHZ_XTAL"],
Christopher Haster 8332:5fce745004b6 1612 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPI_ASYNCH", "SPISLAVE"],
Christopher Haster 8332:5fce745004b6 1613 "detect_code": ["1019"],
Christopher Haster 8332:5fce745004b6 1614 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 1615 "overrides": {"uart_hwfc": 0},
Sarah Marsh 8472:da9bd832dfd1 1616 "device_name": "nRF51822_xxAA"
Christopher Haster 8332:5fce745004b6 1617 },
Christopher Haster 8332:5fce745004b6 1618 "TY51822R3_BOOT": {
Christopher Haster 8332:5fce745004b6 1619 "inherits": ["MCU_NRF51_32K_BOOT"],
Christopher Haster 8332:5fce745004b6 1620 "extra_labels_add": ["TY51822R3"],
Christopher Haster 8332:5fce745004b6 1621 "macros_add": ["TARGET_TY51822R3", "TARGET_NRF_32MHZ_XTAL"]
Christopher Haster 8332:5fce745004b6 1622 },
Christopher Haster 8332:5fce745004b6 1623 "TY51822R3_OTA": {
Christopher Haster 8332:5fce745004b6 1624 "inherits": ["MCU_NRF51_32K_OTA"],
Christopher Haster 8332:5fce745004b6 1625 "extra_labels_add": ["NRF51_DK"],
Christopher Haster 8332:5fce745004b6 1626 "macros_add": ["TARGET_TY51822R3", "TARGET_NRF_32MHZ_XTAL"]
Christopher Haster 8332:5fce745004b6 1627 },
Christopher Haster 8332:5fce745004b6 1628 "ARM_MPS2_Target": {
Christopher Haster 8332:5fce745004b6 1629 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1630 "public": false,
Christopher Haster 8332:5fce745004b6 1631 "device_has": ["AACI", "ANALOGIN", "CLCD", "ETHERNET", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "SERIAL", "SERIAL_FC", "SPI", "SPISLAVE", "TSC"]
Christopher Haster 8332:5fce745004b6 1632 },
Christopher Haster 8332:5fce745004b6 1633 "ARM_MPS2_M0": {
Christopher Haster 8332:5fce745004b6 1634 "inherits": ["ARM_MPS2_Target"],
Christopher Haster 8332:5fce745004b6 1635 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 1636 "supported_toolchains": ["ARM"],
Christopher Haster 8332:5fce745004b6 1637 "extra_labels": ["ARM_SSG", "MPS2", "MPS2_M0"],
Christopher Haster 8332:5fce745004b6 1638 "macros": ["CMSDK_CM0"],
Christopher Haster 8332:5fce745004b6 1639 "device_has": ["AACI", "ANALOGIN", "CLCD", "ETHERNET", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "SERIAL", "SERIAL_FC", "SPI", "SPISLAVE", "TSC"],
Christopher Haster 8332:5fce745004b6 1640 "release_versions": ["2"]
Christopher Haster 8332:5fce745004b6 1641 },
Christopher Haster 8332:5fce745004b6 1642 "ARM_MPS2_M0P": {
Christopher Haster 8332:5fce745004b6 1643 "inherits": ["ARM_MPS2_Target"],
Christopher Haster 8332:5fce745004b6 1644 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 1645 "supported_toolchains": ["ARM"],
Christopher Haster 8332:5fce745004b6 1646 "extra_labels": ["ARM_SSG", "MPS2", "MPS2_M0P"],
Christopher Haster 8332:5fce745004b6 1647 "macros": ["CMSDK_CM0plus"],
Christopher Haster 8332:5fce745004b6 1648 "device_has": ["AACI", "ANALOGIN", "CLCD", "ETHERNET", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "SERIAL", "SERIAL_FC", "SPI", "SPISLAVE", "TSC"],
Christopher Haster 8332:5fce745004b6 1649 "release_versions": ["2"]
Christopher Haster 8332:5fce745004b6 1650 },
Christopher Haster 8332:5fce745004b6 1651 "ARM_MPS2_M1": {
Christopher Haster 8332:5fce745004b6 1652 "inherits": ["ARM_MPS2_Target"],
Christopher Haster 8332:5fce745004b6 1653 "core": "Cortex-M1",
Christopher Haster 8332:5fce745004b6 1654 "supported_toolchains": ["ARM"],
Christopher Haster 8332:5fce745004b6 1655 "extra_labels": ["ARM_SSG", "MPS2", "MPS2_M1"],
Christopher Haster 8332:5fce745004b6 1656 "macros": ["CMSDK_CM1"],
Christopher Haster 8332:5fce745004b6 1657 "device_has": ["AACI", "ANALOGIN", "CLCD", "ETHERNET", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "SERIAL", "SERIAL_FC", "SPI", "SPISLAVE", "TSC"]
Christopher Haster 8332:5fce745004b6 1658 },
Christopher Haster 8332:5fce745004b6 1659 "ARM_MPS2_M3": {
Christopher Haster 8332:5fce745004b6 1660 "inherits": ["ARM_MPS2_Target"],
Christopher Haster 8332:5fce745004b6 1661 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 1662 "supported_toolchains": ["ARM"],
Christopher Haster 8332:5fce745004b6 1663 "extra_labels": ["ARM_SSG", "MPS2", "MPS2_M3"],
Christopher Haster 8332:5fce745004b6 1664 "macros": ["CMSDK_CM3"],
Christopher Haster 8332:5fce745004b6 1665 "device_has": ["AACI", "ANALOGIN", "CLCD", "ETHERNET", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "SERIAL", "SERIAL_FC", "SPI", "SPISLAVE", "TSC"],
Christopher Haster 8332:5fce745004b6 1666 "release_versions": ["2"]
Christopher Haster 8332:5fce745004b6 1667 },
Christopher Haster 8332:5fce745004b6 1668 "ARM_MPS2_M4": {
Christopher Haster 8332:5fce745004b6 1669 "inherits": ["ARM_MPS2_Target"],
Christopher Haster 8332:5fce745004b6 1670 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 1671 "supported_toolchains": ["ARM"],
Christopher Haster 8332:5fce745004b6 1672 "extra_labels": ["ARM_SSG", "MPS2", "MPS2_M4"],
Christopher Haster 8332:5fce745004b6 1673 "macros": ["CMSDK_CM4"],
Christopher Haster 8332:5fce745004b6 1674 "device_has": ["AACI", "ANALOGIN", "CLCD", "ETHERNET", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "SERIAL", "SERIAL_FC", "SPI", "SPISLAVE", "TSC"],
Christopher Haster 8332:5fce745004b6 1675 "release_versions": ["2"]
Christopher Haster 8332:5fce745004b6 1676 },
Christopher Haster 8332:5fce745004b6 1677 "ARM_MPS2_M7": {
Christopher Haster 8332:5fce745004b6 1678 "inherits": ["ARM_MPS2_Target"],
Christopher Haster 8332:5fce745004b6 1679 "core": "Cortex-M7",
Christopher Haster 8332:5fce745004b6 1680 "supported_toolchains": ["ARM"],
Christopher Haster 8332:5fce745004b6 1681 "extra_labels": ["ARM_SSG", "MPS2", "MPS2_M7"],
Christopher Haster 8332:5fce745004b6 1682 "macros": ["CMSDK_CM7"],
Christopher Haster 8332:5fce745004b6 1683 "device_has": ["AACI", "ANALOGIN", "CLCD", "ETHERNET", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "SERIAL", "SERIAL_FC", "SPI", "SPISLAVE", "TSC"],
Christopher Haster 8332:5fce745004b6 1684 "release_versions": ["2"]
Christopher Haster 8332:5fce745004b6 1685 },
Christopher Haster 8332:5fce745004b6 1686 "ARM_IOTSS_Target": {
Christopher Haster 8332:5fce745004b6 1687 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1688 "public": false,
Christopher Haster 8332:5fce745004b6 1689 "device_has": ["AACI", "ANALOGIN", "CLCD", "ETHERNET", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "SERIAL", "SERIAL_FC", "SPI", "SPISLAVE", "TSC"]
Christopher Haster 8332:5fce745004b6 1690 },
Christopher Haster 8332:5fce745004b6 1691 "ARM_IOTSS_BEID": {
Christopher Haster 8332:5fce745004b6 1692 "inherits": ["ARM_IOTSS_Target"],
Christopher Haster 8332:5fce745004b6 1693 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 1694 "supported_toolchains": ["ARM"],
Christopher Haster 8332:5fce745004b6 1695 "extra_labels": ["ARM_SSG", "IOTSS", "IOTSS_BEID"],
Christopher Haster 8332:5fce745004b6 1696 "macros": ["CMSDK_BEID"],
Christopher Haster 8332:5fce745004b6 1697 "device_has": ["AACI", "ANALOGIN", "CLCD", "ETHERNET", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "SERIAL", "SERIAL_FC", "SPI", "SPISLAVE", "TSC"],
Christopher Haster 8332:5fce745004b6 1698 "release_versions": ["2"]
Christopher Haster 8332:5fce745004b6 1699 },
Christopher Haster 8332:5fce745004b6 1700 "ARM_BEETLE_SOC": {
Christopher Haster 8332:5fce745004b6 1701 "inherits": ["ARM_IOTSS_Target"],
Christopher Haster 8332:5fce745004b6 1702 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 1703 "supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 1704 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 1705 "extra_labels": ["ARM_SSG", "BEETLE"],
Christopher Haster 8332:5fce745004b6 1706 "macros": ["CMSDK_BEETLE", "WSF_MS_PER_TICK=20", "WSF_TOKEN_ENABLED=FALSE", "WSF_TRACE_ENABLED=TRUE", "WSF_ASSERT_ENABLED=FALSE", "WSF_PRINTF_MAX_LEN=128", "ASIC", "CONFIG_HOST_REV=0x20", "CONFIG_ALLOW_DEEP_SLEEP=FALSE", "HCI_VS_TARGET", "CONFIG_ALLOW_SETTING_WRITE=TRUE", "WSF_MAX_HANDLERS=20", "NO_LEDS"],
Christopher Haster 8332:5fce745004b6 1707 "device_has": ["ANALOGIN", "CLCD", "I2C", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "SERIAL", "SLEEP", "SPI"],
Christopher Haster 8332:5fce745004b6 1708 "features": ["BLE"],
Sarah Marsh 8472:da9bd832dfd1 1709 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 1710 "device_name": "beetle"
Christopher Haster 8332:5fce745004b6 1711 },
Christopher Haster 8332:5fce745004b6 1712 "RZ_A1H": {
Christopher Haster 8332:5fce745004b6 1713 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 1714 "core": "Cortex-A9",
Christopher Haster 8332:5fce745004b6 1715 "program_cycle_s": 2,
Christopher Haster 8332:5fce745004b6 1716 "extra_labels": ["RENESAS", "MBRZA1H"],
Christopher Haster 8332:5fce745004b6 1717 "supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 1718 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1719 "device_has": ["ANALOGIN", "CAN", "ERROR_PATTERN", "ETHERNET", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Christopher Haster 8342:520d28b41ea4 1720 "features": ["LWIP"],
Sarah Marsh 8472:da9bd832dfd1 1721 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 1722 "device_name": "r7s721001"
Christopher Haster 8332:5fce745004b6 1723 },
Christopher Haster 8332:5fce745004b6 1724 "VK_RZ_A1H": {
Christopher Haster 8332:5fce745004b6 1725 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1726 "core": "Cortex-A9",
Christopher Haster 8332:5fce745004b6 1727 "extra_labels": ["RENESAS", "VKRZA1H"],
Christopher Haster 8332:5fce745004b6 1728 "supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 1729 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 1730 "program_cycle_s": 2,
Christopher Haster 8332:5fce745004b6 1731 "device_has": ["ANALOGIN", "CAN", "ERROR_PATTERN", "ETHERNET", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Christopher Haster 8342:520d28b41ea4 1732 "features": ["LWIP"],
Christopher Haster 8332:5fce745004b6 1733 "default_lib": "std",
Christopher Haster 8332:5fce745004b6 1734 "release_versions": ["2", "5"]
Christopher Haster 8332:5fce745004b6 1735 },
Christopher Haster 8332:5fce745004b6 1736 "MAXWSNENV": {
Christopher Haster 8332:5fce745004b6 1737 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1738 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 1739 "macros": ["__SYSTEM_HFX=24000000"],
Christopher Haster 8332:5fce745004b6 1740 "extra_labels": ["Maxim", "MAX32610"],
Christopher Haster 8332:5fce745004b6 1741 "supported_toolchains": ["GCC_ARM", "IAR", "ARM"],
Christopher Haster 8332:5fce745004b6 1742 "device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_PATTERN", "I2C", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "STDIO_MESSAGES"],
Jeremy Brodt 8604:47a33ac5baba 1743 "features": ["BLE"],
Christopher Haster 8332:5fce745004b6 1744 "release_versions": ["2", "5"]
Christopher Haster 8332:5fce745004b6 1745 },
Christopher Haster 8332:5fce745004b6 1746 "MAX32600MBED": {
Christopher Haster 8332:5fce745004b6 1747 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1748 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 1749 "macros": ["__SYSTEM_HFX=24000000"],
Christopher Haster 8332:5fce745004b6 1750 "extra_labels": ["Maxim", "MAX32600"],
Christopher Haster 8332:5fce745004b6 1751 "supported_toolchains": ["GCC_ARM", "IAR", "ARM"],
Christopher Haster 8332:5fce745004b6 1752 "device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_PATTERN", "I2C", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "STDIO_MESSAGES"],
Sarah Marsh 8472:da9bd832dfd1 1753 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 1754 "device_name": "max326000x85"
Christopher Haster 8332:5fce745004b6 1755 },
Christopher Haster 8332:5fce745004b6 1756 "MAX32620HSP": {
Christopher Haster 8332:5fce745004b6 1757 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1758 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 1759 "extra_labels": ["Maxim", "MAX32620"],
Christopher Haster 8332:5fce745004b6 1760 "supported_toolchains": ["GCC_ARM", "IAR", "ARM"],
Christopher Haster 8332:5fce745004b6 1761 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPI_ASYNCH", "STDIO_MESSAGES"],
Jeremy Brodt 8604:47a33ac5baba 1762 "features": ["BLE"],
Christopher Haster 8332:5fce745004b6 1763 "release_versions": ["2", "5"]
Christopher Haster 8332:5fce745004b6 1764 },
Christopher Haster 8332:5fce745004b6 1765 "EFM32GG_STK3700": {
Christopher Haster 8332:5fce745004b6 1766 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1767 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 1768 "macros": ["EFM32GG990F1024"],
Christopher Haster 8332:5fce745004b6 1769 "extra_labels": ["Silicon_Labs", "EFM32"],
Christopher Haster 8332:5fce745004b6 1770 "supported_toolchains": ["GCC_ARM", "ARM", "uARM", "IAR"],
Christopher Haster 8332:5fce745004b6 1771 "progen": {"target": "efm32gg-stk"},
Christopher Haster 8332:5fce745004b6 1772 "device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_PATTERN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 1773 "forced_reset_timeout": 2,
Sarah Marsh 8472:da9bd832dfd1 1774 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 1775 "device_name": "EFM32GG990F1024"
Christopher Haster 8332:5fce745004b6 1776 },
Christopher Haster 8332:5fce745004b6 1777 "EFM32LG_STK3600": {
Christopher Haster 8332:5fce745004b6 1778 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1779 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 1780 "macros": ["EFM32LG990F256"],
Christopher Haster 8332:5fce745004b6 1781 "extra_labels": ["Silicon_Labs", "EFM32"],
Christopher Haster 8332:5fce745004b6 1782 "supported_toolchains": ["GCC_ARM", "ARM", "uARM", "IAR"],
Christopher Haster 8332:5fce745004b6 1783 "device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_PATTERN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 1784 "forced_reset_timeout": 2,
Sarah Marsh 8472:da9bd832dfd1 1785 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 1786 "device_name": "EFM32LG990F256"
Christopher Haster 8332:5fce745004b6 1787 },
Christopher Haster 8332:5fce745004b6 1788 "EFM32WG_STK3800": {
Christopher Haster 8332:5fce745004b6 1789 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1790 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 1791 "macros": ["EFM32WG990F256"],
Christopher Haster 8332:5fce745004b6 1792 "extra_labels": ["Silicon_Labs", "EFM32"],
Christopher Haster 8332:5fce745004b6 1793 "supported_toolchains": ["GCC_ARM", "ARM", "uARM", "IAR"],
Christopher Haster 8332:5fce745004b6 1794 "progen": {"target": "efm32wg-stk"},
Christopher Haster 8332:5fce745004b6 1795 "device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_PATTERN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 1796 "forced_reset_timeout": 2,
Sarah Marsh 8472:da9bd832dfd1 1797 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 1798 "device_name": "EFM32WG990F256"
Christopher Haster 8332:5fce745004b6 1799 },
Christopher Haster 8332:5fce745004b6 1800 "EFM32ZG_STK3200": {
Christopher Haster 8332:5fce745004b6 1801 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1802 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 1803 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 1804 "supported_toolchains": ["GCC_ARM", "uARM", "IAR"],
Christopher Haster 8332:5fce745004b6 1805 "extra_labels": ["Silicon_Labs", "EFM32"],
Christopher Haster 8332:5fce745004b6 1806 "macros": ["EFM32ZG222F32"],
Christopher Haster 8332:5fce745004b6 1807 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 1808 "default_lib": "small",
Christopher Haster 8332:5fce745004b6 1809 "forced_reset_timeout": 2,
Sarah Marsh 8472:da9bd832dfd1 1810 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 1811 "device_name": "EFM32ZG222F32"
Christopher Haster 8332:5fce745004b6 1812 },
Christopher Haster 8332:5fce745004b6 1813 "EFM32HG_STK3400": {
Christopher Haster 8332:5fce745004b6 1814 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1815 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 1816 "default_toolchain": "uARM",
Christopher Haster 8332:5fce745004b6 1817 "supported_toolchains": ["GCC_ARM", "uARM", "IAR"],
Christopher Haster 8332:5fce745004b6 1818 "extra_labels": ["Silicon_Labs", "EFM32"],
Christopher Haster 8332:5fce745004b6 1819 "macros": ["EFM32HG322F64"],
Christopher Haster 8332:5fce745004b6 1820 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 1821 "default_lib": "small",
Christopher Haster 8332:5fce745004b6 1822 "forced_reset_timeout": 2,
Sarah Marsh 8472:da9bd832dfd1 1823 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 1824 "device_name": "EFM32HG322F64"
Christopher Haster 8332:5fce745004b6 1825 },
Christopher Haster 8332:5fce745004b6 1826 "EFM32PG_STK3401": {
Christopher Haster 8332:5fce745004b6 1827 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1828 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 1829 "macros": ["EFM32PG1B200F256GM48"],
Christopher Haster 8332:5fce745004b6 1830 "extra_labels": ["Silicon_Labs", "EFM32"],
Christopher Haster 8332:5fce745004b6 1831 "supported_toolchains": ["GCC_ARM", "ARM", "uARM", "IAR"],
Christopher Haster 8332:5fce745004b6 1832 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 1833 "forced_reset_timeout": 2,
Sarah Marsh 8472:da9bd832dfd1 1834 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 1835 "device_name": "EFM32PG1B100F256GM32"
Christopher Haster 8332:5fce745004b6 1836 },
Christopher Haster 8332:5fce745004b6 1837 "WIZWIKI_W7500": {
Christopher Haster 8332:5fce745004b6 1838 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 1839 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 1840 "extra_labels": ["WIZNET", "W7500x", "WIZwiki_W7500"],
Christopher Haster 8332:5fce745004b6 1841 "supported_toolchains": ["uARM", "ARM"],
Christopher Haster 8332:5fce745004b6 1842 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1843 "device_has": ["ANALOGIN", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 1844 "release_versions": ["2"]
Christopher Haster 8332:5fce745004b6 1845 },
Christopher Haster 8332:5fce745004b6 1846 "WIZWIKI_W7500P": {
Christopher Haster 8332:5fce745004b6 1847 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 1848 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 1849 "extra_labels": ["WIZNET", "W7500x", "WIZwiki_W7500P"],
Christopher Haster 8332:5fce745004b6 1850 "supported_toolchains": ["uARM", "ARM"],
Christopher Haster 8332:5fce745004b6 1851 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1852 "device_has": ["ANALOGIN", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 1853 "release_versions": ["2"]
Christopher Haster 8332:5fce745004b6 1854 },
Christopher Haster 8332:5fce745004b6 1855 "WIZWIKI_W7500ECO": {
Christopher Haster 8332:5fce745004b6 1856 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1857 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 1858 "extra_labels": ["WIZNET", "W7500x", "WIZwiki_W7500ECO"],
Christopher Haster 8332:5fce745004b6 1859 "supported_toolchains": ["uARM", "ARM"],
Christopher Haster 8332:5fce745004b6 1860 "device_has": ["ANALOGIN", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
Christopher Haster 8332:5fce745004b6 1861 "release_versions": ["2"]
Christopher Haster 8332:5fce745004b6 1862 },
Christopher Haster 8332:5fce745004b6 1863 "SAMR21G18A": {
Christopher Haster 8332:5fce745004b6 1864 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1865 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 1866 "macros": ["__SAMR21G18A__", "I2C_MASTER_CALLBACK_MODE=true", "EXTINT_CALLBACK_MODE=true", "USART_CALLBACK_MODE=true", "TC_ASYNC=true"],
Christopher Haster 8332:5fce745004b6 1867 "extra_labels": ["Atmel", "SAM_CortexM0P", "SAMR21"],
Christopher Haster 8332:5fce745004b6 1868 "supported_toolchains": ["GCC_ARM", "ARM", "uARM"],
Christopher Haster 8332:5fce745004b6 1869 "device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH"],
Sarah Marsh 8472:da9bd832dfd1 1870 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 1871 "device_name": "ATSAMR21G18A"
Christopher Haster 8332:5fce745004b6 1872 },
Christopher Haster 8332:5fce745004b6 1873 "SAMD21J18A": {
Christopher Haster 8332:5fce745004b6 1874 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1875 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 1876 "macros": ["__SAMD21J18A__", "I2C_MASTER_CALLBACK_MODE=true", "EXTINT_CALLBACK_MODE=true", "USART_CALLBACK_MODE=true", "TC_ASYNC=true"],
Christopher Haster 8332:5fce745004b6 1877 "extra_labels": ["Atmel", "SAM_CortexM0P", "SAMD21"],
Christopher Haster 8332:5fce745004b6 1878 "supported_toolchains": ["GCC_ARM", "ARM", "uARM"],
Christopher Haster 8332:5fce745004b6 1879 "device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH"],
Sarah Marsh 8472:da9bd832dfd1 1880 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 1881 "device_name" : "ATSAMD21J18A"
Christopher Haster 8332:5fce745004b6 1882 },
Christopher Haster 8332:5fce745004b6 1883 "SAMD21G18A": {
Christopher Haster 8332:5fce745004b6 1884 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1885 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 1886 "macros": ["__SAMD21G18A__", "I2C_MASTER_CALLBACK_MODE=true", "EXTINT_CALLBACK_MODE=true", "USART_CALLBACK_MODE=true", "TC_ASYNC=true"],
Christopher Haster 8332:5fce745004b6 1887 "extra_labels": ["Atmel", "SAM_CortexM0P", "SAMD21"],
Christopher Haster 8332:5fce745004b6 1888 "supported_toolchains": ["GCC_ARM", "ARM", "uARM"],
Christopher Haster 8332:5fce745004b6 1889 "device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH"],
Sarah Marsh 8472:da9bd832dfd1 1890 "release_versions": ["2"],
Sarah Marsh 8472:da9bd832dfd1 1891 "device_name": "ATSAMD21G18A"
Christopher Haster 8332:5fce745004b6 1892 },
Christopher Haster 8332:5fce745004b6 1893 "SAML21J18A": {
Christopher Haster 8332:5fce745004b6 1894 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1895 "core": "Cortex-M0+",
Christopher Haster 8332:5fce745004b6 1896 "macros": ["__SAML21J18A__", "I2C_MASTER_CALLBACK_MODE=true", "EXTINT_CALLBACK_MODE=true", "USART_CALLBACK_MODE=true", "TC_ASYNC=true"],
Christopher Haster 8332:5fce745004b6 1897 "extra_labels": ["Atmel", "SAM_CortexM0P", "SAML21"],
Christopher Haster 8332:5fce745004b6 1898 "supported_toolchains": ["GCC_ARM", "ARM", "uARM"],
Sarah Marsh 8472:da9bd832dfd1 1899 "device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH"],
Sarah Marsh 8472:da9bd832dfd1 1900 "device_name": "ATSAML21J18A"
Christopher Haster 8332:5fce745004b6 1901 },
Christopher Haster 8332:5fce745004b6 1902 "SAMG55J19": {
Christopher Haster 8332:5fce745004b6 1903 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1904 "core": "Cortex-M4",
Christopher Haster 8332:5fce745004b6 1905 "extra_labels": ["Atmel", "SAM_CortexM4", "SAMG55"],
Christopher Haster 8332:5fce745004b6 1906 "macros": ["__SAMG55J19__", "BOARD=75", "I2C_MASTER_CALLBACK_MODE=true", "EXTINT_CALLBACK_MODE=true", "USART_CALLBACK_MODE=true", "TC_ASYNC=true"],
Christopher Haster 8332:5fce745004b6 1907 "supported_toolchains": ["GCC_ARM", "ARM", "uARM"],
Christopher Haster 8332:5fce745004b6 1908 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 1909 "device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH"],
Sarah Marsh 8472:da9bd832dfd1 1910 "default_lib": "std",
Sarah Marsh 8472:da9bd832dfd1 1911 "device_name": "ATSAMG55J19"
Christopher Haster 8332:5fce745004b6 1912 },
Christopher Haster 8332:5fce745004b6 1913 "MCU_NRF51_UNIFIED": {
Christopher Haster 8332:5fce745004b6 1914 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1915 "core": "Cortex-M0",
Christopher Haster 8332:5fce745004b6 1916 "OVERRIDE_BOOTLOADER_FILENAME": "nrf51822_bootloader.hex",
Christopher Haster 8332:5fce745004b6 1917 "macros": [
Christopher Haster 8332:5fce745004b6 1918 "NRF51",
Christopher Haster 8332:5fce745004b6 1919 "TARGET_NRF51822",
Christopher Haster 8332:5fce745004b6 1920 "BLE_STACK_SUPPORT_REQD",
Christopher Haster 8332:5fce745004b6 1921 "SOFTDEVICE_PRESENT",
Christopher Haster 8332:5fce745004b6 1922 "S130",
Christopher Haster 8332:5fce745004b6 1923 "TARGET_MCU_NRF51822"
Christopher Haster 8332:5fce745004b6 1924 ],
Christopher Haster 8332:5fce745004b6 1925 "MERGE_BOOTLOADER": false,
Christopher Haster 8332:5fce745004b6 1926 "extra_labels": ["NORDIC", "MCU_NRF51", "MCU_NRF51822_UNIFIED", "NRF5"],
Christopher Haster 8332:5fce745004b6 1927 "OUTPUT_EXT": "hex",
Christopher Haster 8332:5fce745004b6 1928 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 1929 "supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 1930 "public": false,
Christopher Haster 8332:5fce745004b6 1931 "MERGE_SOFT_DEVICE": true,
Christopher Haster 8332:5fce745004b6 1932 "EXPECTED_SOFTDEVICES_WITH_OFFSETS": [
Christopher Haster 8332:5fce745004b6 1933 {
Christopher Haster 8332:5fce745004b6 1934 "boot": "",
Christopher Haster 8332:5fce745004b6 1935 "name": "s130_nrf51_2.0.0_softdevice.hex",
Christopher Haster 8332:5fce745004b6 1936 "offset": 110592
Christopher Haster 8332:5fce745004b6 1937 }
Christopher Haster 8332:5fce745004b6 1938 ],
Christopher Haster 8332:5fce745004b6 1939 "detect_code": ["1070"],
Christopher Haster 8332:5fce745004b6 1940 "post_binary_hook": {
Christopher Haster 8332:5fce745004b6 1941 "function": "MCU_NRF51Code.binary_hook",
Christopher Haster 8332:5fce745004b6 1942 "toolchains": ["ARM_STD", "GCC_ARM", "IAR"]
Christopher Haster 8332:5fce745004b6 1943 },
Christopher Haster 8332:5fce745004b6 1944 "program_cycle_s": 6,
Christopher Haster 8332:5fce745004b6 1945 "features": ["BLE"],
Sarah Marsh 8472:da9bd832dfd1 1946 "config": {
Christopher Haster 8332:5fce745004b6 1947 "lf_clock_src": {
Christopher Haster 8332:5fce745004b6 1948 "value": "NRF_LF_SRC_XTAL",
Christopher Haster 8332:5fce745004b6 1949 "macro_name": "MBED_CONF_NORDIC_NRF_LF_CLOCK_SRC"
Christopher Haster 8332:5fce745004b6 1950 },
Christopher Haster 8332:5fce745004b6 1951 "uart_hwfc": {
Christopher Haster 8332:5fce745004b6 1952 "help": "Value: 1 for enable, 0 for disable",
Christopher Haster 8332:5fce745004b6 1953 "value": 1,
Christopher Haster 8332:5fce745004b6 1954 "macro_name": "MBED_CONF_NORDIC_UART_HWFC"
Christopher Haster 8332:5fce745004b6 1955 }
Christopher Haster 8332:5fce745004b6 1956 },
Christopher Haster 8332:5fce745004b6 1957 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"]
Christopher Haster 8332:5fce745004b6 1958 },
Christopher Haster 8332:5fce745004b6 1959 "MCU_NRF51_32K_UNIFIED": {
Christopher Haster 8332:5fce745004b6 1960 "inherits": ["MCU_NRF51_UNIFIED"],
Christopher Haster 8332:5fce745004b6 1961 "extra_labels_add": ["MCU_NORDIC_32K", "MCU_NRF51_32K"],
Christopher Haster 8332:5fce745004b6 1962 "macros_add": ["TARGET_MCU_NORDIC_32K", "TARGET_MCU_NRF51_32K"],
Christopher Haster 8332:5fce745004b6 1963 "public": false
Christopher Haster 8332:5fce745004b6 1964 },
Christopher Haster 8332:5fce745004b6 1965 "NRF51_DK": {
Christopher Haster 8332:5fce745004b6 1966 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 1967 "inherits": ["MCU_NRF51_32K_UNIFIED"],
Christopher Haster 8332:5fce745004b6 1968 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPI_ASYNCH", "SPISLAVE"],
Sarah Marsh 8472:da9bd832dfd1 1969 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 1970 "device_name": "nRF51822_xxAA"
Christopher Haster 8332:5fce745004b6 1971 },
Christopher Haster 8332:5fce745004b6 1972 "NRF51_DONGLE": {
Christopher Haster 8332:5fce745004b6 1973 "inherits": ["MCU_NRF51_32K_UNIFIED"],
Christopher Haster 8332:5fce745004b6 1974 "progen": {"target": "nrf51-dongle"},
Mahadevan Mahesh 8366:70aeab6c7eb7 1975 "device_has": ["ERROR_PATTERN", "I2C", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPI_ASYNCH", "SPISLAVE"],
Christopher Haster 8332:5fce745004b6 1976 "release_versions": ["2", "5"]
Christopher Haster 8332:5fce745004b6 1977 },
Christopher Haster 8332:5fce745004b6 1978 "MCU_NRF52": {
Christopher Haster 8332:5fce745004b6 1979 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 1980 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 1981 "macros": ["NRF52", "TARGET_NRF52832", "BLE_STACK_SUPPORT_REQD", "SOFTDEVICE_PRESENT", "S132"],
Christopher Haster 8332:5fce745004b6 1982 "extra_labels": ["NORDIC", "MCU_NRF52", "MCU_NRF52832", "NRF5"],
Christopher Haster 8332:5fce745004b6 1983 "OUTPUT_EXT": "hex",
Christopher Haster 8332:5fce745004b6 1984 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 1985 "supported_toolchains": ["GCC_ARM", "ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 1986 "public": false,
Christopher Haster 8332:5fce745004b6 1987 "detect_code": ["1101"],
Christopher Haster 8332:5fce745004b6 1988 "program_cycle_s": 6,
Christopher Haster 8332:5fce745004b6 1989 "MERGE_SOFT_DEVICE": true,
Christopher Haster 8332:5fce745004b6 1990 "EXPECTED_SOFTDEVICES_WITH_OFFSETS": [
Christopher Haster 8332:5fce745004b6 1991 {
Christopher Haster 8332:5fce745004b6 1992 "boot": "",
Christopher Haster 8332:5fce745004b6 1993 "name": "s132_nrf52_2.0.0_softdevice.hex",
Christopher Haster 8332:5fce745004b6 1994 "offset": 114688
Christopher Haster 8332:5fce745004b6 1995 }
Christopher Haster 8332:5fce745004b6 1996 ],
Christopher Haster 8332:5fce745004b6 1997 "post_binary_hook": {
Christopher Haster 8332:5fce745004b6 1998 "function": "MCU_NRF51Code.binary_hook",
Christopher Haster 8332:5fce745004b6 1999 "toolchains": ["ARM_STD", "GCC_ARM", "IAR"]
Christopher Haster 8332:5fce745004b6 2000 },
Christopher Haster 8332:5fce745004b6 2001 "MERGE_BOOTLOADER": false,
Christopher Haster 8332:5fce745004b6 2002 "features": ["BLE"],
Sarah Marsh 8472:da9bd832dfd1 2003 "config": {
Christopher Haster 8332:5fce745004b6 2004 "lf_clock_src": {
Christopher Haster 8332:5fce745004b6 2005 "value": "NRF_LF_SRC_XTAL",
Christopher Haster 8332:5fce745004b6 2006 "macro_name": "MBED_CONF_NORDIC_NRF_LF_CLOCK_SRC"
Christopher Haster 8332:5fce745004b6 2007 },
Christopher Haster 8332:5fce745004b6 2008 "uart_hwfc": {
Christopher Haster 8332:5fce745004b6 2009 "help": "Value: 1 for enable, 0 for disable",
Christopher Haster 8332:5fce745004b6 2010 "value": 1,
Christopher Haster 8332:5fce745004b6 2011 "macro_name": "MBED_CONF_NORDIC_UART_HWFC"
Christopher Haster 8332:5fce745004b6 2012 }
Christopher Haster 8332:5fce745004b6 2013 }
Christopher Haster 8332:5fce745004b6 2014 },
Christopher Haster 8332:5fce745004b6 2015 "NRF52_DK": {
Christopher Haster 8332:5fce745004b6 2016 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 2017 "inherits": ["MCU_NRF52"],
Sarah Marsh 8472:da9bd832dfd1 2018 "macros_add": ["BOARD_PCA10040", "NRF52_PAN_12", "NRF52_PAN_15", "NRF52_PAN_58", "NRF52_PAN_55", "NRF52_PAN_54", "NRF52_PAN_31", "NRF52_PAN_30", "NRF52_PAN_51", "NRF52_PAN_36", "NRF52_PAN_53", "S132", "CONFIG_GPIO_AS_PINRESET", "BLE_STACK_SUPPORT_REQD", "SWI_DISABLE0", "NRF52_PAN_20", "NRF52_PAN_64", "NRF52_PAN_62", "NRF52_PAN_63"],
Christopher Haster 8332:5fce745004b6 2019 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPI_ASYNCH", "SPISLAVE"],
Sarah Marsh 8507:29edfac555c0 2020 "release_versions": ["2", "5"],
Sarah Marsh 8507:29edfac555c0 2021 "device_name": "nRF52832_xxAA"
Christopher Haster 8332:5fce745004b6 2022 },
Christopher Haster 8332:5fce745004b6 2023 "DELTA_DFBM_NQ620": {
Christopher Haster 8332:5fce745004b6 2024 "supported_form_factors": ["ARDUINO"],
Christopher Haster 8332:5fce745004b6 2025 "inherits": ["MCU_NRF52"],
Christopher Haster 8332:5fce745004b6 2026 "macros_add": ["BOARD_PCA10040", "NRF52_PAN_12", "NRF52_PAN_15", "NRF52_PAN_58", "NRF52_PAN_55", "NRF52_PAN_54", "NRF52_PAN_31", "NRF52_PAN_30", "NRF52_PAN_51", "NRF52_PAN_36", "NRF52_PAN_53", "S132", "CONFIG_GPIO_AS_PINRESET", "BLE_STACK_SUPPORT_REQD", "SWI_DISABLE0", "NRF52_PAN_20", "NRF52_PAN_64", "NRF52_PAN_62", "NRF52_PAN_63"],
Christopher Haster 8332:5fce745004b6 2027 "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPI_ASYNCH", "SPISLAVE"],
Sarah Marsh 8507:29edfac555c0 2028 "release_versions": ["2", "5"],
Sarah Marsh 8507:29edfac555c0 2029 "device_name": "nRF52832_xxAA"
Christopher Haster 8332:5fce745004b6 2030 },
Christopher Haster 8332:5fce745004b6 2031 "BLUEPILL_F103C8": {
Christopher Haster 8332:5fce745004b6 2032 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 2033 "default_toolchain": "GCC_ARM",
Christopher Haster 8332:5fce745004b6 2034 "extra_labels": ["STM", "STM32F1", "STM32F103C8"],
Christopher Haster 8332:5fce745004b6 2035 "supported_toolchains": ["GCC_ARM"],
Christopher Haster 8332:5fce745004b6 2036 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 2037 "device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"]
Christopher Haster 8332:5fce745004b6 2038 },
Christopher Haster 8332:5fce745004b6 2039 "NUMAKER_PFM_NUC472": {
Christopher Haster 8332:5fce745004b6 2040 "core": "Cortex-M4F",
Christopher Haster 8332:5fce745004b6 2041 "default_toolchain": "ARM",
Christopher Haster 8332:5fce745004b6 2042 "extra_labels": ["NUVOTON", "NUC472", "NUMAKER_PFM_NUC472"],
Christopher Haster 8332:5fce745004b6 2043 "is_disk_virtual": true,
Christopher Haster 8332:5fce745004b6 2044 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
Christopher Haster 8332:5fce745004b6 2045 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 2046 "device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "TRNG"],
Christopher Haster 8342:520d28b41ea4 2047 "features": ["LWIP"],
Sarah Marsh 8472:da9bd832dfd1 2048 "release_versions": ["2", "5"],
Sarah Marsh 8472:da9bd832dfd1 2049 "device_name": "NUC472HI8AE"
Mahadevan Mahesh 8366:70aeab6c7eb7 2050 },
Christopher Haster 8332:5fce745004b6 2051 "NCS36510": {
Christopher Haster 8332:5fce745004b6 2052 "inherits": ["Target"],
Christopher Haster 8332:5fce745004b6 2053 "core": "Cortex-M3",
Christopher Haster 8332:5fce745004b6 2054 "extra_labels": ["ONSEMI"],
Christopher Haster 8332:5fce745004b6 2055 "post_binary_hook": {"function": "NCS36510TargetCode.ncs36510_addfib"},
Christopher Haster 8332:5fce745004b6 2056 "macros": ["REVD", "CM3", "CPU_NCS36510", "TARGET_NCS36510"],
Christopher Haster 8332:5fce745004b6 2057 "supported_toolchains": ["GCC_ARM", "ARM", "IAR"],
Laurent MEUNIER 8647:8b0d2777b841 2058 "device_has": ["ANALOGIN", "SERIAL", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "LOWPOWERTIMER"],
Christopher Haster 8332:5fce745004b6 2059 "release_versions": ["2", "5"]
ccli8 8611:5441db5ff596 2060 },
ccli8 8611:5441db5ff596 2061 "NUMAKER_PFM_M453": {
ccli8 8611:5441db5ff596 2062 "core": "Cortex-M4F",
ccli8 8611:5441db5ff596 2063 "default_toolchain": "ARM",
ccli8 8611:5441db5ff596 2064 "extra_labels": ["NUVOTON", "M451", "NUMAKER_PFM_M453"],
ccli8 8611:5441db5ff596 2065 "is_disk_virtual": true,
ccli8 8611:5441db5ff596 2066 "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
ccli8 8611:5441db5ff596 2067 "inherits": ["Target"],
ccli8 8611:5441db5ff596 2068 "progen": {"target": "numaker-pfm-m453"},
ccli8 8611:5441db5ff596 2069 "device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH"],
ccli8 8644:79863cfcbbb0 2070 "release_versions": ["2", "5"],
ccli8 8644:79863cfcbbb0 2071 "device_name": "M453VG6AE"
ccli8 8611:5441db5ff596 2072 }
Christopher Haster 8332:5fce745004b6 2073 }