Important changes to repositories hosted on mbed.com
Mbed hosted mercurial repositories are deprecated and are due to be permanently deleted in July 2026.
To keep a copy of this software download the repository Zip archive or clone locally using Mercurial.
It is also possible to export all your personal repositories from the account settings page.
Dependents: NervousPuppySprintOne NervousPuppySprint2602 Robot WarehouseBot1 ... more
Fork of
mbed
by 
mbed official
core_cm3.h File Reference
CMSIS Cortex-M3 Core Peripheral Access Layer Header File. More...
Go to the source code of this file.
Data Structures | |
| union | APSR_Type |
| Union type to access the Application Program Status Register (APSR). More... | |
| union | IPSR_Type |
| Union type to access the Interrupt Program Status Register (IPSR). More... | |
| union | xPSR_Type |
| Union type to access the Special-Purpose Program Status Registers (xPSR). More... | |
| union | CONTROL_Type |
| Union type to access the Control Registers (CONTROL). More... | |
| struct | NVIC_Type |
| Structure type to access the Nested Vectored Interrupt Controller (NVIC). More... | |
| struct | SCB_Type |
| Structure type to access the System Control Block (SCB). More... | |
| struct | SCnSCB_Type |
| Structure type to access the System Control and ID Register not in the SCB. More... | |
| struct | SysTick_Type |
| Structure type to access the System Timer (SysTick). More... | |
| struct | ITM_Type |
| Structure type to access the Instrumentation Trace Macrocell Register (ITM). More... | |
| struct | DWT_Type |
| Structure type to access the Data Watchpoint and Trace Register (DWT). More... | |
| struct | TPI_Type |
| Structure type to access the Trace Port Interface Register (TPI). More... | |
| struct | MPU_Type |
| Structure type to access the Memory Protection Unit (MPU). More... | |
| struct | CoreDebug_Type |
| Structure type to access the Core Debug Register (CoreDebug). More... | |
Functions | |
| __STATIC_INLINE void | NVIC_SetPriorityGrouping (uint32_t PriorityGroup) |
| Set Priority Grouping. | |
| __STATIC_INLINE uint32_t | NVIC_GetPriorityGrouping (void) |
| Get Priority Grouping. | |
| __STATIC_INLINE void | NVIC_EnableIRQ (IRQn_Type IRQn) |
| Enable External Interrupt. | |
| __STATIC_INLINE void | NVIC_DisableIRQ (IRQn_Type IRQn) |
| Disable External Interrupt. | |
| __STATIC_INLINE uint32_t | NVIC_GetPendingIRQ (IRQn_Type IRQn) |
| Get Pending Interrupt. | |
| __STATIC_INLINE void | NVIC_SetPendingIRQ (IRQn_Type IRQn) |
| Set Pending Interrupt. | |
| __STATIC_INLINE void | NVIC_ClearPendingIRQ (IRQn_Type IRQn) |
| Clear Pending Interrupt. | |
| __STATIC_INLINE uint32_t | NVIC_GetActive (IRQn_Type IRQn) |
| Get Active Interrupt. | |
| __STATIC_INLINE void | NVIC_SetPriority (IRQn_Type IRQn, uint32_t priority) |
| Set Interrupt Priority. | |
| __STATIC_INLINE uint32_t | NVIC_GetPriority (IRQn_Type IRQn) |
| Get Interrupt Priority. | |
| __STATIC_INLINE uint32_t | NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) |
| Encode Priority. | |
| __STATIC_INLINE void | NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint32_t *pSubPriority) |
| Decode Priority. | |
| __STATIC_INLINE void | NVIC_SystemReset (void) |
| System Reset. | |
| __STATIC_INLINE uint32_t | SysTick_Config (uint32_t ticks) |
| System Tick Configuration. | |
| __STATIC_INLINE uint32_t | ITM_SendChar (uint32_t ch) |
| ITM Send Character. | |
| __STATIC_INLINE int32_t | ITM_ReceiveChar (void) |
| ITM Receive Character. | |
| __STATIC_INLINE int32_t | ITM_CheckChar (void) |
| ITM Check Character. | |
Variables | |
| volatile int32_t | ITM_RxBuffer |
Detailed Description
CMSIS Cortex-M3 Core Peripheral Access Layer Header File.
- Version:
- V3.01
- Date:
- 06. March 2012
- Note:
- Copyright (C) 2009-2012 ARM Limited. All rights reserved.
- ARM Limited (ARM) is supplying this software for use with Cortex-M processor based microcontrollers. This file can be freely distributed within development tools that are supporting such ARM based processors.
- THIS SOFTWARE IS PROVIDED "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
Definition in file core_cm3.h.
Generated on Tue Jul 12 2022 11:27:28 by
1.7.2