Dependencies:   TextLCD mbed

Committer:
higedura
Date:
Mon Apr 23 14:59:48 2012 +0000
Revision:
0:f5a5a0e5fefb

        

Who changed what in which revision?

UserRevisionLine numberNew contents of line
higedura 0:f5a5a0e5fefb 1 /**
higedura 0:f5a5a0e5fefb 2 * @author Aaron Berk
higedura 0:f5a5a0e5fefb 3 *
higedura 0:f5a5a0e5fefb 4 * @section LICENSE
higedura 0:f5a5a0e5fefb 5 *
higedura 0:f5a5a0e5fefb 6 * Copyright (c) 2010 ARM Limited
higedura 0:f5a5a0e5fefb 7 *
higedura 0:f5a5a0e5fefb 8 * Permission is hereby granted, free of charge, to any person obtaining a copy
higedura 0:f5a5a0e5fefb 9 * of this software and associated documentation files (the "Software"), to deal
higedura 0:f5a5a0e5fefb 10 * in the Software without restriction, including without limitation the rights
higedura 0:f5a5a0e5fefb 11 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
higedura 0:f5a5a0e5fefb 12 * copies of the Software, and to permit persons to whom the Software is
higedura 0:f5a5a0e5fefb 13 * furnished to do so, subject to the following conditions:
higedura 0:f5a5a0e5fefb 14 *
higedura 0:f5a5a0e5fefb 15 * The above copyright notice and this permission notice shall be included in
higedura 0:f5a5a0e5fefb 16 * all copies or substantial portions of the Software.
higedura 0:f5a5a0e5fefb 17 *
higedura 0:f5a5a0e5fefb 18 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
higedura 0:f5a5a0e5fefb 19 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
higedura 0:f5a5a0e5fefb 20 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
higedura 0:f5a5a0e5fefb 21 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
higedura 0:f5a5a0e5fefb 22 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
higedura 0:f5a5a0e5fefb 23 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
higedura 0:f5a5a0e5fefb 24 * THE SOFTWARE.
higedura 0:f5a5a0e5fefb 25 *
higedura 0:f5a5a0e5fefb 26 * @section DESCRIPTION
higedura 0:f5a5a0e5fefb 27 *
higedura 0:f5a5a0e5fefb 28 * ITG-3200 triple axis, digital interface, gyroscope.
higedura 0:f5a5a0e5fefb 29 *
higedura 0:f5a5a0e5fefb 30 * Datasheet:
higedura 0:f5a5a0e5fefb 31 *
higedura 0:f5a5a0e5fefb 32 * http://invensense.com/mems/gyro/documents/PS-ITG-3200-00-01.4.pdf
higedura 0:f5a5a0e5fefb 33 */
higedura 0:f5a5a0e5fefb 34
higedura 0:f5a5a0e5fefb 35 #ifndef ITG3200_H
higedura 0:f5a5a0e5fefb 36 #define ITG3200_H
higedura 0:f5a5a0e5fefb 37
higedura 0:f5a5a0e5fefb 38 /**
higedura 0:f5a5a0e5fefb 39 * Includes
higedura 0:f5a5a0e5fefb 40 */
higedura 0:f5a5a0e5fefb 41 #include "mbed.h"
higedura 0:f5a5a0e5fefb 42
higedura 0:f5a5a0e5fefb 43 /**
higedura 0:f5a5a0e5fefb 44 * Defines
higedura 0:f5a5a0e5fefb 45 */
higedura 0:f5a5a0e5fefb 46 #define ITG3200_I2C_ADDRESS 0x68 //7-bit address.
higedura 0:f5a5a0e5fefb 47
higedura 0:f5a5a0e5fefb 48 //-----------
higedura 0:f5a5a0e5fefb 49 // Registers
higedura 0:f5a5a0e5fefb 50 //-----------
higedura 0:f5a5a0e5fefb 51 #define WHO_AM_I_REG 0x00
higedura 0:f5a5a0e5fefb 52 #define SMPLRT_DIV_REG 0x15
higedura 0:f5a5a0e5fefb 53 #define DLPF_FS_REG 0x16
higedura 0:f5a5a0e5fefb 54 #define INT_CFG_REG 0x17
higedura 0:f5a5a0e5fefb 55 #define INT_STATUS 0x1A
higedura 0:f5a5a0e5fefb 56 #define TEMP_OUT_H_REG 0x1B
higedura 0:f5a5a0e5fefb 57 #define TEMP_OUT_L_REG 0x1C
higedura 0:f5a5a0e5fefb 58 #define GYRO_XOUT_H_REG 0x1D
higedura 0:f5a5a0e5fefb 59 #define GYRO_XOUT_L_REG 0x1E
higedura 0:f5a5a0e5fefb 60 #define GYRO_YOUT_H_REG 0x1F
higedura 0:f5a5a0e5fefb 61 #define GYRO_YOUT_L_REG 0x20
higedura 0:f5a5a0e5fefb 62 #define GYRO_ZOUT_H_REG 0x21
higedura 0:f5a5a0e5fefb 63 #define GYRO_ZOUT_L_REG 0x22
higedura 0:f5a5a0e5fefb 64 #define PWR_MGM_REG 0x3E
higedura 0:f5a5a0e5fefb 65
higedura 0:f5a5a0e5fefb 66 //----------------------------
higedura 0:f5a5a0e5fefb 67 // Low Pass Filter Bandwidths
higedura 0:f5a5a0e5fefb 68 //----------------------------
higedura 0:f5a5a0e5fefb 69 #define LPFBW_256HZ 0x00
higedura 0:f5a5a0e5fefb 70 #define LPFBW_188HZ 0x01
higedura 0:f5a5a0e5fefb 71 #define LPFBW_98HZ 0x02
higedura 0:f5a5a0e5fefb 72 #define LPFBW_42HZ 0x03
higedura 0:f5a5a0e5fefb 73 #define LPFBW_20HZ 0x04
higedura 0:f5a5a0e5fefb 74 #define LPFBW_10HZ 0x05
higedura 0:f5a5a0e5fefb 75 #define LPFBW_5HZ 0x06
higedura 0:f5a5a0e5fefb 76
higedura 0:f5a5a0e5fefb 77 /**
higedura 0:f5a5a0e5fefb 78 * ITG-3200 triple axis digital gyroscope.
higedura 0:f5a5a0e5fefb 79 */
higedura 0:f5a5a0e5fefb 80 class ITG3200 {
higedura 0:f5a5a0e5fefb 81
higedura 0:f5a5a0e5fefb 82 public:
higedura 0:f5a5a0e5fefb 83
higedura 0:f5a5a0e5fefb 84 /**
higedura 0:f5a5a0e5fefb 85 * Constructor.
higedura 0:f5a5a0e5fefb 86 *
higedura 0:f5a5a0e5fefb 87 * Sets FS_SEL to 0x03 for proper opertaion.
higedura 0:f5a5a0e5fefb 88 *
higedura 0:f5a5a0e5fefb 89 * @param sda - mbed pin to use for the SDA I2C line.
higedura 0:f5a5a0e5fefb 90 * @param scl - mbed pin to use for the SCL I2C line.
higedura 0:f5a5a0e5fefb 91 */
higedura 0:f5a5a0e5fefb 92 ITG3200(PinName sda, PinName scl);
higedura 0:f5a5a0e5fefb 93
higedura 0:f5a5a0e5fefb 94 /**
higedura 0:f5a5a0e5fefb 95 * Get the identity of the device.
higedura 0:f5a5a0e5fefb 96 *
higedura 0:f5a5a0e5fefb 97 * @return The contents of the Who Am I register which contains the I2C
higedura 0:f5a5a0e5fefb 98 * address of the device.
higedura 0:f5a5a0e5fefb 99 */
higedura 0:f5a5a0e5fefb 100 char getWhoAmI(void);
higedura 0:f5a5a0e5fefb 101
higedura 0:f5a5a0e5fefb 102 /**
higedura 0:f5a5a0e5fefb 103 * Set the address of the device.
higedura 0:f5a5a0e5fefb 104 *
higedura 0:f5a5a0e5fefb 105 * @param address The I2C slave address to write to the Who Am I register
higedura 0:f5a5a0e5fefb 106 * on the device.
higedura 0:f5a5a0e5fefb 107 */
higedura 0:f5a5a0e5fefb 108 void setWhoAmI(char address);
higedura 0:f5a5a0e5fefb 109
higedura 0:f5a5a0e5fefb 110 /**
higedura 0:f5a5a0e5fefb 111 * Get the sample rate divider.
higedura 0:f5a5a0e5fefb 112 *
higedura 0:f5a5a0e5fefb 113 * @return The sample rate divider as a number from 0-255.
higedura 0:f5a5a0e5fefb 114 */
higedura 0:f5a5a0e5fefb 115 char getSampleRateDivider(void);
higedura 0:f5a5a0e5fefb 116
higedura 0:f5a5a0e5fefb 117 /**
higedura 0:f5a5a0e5fefb 118 * Set the sample rate divider.
higedura 0:f5a5a0e5fefb 119 *
higedura 0:f5a5a0e5fefb 120 * Fsample = Finternal / (divider + 1), where Finternal = 1kHz or 8kHz,
higedura 0:f5a5a0e5fefb 121 * as decidied by the DLPF_FS register.
higedura 0:f5a5a0e5fefb 122 *
higedura 0:f5a5a0e5fefb 123 * @param The sample rate divider as a number from 0-255.
higedura 0:f5a5a0e5fefb 124 */
higedura 0:f5a5a0e5fefb 125 void setSampleRateDivider(char divider);
higedura 0:f5a5a0e5fefb 126
higedura 0:f5a5a0e5fefb 127 /**
higedura 0:f5a5a0e5fefb 128 * Get the internal sample rate.
higedura 0:f5a5a0e5fefb 129 *
higedura 0:f5a5a0e5fefb 130 * @return The internal sample rate in kHz - either 1 or 8.
higedura 0:f5a5a0e5fefb 131 */
higedura 0:f5a5a0e5fefb 132 int getInternalSampleRate(void);
higedura 0:f5a5a0e5fefb 133
higedura 0:f5a5a0e5fefb 134 /**
higedura 0:f5a5a0e5fefb 135 * Set the low pass filter bandwidth.
higedura 0:f5a5a0e5fefb 136 *
higedura 0:f5a5a0e5fefb 137 * Also used to set the internal sample rate.
higedura 0:f5a5a0e5fefb 138 * Pass the #define bandwidth codes as a parameter.
higedura 0:f5a5a0e5fefb 139 *
higedura 0:f5a5a0e5fefb 140 * 256Hz -> 8kHz internal sample rate.
higedura 0:f5a5a0e5fefb 141 * Everything else -> 1kHz internal rate.
higedura 0:f5a5a0e5fefb 142 *
higedura 0:f5a5a0e5fefb 143 * @param bandwidth Low pass filter bandwidth code
higedura 0:f5a5a0e5fefb 144 */
higedura 0:f5a5a0e5fefb 145 void setLpBandwidth(char bandwidth);
higedura 0:f5a5a0e5fefb 146
higedura 0:f5a5a0e5fefb 147 /**
higedura 0:f5a5a0e5fefb 148 * Get the interrupt configuration.
higedura 0:f5a5a0e5fefb 149 *
higedura 0:f5a5a0e5fefb 150 * See datasheet for register contents details.
higedura 0:f5a5a0e5fefb 151 *
higedura 0:f5a5a0e5fefb 152 * 7 6 5 4
higedura 0:f5a5a0e5fefb 153 * +------+------+--------------+------------------+
higedura 0:f5a5a0e5fefb 154 * | ACTL | OPEN | LATCH_INT_EN | INT_ANYRD_2CLEAR |
higedura 0:f5a5a0e5fefb 155 * +------+------+--------------+------------------+
higedura 0:f5a5a0e5fefb 156 *
higedura 0:f5a5a0e5fefb 157 * 3 2 1 0
higedura 0:f5a5a0e5fefb 158 * +---+------------+------------+---+
higedura 0:f5a5a0e5fefb 159 * | 0 | ITG_RDY_EN | RAW_RDY_EN | 0 |
higedura 0:f5a5a0e5fefb 160 * +---+------------+------------+---+
higedura 0:f5a5a0e5fefb 161 *
higedura 0:f5a5a0e5fefb 162 * ACTL Logic level for INT output pin; 1 = active low, 0 = active high.
higedura 0:f5a5a0e5fefb 163 * OPEN Drive type for INT output pin; 1 = open drain, 0 = push-pull.
higedura 0:f5a5a0e5fefb 164 * LATCH_INT_EN Latch mode; 1 = latch until interrupt is cleared,
higedura 0:f5a5a0e5fefb 165 * 0 = 50us pulse.
higedura 0:f5a5a0e5fefb 166 * INT_ANYRD_2CLEAR Latch clear method; 1 = any register read,
higedura 0:f5a5a0e5fefb 167 * 0 = status register read only.
higedura 0:f5a5a0e5fefb 168 * ITG_RDY_EN Enable interrupt when device is ready,
higedura 0:f5a5a0e5fefb 169 * (PLL ready after changing clock source).
higedura 0:f5a5a0e5fefb 170 * RAW_RDY_EN Enable interrupt when data is available.
higedura 0:f5a5a0e5fefb 171 * 0 Bits 1 and 3 of the INT_CFG register should be zero.
higedura 0:f5a5a0e5fefb 172 *
higedura 0:f5a5a0e5fefb 173 * @return the contents of the INT_CFG register.
higedura 0:f5a5a0e5fefb 174 */
higedura 0:f5a5a0e5fefb 175 char getInterruptConfiguration(void);
higedura 0:f5a5a0e5fefb 176
higedura 0:f5a5a0e5fefb 177 /**
higedura 0:f5a5a0e5fefb 178 * Set the interrupt configuration.
higedura 0:f5a5a0e5fefb 179 *
higedura 0:f5a5a0e5fefb 180 * See datasheet for configuration byte details.
higedura 0:f5a5a0e5fefb 181 *
higedura 0:f5a5a0e5fefb 182 * 7 6 5 4
higedura 0:f5a5a0e5fefb 183 * +------+------+--------------+------------------+
higedura 0:f5a5a0e5fefb 184 * | ACTL | OPEN | LATCH_INT_EN | INT_ANYRD_2CLEAR |
higedura 0:f5a5a0e5fefb 185 * +------+------+--------------+------------------+
higedura 0:f5a5a0e5fefb 186 *
higedura 0:f5a5a0e5fefb 187 * 3 2 1 0
higedura 0:f5a5a0e5fefb 188 * +---+------------+------------+---+
higedura 0:f5a5a0e5fefb 189 * | 0 | ITG_RDY_EN | RAW_RDY_EN | 0 |
higedura 0:f5a5a0e5fefb 190 * +---+------------+------------+---+
higedura 0:f5a5a0e5fefb 191 *
higedura 0:f5a5a0e5fefb 192 * ACTL Logic level for INT output pin; 1 = active low, 0 = active high.
higedura 0:f5a5a0e5fefb 193 * OPEN Drive type for INT output pin; 1 = open drain, 0 = push-pull.
higedura 0:f5a5a0e5fefb 194 * LATCH_INT_EN Latch mode; 1 = latch until interrupt is cleared,
higedura 0:f5a5a0e5fefb 195 * 0 = 50us pulse.
higedura 0:f5a5a0e5fefb 196 * INT_ANYRD_2CLEAR Latch clear method; 1 = any register read,
higedura 0:f5a5a0e5fefb 197 * 0 = status register read only.
higedura 0:f5a5a0e5fefb 198 * ITG_RDY_EN Enable interrupt when device is ready,
higedura 0:f5a5a0e5fefb 199 * (PLL ready after changing clock source).
higedura 0:f5a5a0e5fefb 200 * RAW_RDY_EN Enable interrupt when data is available.
higedura 0:f5a5a0e5fefb 201 * 0 Bits 1 and 3 of the INT_CFG register should be zero.
higedura 0:f5a5a0e5fefb 202 *
higedura 0:f5a5a0e5fefb 203 * @param config Configuration byte to write to INT_CFG register.
higedura 0:f5a5a0e5fefb 204 */
higedura 0:f5a5a0e5fefb 205 void setInterruptConfiguration(char config);
higedura 0:f5a5a0e5fefb 206
higedura 0:f5a5a0e5fefb 207 /**
higedura 0:f5a5a0e5fefb 208 * Check the ITG_RDY bit of the INT_STATUS register.
higedura 0:f5a5a0e5fefb 209 *
higedura 0:f5a5a0e5fefb 210 * @return True if the ITG_RDY bit is set, corresponding to PLL ready,
higedura 0:f5a5a0e5fefb 211 * false if the ITG_RDY bit is not set, corresponding to PLL not
higedura 0:f5a5a0e5fefb 212 * ready.
higedura 0:f5a5a0e5fefb 213 */
higedura 0:f5a5a0e5fefb 214 bool isPllReady(void);
higedura 0:f5a5a0e5fefb 215
higedura 0:f5a5a0e5fefb 216 /**
higedura 0:f5a5a0e5fefb 217 * Check the RAW_DATA_RDY bit of the INT_STATUS register.
higedura 0:f5a5a0e5fefb 218 *
higedura 0:f5a5a0e5fefb 219 * @return True if the RAW_DATA_RDY bit is set, corresponding to new data
higedura 0:f5a5a0e5fefb 220 * in the sensor registers, false if the RAW_DATA_RDY bit is not
higedura 0:f5a5a0e5fefb 221 * set, corresponding to no new data yet in the sensor registers.
higedura 0:f5a5a0e5fefb 222 */
higedura 0:f5a5a0e5fefb 223 bool isRawDataReady(void);
higedura 0:f5a5a0e5fefb 224
higedura 0:f5a5a0e5fefb 225 /**
higedura 0:f5a5a0e5fefb 226 * Get the temperature of the device.
higedura 0:f5a5a0e5fefb 227 *
higedura 0:f5a5a0e5fefb 228 * @return The temperature in degrees celsius.
higedura 0:f5a5a0e5fefb 229 */
higedura 0:f5a5a0e5fefb 230 float getTemperature(void);
higedura 0:f5a5a0e5fefb 231
higedura 0:f5a5a0e5fefb 232 /**
higedura 0:f5a5a0e5fefb 233 * Get the output for the x-axis gyroscope.
higedura 0:f5a5a0e5fefb 234 *
higedura 0:f5a5a0e5fefb 235 * Typical sensitivity is 14.375 LSB/(degrees/sec).
higedura 0:f5a5a0e5fefb 236 *
higedura 0:f5a5a0e5fefb 237 * @return The output on the x-axis in raw ADC counts.
higedura 0:f5a5a0e5fefb 238 */
higedura 0:f5a5a0e5fefb 239 int getGyroX(void);
higedura 0:f5a5a0e5fefb 240
higedura 0:f5a5a0e5fefb 241 /**
higedura 0:f5a5a0e5fefb 242 * Get the output for the y-axis gyroscope.
higedura 0:f5a5a0e5fefb 243 *
higedura 0:f5a5a0e5fefb 244 * Typical sensitivity is 14.375 LSB/(degrees/sec).
higedura 0:f5a5a0e5fefb 245 *
higedura 0:f5a5a0e5fefb 246 * @return The output on the y-axis in raw ADC counts.
higedura 0:f5a5a0e5fefb 247 */
higedura 0:f5a5a0e5fefb 248 int getGyroY(void);
higedura 0:f5a5a0e5fefb 249
higedura 0:f5a5a0e5fefb 250 /**
higedura 0:f5a5a0e5fefb 251 * Get the output on the z-axis gyroscope.
higedura 0:f5a5a0e5fefb 252 *
higedura 0:f5a5a0e5fefb 253 * Typical sensitivity is 14.375 LSB/(degrees/sec).
higedura 0:f5a5a0e5fefb 254 *
higedura 0:f5a5a0e5fefb 255 * @return The output on the z-axis in raw ADC counts.
higedura 0:f5a5a0e5fefb 256 */
higedura 0:f5a5a0e5fefb 257 int getGyroZ(void);
higedura 0:f5a5a0e5fefb 258
higedura 0:f5a5a0e5fefb 259 /**
higedura 0:f5a5a0e5fefb 260 * Get the power management configuration.
higedura 0:f5a5a0e5fefb 261 *
higedura 0:f5a5a0e5fefb 262 * See the datasheet for register contents details.
higedura 0:f5a5a0e5fefb 263 *
higedura 0:f5a5a0e5fefb 264 * 7 6 5 4
higedura 0:f5a5a0e5fefb 265 * +---------+-------+---------+---------+
higedura 0:f5a5a0e5fefb 266 * | H_RESET | SLEEP | STBY_XG | STBY_YG |
higedura 0:f5a5a0e5fefb 267 * +---------+-------+---------+---------+
higedura 0:f5a5a0e5fefb 268 *
higedura 0:f5a5a0e5fefb 269 * 3 2 1 0
higedura 0:f5a5a0e5fefb 270 * +---------+----------+----------+----------+
higedura 0:f5a5a0e5fefb 271 * | STBY_ZG | CLK_SEL2 | CLK_SEL1 | CLK_SEL0 |
higedura 0:f5a5a0e5fefb 272 * +---------+----------+----------+----------+
higedura 0:f5a5a0e5fefb 273 *
higedura 0:f5a5a0e5fefb 274 * H_RESET Reset device and internal registers to the power-up-default settings.
higedura 0:f5a5a0e5fefb 275 * SLEEP Enable low power sleep mode.
higedura 0:f5a5a0e5fefb 276 * STBY_XG Put gyro X in standby mode (1=standby, 0=normal).
higedura 0:f5a5a0e5fefb 277 * STBY_YG Put gyro Y in standby mode (1=standby, 0=normal).
higedura 0:f5a5a0e5fefb 278 * STBY_ZG Put gyro Z in standby mode (1=standby, 0=normal).
higedura 0:f5a5a0e5fefb 279 * CLK_SEL Select device clock source:
higedura 0:f5a5a0e5fefb 280 *
higedura 0:f5a5a0e5fefb 281 * CLK_SEL | Clock Source
higedura 0:f5a5a0e5fefb 282 * --------+--------------
higedura 0:f5a5a0e5fefb 283 * 0 Internal oscillator
higedura 0:f5a5a0e5fefb 284 * 1 PLL with X Gyro reference
higedura 0:f5a5a0e5fefb 285 * 2 PLL with Y Gyro reference
higedura 0:f5a5a0e5fefb 286 * 3 PLL with Z Gyro reference
higedura 0:f5a5a0e5fefb 287 * 4 PLL with external 32.768kHz reference
higedura 0:f5a5a0e5fefb 288 * 5 PLL with external 19.2MHz reference
higedura 0:f5a5a0e5fefb 289 * 6 Reserved
higedura 0:f5a5a0e5fefb 290 * 7 Reserved
higedura 0:f5a5a0e5fefb 291 *
higedura 0:f5a5a0e5fefb 292 * @return The contents of the PWR_MGM register.
higedura 0:f5a5a0e5fefb 293 */
higedura 0:f5a5a0e5fefb 294 char getPowerManagement(void);
higedura 0:f5a5a0e5fefb 295
higedura 0:f5a5a0e5fefb 296 /**
higedura 0:f5a5a0e5fefb 297 * Set power management configuration.
higedura 0:f5a5a0e5fefb 298 *
higedura 0:f5a5a0e5fefb 299 * See the datasheet for configuration byte details
higedura 0:f5a5a0e5fefb 300 *
higedura 0:f5a5a0e5fefb 301 * 7 6 5 4
higedura 0:f5a5a0e5fefb 302 * +---------+-------+---------+---------+
higedura 0:f5a5a0e5fefb 303 * | H_RESET | SLEEP | STBY_XG | STBY_YG |
higedura 0:f5a5a0e5fefb 304 * +---------+-------+---------+---------+
higedura 0:f5a5a0e5fefb 305 *
higedura 0:f5a5a0e5fefb 306 * 3 2 1 0
higedura 0:f5a5a0e5fefb 307 * +---------+----------+----------+----------+
higedura 0:f5a5a0e5fefb 308 * | STBY_ZG | CLK_SEL2 | CLK_SEL1 | CLK_SEL0 |
higedura 0:f5a5a0e5fefb 309 * +---------+----------+----------+----------+
higedura 0:f5a5a0e5fefb 310 *
higedura 0:f5a5a0e5fefb 311 * H_RESET Reset device and internal registers to the power-up-default settings.
higedura 0:f5a5a0e5fefb 312 * SLEEP Enable low power sleep mode.
higedura 0:f5a5a0e5fefb 313 * STBY_XG Put gyro X in standby mode (1=standby, 0=normal).
higedura 0:f5a5a0e5fefb 314 * STBY_YG Put gyro Y in standby mode (1=standby, 0=normal).
higedura 0:f5a5a0e5fefb 315 * STBY_ZG Put gyro Z in standby mode (1=standby, 0=normal).
higedura 0:f5a5a0e5fefb 316 * CLK_SEL Select device clock source:
higedura 0:f5a5a0e5fefb 317 *
higedura 0:f5a5a0e5fefb 318 * CLK_SEL | Clock Source
higedura 0:f5a5a0e5fefb 319 * --------+--------------
higedura 0:f5a5a0e5fefb 320 * 0 Internal oscillator
higedura 0:f5a5a0e5fefb 321 * 1 PLL with X Gyro reference
higedura 0:f5a5a0e5fefb 322 * 2 PLL with Y Gyro reference
higedura 0:f5a5a0e5fefb 323 * 3 PLL with Z Gyro reference
higedura 0:f5a5a0e5fefb 324 * 4 PLL with external 32.768kHz reference
higedura 0:f5a5a0e5fefb 325 * 5 PLL with external 19.2MHz reference
higedura 0:f5a5a0e5fefb 326 * 6 Reserved
higedura 0:f5a5a0e5fefb 327 * 7 Reserved
higedura 0:f5a5a0e5fefb 328 *
higedura 0:f5a5a0e5fefb 329 * @param config The configuration byte to write to the PWR_MGM register.
higedura 0:f5a5a0e5fefb 330 */
higedura 0:f5a5a0e5fefb 331 void setPowerManagement(char config);
higedura 0:f5a5a0e5fefb 332
higedura 0:f5a5a0e5fefb 333 private:
higedura 0:f5a5a0e5fefb 334
higedura 0:f5a5a0e5fefb 335 I2C i2c_;
higedura 0:f5a5a0e5fefb 336
higedura 0:f5a5a0e5fefb 337 };
higedura 0:f5a5a0e5fefb 338
higedura 0:f5a5a0e5fefb 339 #endif /* ITG3200_H */