Rob Kluin / nRF51822

Important changes to repositories hosted on mbed.com

Mbed hosted mercurial repositories are deprecated and are due to be permanently deleted in July 2026.

To keep a copy of this software download the repository Zip archive or clone locally using Mercurial.

It is also possible to export all your personal repositories from the account settings page.

Fork of nRF51822 by Nordic Semiconductor

nordic-sdk/components/drivers_nrf/hal/nrf51.h@370:295f76db798e, 2015-07-06 (annotated)

Committer:
rgrover1
Date:
Mon Jul 06 10:13:26 2015 +0100
Revision:
370:295f76db798e
Parent:
362:6fa0d4d555f6
Child:
371:8f7d2137727a
Synchronized with git rev 9f72c4ba

Author: Rohit Grover

Release 0.3.7

=============



This is a minor set of enhancements mostly around reduce our global static

memory footprint.



Enhancements

~~~~~~~~~~~~



* Reduce the maximum number of CHARACTERISTICS and DESCRIPTORS that can be

  handled. This has memory implications for static global memory. It should

  be possible to re-architect our solution for add_characteristic() to not

  require these limits; hopefully we'll get there soon.



* Move nRF51GattServer::getInstance() into a .cpp file; same for nRF51Gap::getInstance().



* Reduce max bonds to managed by device-manager to 4; this has memory implications for static global memory.



* Reduce pStorage command queue size to 2; this has memory implications for static global memory.



* Replace uses of deprecated Gap::addr_type_t with Gap::AddressType_t.



* Some UUID-related types have moved into UUID class. Minor changes were needed to work around build errors.



Bugfixes

~~~~~~~~



* None.

Who changed what in which revision?

UserRevisionLine numberNew contents of line
rgrover1 370:295f76db798e 1
rgrover1 370:295f76db798e 2 /****************************************************************************************************//**
rgrover1 370:295f76db798e 3 * @file nRF51.h
rgrover1 370:295f76db798e 4 *
rgrover1 370:295f76db798e 5 * @brief CMSIS Cortex-M0 Peripheral Access Layer Header File for
rgrover1 370:295f76db798e 6 * nRF51 from Nordic Semiconductor.
rgrover1 370:295f76db798e 7 *
rgrover1 370:295f76db798e 8 * @version V522
rgrover1 370:295f76db798e 9 * @date 31. October 2014
rgrover1 370:295f76db798e 10 *
rgrover1 370:295f76db798e 11 * @note Generated with SVDConv V2.81d
rgrover1 370:295f76db798e 12 * from CMSIS SVD File 'nRF51.xml' Version 522,
rgrover1 370:295f76db798e 13 *
rgrover1 370:295f76db798e 14 * @par Copyright (c) 2013, Nordic Semiconductor ASA
rgrover1 370:295f76db798e 15 * All rights reserved.
rgrover1 370:295f76db798e 16 *
rgrover1 370:295f76db798e 17 * Redistribution and use in source and binary forms, with or without
rgrover1 370:295f76db798e 18 * modification, are permitted provided that the following conditions are met:
rgrover1 370:295f76db798e 19 *
rgrover1 370:295f76db798e 20 * * Redistributions of source code must retain the above copyright notice, this
rgrover1 370:295f76db798e 21 * list of conditions and the following disclaimer.
rgrover1 370:295f76db798e 22 *
rgrover1 370:295f76db798e 23 * * Redistributions in binary form must reproduce the above copyright notice,
rgrover1 370:295f76db798e 24 * this list of conditions and the following disclaimer in the documentation
rgrover1 370:295f76db798e 25 * and/or other materials provided with the distribution.
rgrover1 370:295f76db798e 26 *
rgrover1 370:295f76db798e 27 * * Neither the name of Nordic Semiconductor ASA nor the names of its
rgrover1 370:295f76db798e 28 * contributors may be used to endorse or promote products derived from
rgrover1 370:295f76db798e 29 * this software without specific prior written permission.
rgrover1 370:295f76db798e 30 *
rgrover1 370:295f76db798e 31 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
rgrover1 370:295f76db798e 32 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
rgrover1 370:295f76db798e 33 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
rgrover1 370:295f76db798e 34 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
rgrover1 370:295f76db798e 35 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
rgrover1 370:295f76db798e 36 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
rgrover1 370:295f76db798e 37 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
rgrover1 370:295f76db798e 38 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
rgrover1 370:295f76db798e 39 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
rgrover1 370:295f76db798e 40 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
rgrover1 370:295f76db798e 41 *
rgrover1 370:295f76db798e 42 *
rgrover1 370:295f76db798e 43 *******************************************************************************************************/
rgrover1 370:295f76db798e 44
rgrover1 370:295f76db798e 45
rgrover1 370:295f76db798e 46
rgrover1 370:295f76db798e 47 /** @addtogroup Nordic Semiconductor
rgrover1 370:295f76db798e 48 * @{
rgrover1 370:295f76db798e 49 */
rgrover1 370:295f76db798e 50
rgrover1 370:295f76db798e 51 /** @addtogroup nRF51
rgrover1 370:295f76db798e 52 * @{
rgrover1 370:295f76db798e 53 */
rgrover1 370:295f76db798e 54
rgrover1 370:295f76db798e 55 #ifndef NRF51_H
rgrover1 370:295f76db798e 56 #define NRF51_H
rgrover1 370:295f76db798e 57
rgrover1 370:295f76db798e 58 #ifdef __cplusplus
rgrover1 370:295f76db798e 59 extern "C" {
rgrover1 370:295f76db798e 60 #endif
rgrover1 370:295f76db798e 61
rgrover1 370:295f76db798e 62
rgrover1 370:295f76db798e 63 /* ------------------------- Interrupt Number Definition ------------------------ */
rgrover1 370:295f76db798e 64
rgrover1 370:295f76db798e 65 typedef enum {
rgrover1 370:295f76db798e 66 /* ------------------- Cortex-M0 Processor Exceptions Numbers ------------------- */
rgrover1 370:295f76db798e 67 Reset_IRQn = -15, /*!< 1 Reset Vector, invoked on Power up and warm reset */
rgrover1 370:295f76db798e 68 NonMaskableInt_IRQn = -14, /*!< 2 Non maskable Interrupt, cannot be stopped or preempted */
rgrover1 370:295f76db798e 69 HardFault_IRQn = -13, /*!< 3 Hard Fault, all classes of Fault */
rgrover1 370:295f76db798e 70 SVCall_IRQn = -5, /*!< 11 System Service Call via SVC instruction */
rgrover1 370:295f76db798e 71 DebugMonitor_IRQn = -4, /*!< 12 Debug Monitor */
rgrover1 370:295f76db798e 72 PendSV_IRQn = -2, /*!< 14 Pendable request for system service */
rgrover1 370:295f76db798e 73 SysTick_IRQn = -1, /*!< 15 System Tick Timer */
rgrover1 370:295f76db798e 74 /* ---------------------- nRF51 Specific Interrupt Numbers ---------------------- */
rgrover1 370:295f76db798e 75 POWER_CLOCK_IRQn = 0, /*!< 0 POWER_CLOCK */
rgrover1 370:295f76db798e 76 RADIO_IRQn = 1, /*!< 1 RADIO */
rgrover1 370:295f76db798e 77 UART0_IRQn = 2, /*!< 2 UART0 */
rgrover1 370:295f76db798e 78 SPI0_TWI0_IRQn = 3, /*!< 3 SPI0_TWI0 */
rgrover1 370:295f76db798e 79 SPI1_TWI1_IRQn = 4, /*!< 4 SPI1_TWI1 */
rgrover1 370:295f76db798e 80 GPIOTE_IRQn = 6, /*!< 6 GPIOTE */
rgrover1 370:295f76db798e 81 ADC_IRQn = 7, /*!< 7 ADC */
rgrover1 370:295f76db798e 82 TIMER0_IRQn = 8, /*!< 8 TIMER0 */
rgrover1 370:295f76db798e 83 TIMER1_IRQn = 9, /*!< 9 TIMER1 */
rgrover1 370:295f76db798e 84 TIMER2_IRQn = 10, /*!< 10 TIMER2 */
rgrover1 370:295f76db798e 85 RTC0_IRQn = 11, /*!< 11 RTC0 */
rgrover1 370:295f76db798e 86 TEMP_IRQn = 12, /*!< 12 TEMP */
rgrover1 370:295f76db798e 87 RNG_IRQn = 13, /*!< 13 RNG */
rgrover1 370:295f76db798e 88 ECB_IRQn = 14, /*!< 14 ECB */
rgrover1 370:295f76db798e 89 CCM_AAR_IRQn = 15, /*!< 15 CCM_AAR */
rgrover1 370:295f76db798e 90 WDT_IRQn = 16, /*!< 16 WDT */
rgrover1 370:295f76db798e 91 RTC1_IRQn = 17, /*!< 17 RTC1 */
rgrover1 370:295f76db798e 92 QDEC_IRQn = 18, /*!< 18 QDEC */
rgrover1 370:295f76db798e 93 LPCOMP_IRQn = 19, /*!< 19 LPCOMP */
rgrover1 370:295f76db798e 94 SWI0_IRQn = 20, /*!< 20 SWI0 */
rgrover1 370:295f76db798e 95 SWI1_IRQn = 21, /*!< 21 SWI1 */
rgrover1 370:295f76db798e 96 SWI2_IRQn = 22, /*!< 22 SWI2 */
rgrover1 370:295f76db798e 97 SWI3_IRQn = 23, /*!< 23 SWI3 */
rgrover1 370:295f76db798e 98 SWI4_IRQn = 24, /*!< 24 SWI4 */
rgrover1 370:295f76db798e 99 SWI5_IRQn = 25 /*!< 25 SWI5 */
rgrover1 370:295f76db798e 100 } IRQn_Type;
rgrover1 370:295f76db798e 101
rgrover1 370:295f76db798e 102
rgrover1 370:295f76db798e 103 /** @addtogroup Configuration_of_CMSIS
rgrover1 370:295f76db798e 104 * @{
rgrover1 370:295f76db798e 105 */
rgrover1 370:295f76db798e 106
rgrover1 370:295f76db798e 107
rgrover1 370:295f76db798e 108 /* ================================================================================ */
rgrover1 370:295f76db798e 109 /* ================ Processor and Core Peripheral Section ================ */
rgrover1 370:295f76db798e 110 /* ================================================================================ */
rgrover1 370:295f76db798e 111
rgrover1 370:295f76db798e 112 /* ----------------Configuration of the Cortex-M0 Processor and Core Peripherals---------------- */
rgrover1 370:295f76db798e 113 #define __CM0_REV 0x0301 /*!< Cortex-M0 Core Revision */
rgrover1 370:295f76db798e 114 #define __MPU_PRESENT 0 /*!< MPU present or not */
rgrover1 370:295f76db798e 115 #define __NVIC_PRIO_BITS 2 /*!< Number of Bits used for Priority Levels */
rgrover1 370:295f76db798e 116 #define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */
rgrover1 370:295f76db798e 117 /** @} */ /* End of group Configuration_of_CMSIS */
rgrover1 370:295f76db798e 118
rgrover1 370:295f76db798e 119 #include "core_cm0.h" /*!< Cortex-M0 processor and core peripherals */
rgrover1 370:295f76db798e 120 #include "system_nrf51.h" /*!< nRF51 System */
rgrover1 370:295f76db798e 121
rgrover1 370:295f76db798e 122
rgrover1 370:295f76db798e 123 /* ================================================================================ */
rgrover1 370:295f76db798e 124 /* ================ Device Specific Peripheral Section ================ */
rgrover1 370:295f76db798e 125 /* ================================================================================ */
rgrover1 370:295f76db798e 126
rgrover1 370:295f76db798e 127
rgrover1 370:295f76db798e 128 /** @addtogroup Device_Peripheral_Registers
rgrover1 370:295f76db798e 129 * @{
rgrover1 370:295f76db798e 130 */
rgrover1 370:295f76db798e 131
rgrover1 370:295f76db798e 132
rgrover1 370:295f76db798e 133 /* ------------------- Start of section using anonymous unions ------------------ */
rgrover1 370:295f76db798e 134 #if defined(__CC_ARM)
rgrover1 370:295f76db798e 135 #pragma push
rgrover1 370:295f76db798e 136 #pragma anon_unions
rgrover1 370:295f76db798e 137 #elif defined(__ICCARM__)
rgrover1 370:295f76db798e 138 #pragma language=extended
rgrover1 370:295f76db798e 139 #elif defined(__GNUC__)
rgrover1 370:295f76db798e 140 /* anonymous unions are enabled by default */
rgrover1 370:295f76db798e 141 #elif defined(__TMS470__)
rgrover1 370:295f76db798e 142 /* anonymous unions are enabled by default */
rgrover1 370:295f76db798e 143 #elif defined(__TASKING__)
rgrover1 370:295f76db798e 144 #pragma warning 586
rgrover1 370:295f76db798e 145 #else
rgrover1 370:295f76db798e 146 #warning Not supported compiler type
rgrover1 370:295f76db798e 147 #endif
rgrover1 370:295f76db798e 148
rgrover1 370:295f76db798e 149
rgrover1 370:295f76db798e 150 typedef struct {
rgrover1 370:295f76db798e 151 __IO uint32_t CPU0; /*!< Configurable priority configuration register for CPU0. */
rgrover1 370:295f76db798e 152 __IO uint32_t SPIS1; /*!< Configurable priority configuration register for SPIS1. */
rgrover1 370:295f76db798e 153 __IO uint32_t RADIO; /*!< Configurable priority configuration register for RADIO. */
rgrover1 370:295f76db798e 154 __IO uint32_t ECB; /*!< Configurable priority configuration register for ECB. */
rgrover1 370:295f76db798e 155 __IO uint32_t CCM; /*!< Configurable priority configuration register for CCM. */
rgrover1 370:295f76db798e 156 __IO uint32_t AAR; /*!< Configurable priority configuration register for AAR. */
rgrover1 370:295f76db798e 157 } AMLI_RAMPRI_Type;
rgrover1 370:295f76db798e 158
rgrover1 370:295f76db798e 159 typedef struct {
rgrover1 370:295f76db798e 160 __IO uint32_t SCK; /*!< Pin select for SCK. */
rgrover1 370:295f76db798e 161 __IO uint32_t MOSI; /*!< Pin select for MOSI. */
rgrover1 370:295f76db798e 162 __IO uint32_t MISO; /*!< Pin select for MISO. */
rgrover1 370:295f76db798e 163 } SPIM_PSEL_Type;
rgrover1 370:295f76db798e 164
rgrover1 370:295f76db798e 165 typedef struct {
rgrover1 370:295f76db798e 166 __IO uint32_t PTR; /*!< Data pointer. */
rgrover1 370:295f76db798e 167 __IO uint32_t MAXCNT; /*!< Maximum number of buffer bytes to receive. */
rgrover1 370:295f76db798e 168 __I uint32_t AMOUNT; /*!< Number of bytes received in the last transaction. */
rgrover1 370:295f76db798e 169 } SPIM_RXD_Type;
rgrover1 370:295f76db798e 170
rgrover1 370:295f76db798e 171 typedef struct {
rgrover1 370:295f76db798e 172 __IO uint32_t PTR; /*!< Data pointer. */
rgrover1 370:295f76db798e 173 __IO uint32_t MAXCNT; /*!< Maximum number of buffer bytes to send. */
rgrover1 370:295f76db798e 174 __I uint32_t AMOUNT; /*!< Number of bytes sent in the last transaction. */
rgrover1 370:295f76db798e 175 } SPIM_TXD_Type;
rgrover1 370:295f76db798e 176
rgrover1 370:295f76db798e 177 typedef struct {
rgrover1 370:295f76db798e 178 __O uint32_t EN; /*!< Enable channel group. */
rgrover1 370:295f76db798e 179 __O uint32_t DIS; /*!< Disable channel group. */
rgrover1 370:295f76db798e 180 } PPI_TASKS_CHG_Type;
rgrover1 370:295f76db798e 181
rgrover1 370:295f76db798e 182 typedef struct {
rgrover1 370:295f76db798e 183 __IO uint32_t EEP; /*!< Channel event end-point. */
rgrover1 370:295f76db798e 184 __IO uint32_t TEP; /*!< Channel task end-point. */
rgrover1 370:295f76db798e 185 } PPI_CH_Type;
rgrover1 370:295f76db798e 186
rgrover1 370:295f76db798e 187 typedef struct {
rgrover1 370:295f76db798e 188 __I uint32_t PART; /*!< Part code */
rgrover1 370:295f76db798e 189 __I uint32_t VARIANT; /*!< Part variant */
rgrover1 370:295f76db798e 190 __I uint32_t PACKAGE; /*!< Package option */
rgrover1 370:295f76db798e 191 __I uint32_t RAM; /*!< RAM variant */
rgrover1 370:295f76db798e 192 __I uint32_t FLASH; /*!< Flash variant */
rgrover1 370:295f76db798e 193 __I uint32_t RESERVED[3]; /*!< Reserved */
rgrover1 370:295f76db798e 194 } FICR_INFO_Type;
rgrover1 370:295f76db798e 195
rgrover1 370:295f76db798e 196
rgrover1 370:295f76db798e 197 /* ================================================================================ */
rgrover1 370:295f76db798e 198 /* ================ POWER ================ */
rgrover1 370:295f76db798e 199 /* ================================================================================ */
rgrover1 370:295f76db798e 200
rgrover1 370:295f76db798e 201
rgrover1 370:295f76db798e 202 /**
rgrover1 370:295f76db798e 203 * @brief Power Control. (POWER)
rgrover1 370:295f76db798e 204 */
rgrover1 370:295f76db798e 205
rgrover1 370:295f76db798e 206 typedef struct { /*!< POWER Structure */
rgrover1 370:295f76db798e 207 __I uint32_t RESERVED0[30];
rgrover1 370:295f76db798e 208 __O uint32_t TASKS_CONSTLAT; /*!< Enable constant latency mode. */
rgrover1 370:295f76db798e 209 __O uint32_t TASKS_LOWPWR; /*!< Enable low power mode (variable latency). */
rgrover1 370:295f76db798e 210 __I uint32_t RESERVED1[34];
rgrover1 370:295f76db798e 211 __IO uint32_t EVENTS_POFWARN; /*!< Power failure warning. */
rgrover1 370:295f76db798e 212 __I uint32_t RESERVED2[126];
rgrover1 370:295f76db798e 213 __IO uint32_t INTENSET; /*!< Interrupt enable set register. */
rgrover1 370:295f76db798e 214 __IO uint32_t INTENCLR; /*!< Interrupt enable clear register. */
rgrover1 370:295f76db798e 215 __I uint32_t RESERVED3[61];
rgrover1 370:295f76db798e 216 __IO uint32_t RESETREAS; /*!< Reset reason. */
rgrover1 370:295f76db798e 217 __I uint32_t RESERVED4[9];
rgrover1 370:295f76db798e 218 __I uint32_t RAMSTATUS; /*!< Ram status register. */
rgrover1 370:295f76db798e 219 __I uint32_t RESERVED5[53];
rgrover1 370:295f76db798e 220 __O uint32_t SYSTEMOFF; /*!< System off register. */
rgrover1 370:295f76db798e 221 __I uint32_t RESERVED6[3];
rgrover1 370:295f76db798e 222 __IO uint32_t POFCON; /*!< Power failure configuration. */
rgrover1 370:295f76db798e 223 __I uint32_t RESERVED7[2];
rgrover1 370:295f76db798e 224 __IO uint32_t GPREGRET; /*!< General purpose retention register. This register is a retained
rgrover1 370:295f76db798e 225 register. */
rgrover1 370:295f76db798e 226 __I uint32_t RESERVED8;
rgrover1 370:295f76db798e 227 __IO uint32_t RAMON; /*!< Ram on/off. */
rgrover1 370:295f76db798e 228 __I uint32_t RESERVED9[7];
rgrover1 370:295f76db798e 229 __IO uint32_t RESET; /*!< Pin reset functionality configuration register. This register
rgrover1 370:295f76db798e 230 is a retained register. */
rgrover1 370:295f76db798e 231 __I uint32_t RESERVED10[3];
rgrover1 370:295f76db798e 232 __IO uint32_t RAMONB; /*!< Ram on/off. */
rgrover1 370:295f76db798e 233 __I uint32_t RESERVED11[8];
rgrover1 370:295f76db798e 234 __IO uint32_t DCDCEN; /*!< DCDC converter enable configuration register. */
rgrover1 370:295f76db798e 235 __I uint32_t RESERVED12[291];
rgrover1 370:295f76db798e 236 __IO uint32_t DCDCFORCE; /*!< DCDC power-up force register. */
rgrover1 370:295f76db798e 237 } NRF_POWER_Type;
rgrover1 370:295f76db798e 238
rgrover1 370:295f76db798e 239
rgrover1 370:295f76db798e 240 /* ================================================================================ */
rgrover1 370:295f76db798e 241 /* ================ CLOCK ================ */
rgrover1 370:295f76db798e 242 /* ================================================================================ */
rgrover1 370:295f76db798e 243
rgrover1 370:295f76db798e 244
rgrover1 370:295f76db798e 245 /**
rgrover1 370:295f76db798e 246 * @brief Clock control. (CLOCK)
rgrover1 370:295f76db798e 247 */
rgrover1 370:295f76db798e 248
rgrover1 370:295f76db798e 249 typedef struct { /*!< CLOCK Structure */
rgrover1 370:295f76db798e 250 __O uint32_t TASKS_HFCLKSTART; /*!< Start HFCLK clock source. */
rgrover1 370:295f76db798e 251 __O uint32_t TASKS_HFCLKSTOP; /*!< Stop HFCLK clock source. */
rgrover1 370:295f76db798e 252 __O uint32_t TASKS_LFCLKSTART; /*!< Start LFCLK clock source. */
rgrover1 370:295f76db798e 253 __O uint32_t TASKS_LFCLKSTOP; /*!< Stop LFCLK clock source. */
rgrover1 370:295f76db798e 254 __O uint32_t TASKS_CAL; /*!< Start calibration of LFCLK RC oscillator. */
rgrover1 370:295f76db798e 255 __O uint32_t TASKS_CTSTART; /*!< Start calibration timer. */
rgrover1 370:295f76db798e 256 __O uint32_t TASKS_CTSTOP; /*!< Stop calibration timer. */
rgrover1 370:295f76db798e 257 __I uint32_t RESERVED0[57];
rgrover1 370:295f76db798e 258 __IO uint32_t EVENTS_HFCLKSTARTED; /*!< HFCLK oscillator started. */
rgrover1 370:295f76db798e 259 __IO uint32_t EVENTS_LFCLKSTARTED; /*!< LFCLK oscillator started. */
rgrover1 370:295f76db798e 260 __I uint32_t RESERVED1;
rgrover1 370:295f76db798e 261 __IO uint32_t EVENTS_DONE; /*!< Calibration of LFCLK RC oscillator completed. */
rgrover1 370:295f76db798e 262 __IO uint32_t EVENTS_CTTO; /*!< Calibration timer timeout. */
rgrover1 370:295f76db798e 263 __I uint32_t RESERVED2[124];
rgrover1 370:295f76db798e 264 __IO uint32_t INTENSET; /*!< Interrupt enable set register. */
rgrover1 370:295f76db798e 265 __IO uint32_t INTENCLR; /*!< Interrupt enable clear register. */
rgrover1 370:295f76db798e 266 __I uint32_t RESERVED3[63];
rgrover1 370:295f76db798e 267 __I uint32_t HFCLKRUN; /*!< Task HFCLKSTART trigger status. */
rgrover1 370:295f76db798e 268 __I uint32_t HFCLKSTAT; /*!< High frequency clock status. */
rgrover1 370:295f76db798e 269 __I uint32_t RESERVED4;
rgrover1 370:295f76db798e 270 __I uint32_t LFCLKRUN; /*!< Task LFCLKSTART triggered status. */
rgrover1 370:295f76db798e 271 __I uint32_t LFCLKSTAT; /*!< Low frequency clock status. */
rgrover1 370:295f76db798e 272 __I uint32_t LFCLKSRCCOPY; /*!< Clock source for the LFCLK clock, set when task LKCLKSTART is
rgrover1 370:295f76db798e 273 triggered. */
rgrover1 370:295f76db798e 274 __I uint32_t RESERVED5[62];
rgrover1 370:295f76db798e 275 __IO uint32_t LFCLKSRC; /*!< Clock source for the LFCLK clock. */
rgrover1 370:295f76db798e 276 __I uint32_t RESERVED6[7];
rgrover1 370:295f76db798e 277 __IO uint32_t CTIV; /*!< Calibration timer interval. */
rgrover1 370:295f76db798e 278 __I uint32_t RESERVED7[5];
rgrover1 370:295f76db798e 279 __IO uint32_t XTALFREQ; /*!< Crystal frequency. */
rgrover1 370:295f76db798e 280 } NRF_CLOCK_Type;
rgrover1 370:295f76db798e 281
rgrover1 370:295f76db798e 282
rgrover1 370:295f76db798e 283 /* ================================================================================ */
rgrover1 370:295f76db798e 284 /* ================ MPU ================ */
rgrover1 370:295f76db798e 285 /* ================================================================================ */
rgrover1 370:295f76db798e 286
rgrover1 370:295f76db798e 287
rgrover1 370:295f76db798e 288 /**
rgrover1 370:295f76db798e 289 * @brief Memory Protection Unit. (MPU)
rgrover1 370:295f76db798e 290 */
rgrover1 370:295f76db798e 291
rgrover1 370:295f76db798e 292 typedef struct { /*!< MPU Structure */
rgrover1 370:295f76db798e 293 __I uint32_t RESERVED0[330];
rgrover1 370:295f76db798e 294 __IO uint32_t PERR0; /*!< Configuration of peripherals in mpu regions. */
rgrover1 370:295f76db798e 295 __IO uint32_t RLENR0; /*!< Length of RAM region 0. */
rgrover1 370:295f76db798e 296 __I uint32_t RESERVED1[52];
rgrover1 370:295f76db798e 297 __IO uint32_t PROTENSET0; /*!< Erase and write protection bit enable set register. */
rgrover1 370:295f76db798e 298 __IO uint32_t PROTENSET1; /*!< Erase and write protection bit enable set register. */
rgrover1 370:295f76db798e 299 __IO uint32_t DISABLEINDEBUG; /*!< Disable erase and write protection mechanism in debug mode. */
rgrover1 370:295f76db798e 300 __IO uint32_t PROTBLOCKSIZE; /*!< Erase and write protection block size. */
rgrover1 370:295f76db798e 301 } NRF_MPU_Type;
rgrover1 370:295f76db798e 302
rgrover1 370:295f76db798e 303
rgrover1 370:295f76db798e 304 /* ================================================================================ */
rgrover1 370:295f76db798e 305 /* ================ PU ================ */
rgrover1 370:295f76db798e 306 /* ================================================================================ */
rgrover1 370:295f76db798e 307
rgrover1 370:295f76db798e 308
rgrover1 370:295f76db798e 309 /**
rgrover1 370:295f76db798e 310 * @brief Patch unit. (PU)
rgrover1 370:295f76db798e 311 */
rgrover1 370:295f76db798e 312
rgrover1 370:295f76db798e 313 typedef struct { /*!< PU Structure */
rgrover1 370:295f76db798e 314 __I uint32_t RESERVED0[448];
rgrover1 370:295f76db798e 315 __IO uint32_t REPLACEADDR[8]; /*!< Address of first instruction to replace. */
rgrover1 370:295f76db798e 316 __I uint32_t RESERVED1[24];
rgrover1 370:295f76db798e 317 __IO uint32_t PATCHADDR[8]; /*!< Relative address of patch instructions. */
rgrover1 370:295f76db798e 318 __I uint32_t RESERVED2[24];
rgrover1 370:295f76db798e 319 __IO uint32_t PATCHEN; /*!< Patch enable register. */
rgrover1 370:295f76db798e 320 __IO uint32_t PATCHENSET; /*!< Patch enable register. */
rgrover1 370:295f76db798e 321 __IO uint32_t PATCHENCLR; /*!< Patch disable register. */
rgrover1 370:295f76db798e 322 } NRF_PU_Type;
rgrover1 370:295f76db798e 323
rgrover1 370:295f76db798e 324
rgrover1 370:295f76db798e 325 /* ================================================================================ */
rgrover1 370:295f76db798e 326 /* ================ AMLI ================ */
rgrover1 370:295f76db798e 327 /* ================================================================================ */
rgrover1 370:295f76db798e 328
rgrover1 370:295f76db798e 329
rgrover1 370:295f76db798e 330 /**
rgrover1 370:295f76db798e 331 * @brief AHB Multi-Layer Interface. (AMLI)
rgrover1 370:295f76db798e 332 */
rgrover1 370:295f76db798e 333
rgrover1 370:295f76db798e 334 typedef struct { /*!< AMLI Structure */
rgrover1 370:295f76db798e 335 __I uint32_t RESERVED0[896];
rgrover1 370:295f76db798e 336 AMLI_RAMPRI_Type RAMPRI; /*!< RAM configurable priority configuration structure. */
rgrover1 370:295f76db798e 337 } NRF_AMLI_Type;
rgrover1 370:295f76db798e 338
rgrover1 370:295f76db798e 339
rgrover1 370:295f76db798e 340 /* ================================================================================ */
rgrover1 370:295f76db798e 341 /* ================ RADIO ================ */
rgrover1 370:295f76db798e 342 /* ================================================================================ */
rgrover1 370:295f76db798e 343
rgrover1 370:295f76db798e 344
rgrover1 370:295f76db798e 345 /**
rgrover1 370:295f76db798e 346 * @brief The radio. (RADIO)
rgrover1 370:295f76db798e 347 */
rgrover1 370:295f76db798e 348
rgrover1 370:295f76db798e 349 typedef struct { /*!< RADIO Structure */
rgrover1 370:295f76db798e 350 __O uint32_t TASKS_TXEN; /*!< Enable radio in TX mode. */
rgrover1 370:295f76db798e 351 __O uint32_t TASKS_RXEN; /*!< Enable radio in RX mode. */
rgrover1 370:295f76db798e 352 __O uint32_t TASKS_START; /*!< Start radio. */
rgrover1 370:295f76db798e 353 __O uint32_t TASKS_STOP; /*!< Stop radio. */
rgrover1 370:295f76db798e 354 __O uint32_t TASKS_DISABLE; /*!< Disable radio. */
rgrover1 370:295f76db798e 355 __O uint32_t TASKS_RSSISTART; /*!< Start the RSSI and take one sample of the receive signal strength. */
rgrover1 370:295f76db798e 356 __O uint32_t TASKS_RSSISTOP; /*!< Stop the RSSI measurement. */
rgrover1 370:295f76db798e 357 __O uint32_t TASKS_BCSTART; /*!< Start the bit counter. */
rgrover1 370:295f76db798e 358 __O uint32_t TASKS_BCSTOP; /*!< Stop the bit counter. */
rgrover1 370:295f76db798e 359 __I uint32_t RESERVED0[55];
rgrover1 370:295f76db798e 360 __IO uint32_t EVENTS_READY; /*!< Ready event. */
rgrover1 370:295f76db798e 361 __IO uint32_t EVENTS_ADDRESS; /*!< Address event. */
rgrover1 370:295f76db798e 362 __IO uint32_t EVENTS_PAYLOAD; /*!< Payload event. */
rgrover1 370:295f76db798e 363 __IO uint32_t EVENTS_END; /*!< End event. */
rgrover1 370:295f76db798e 364 __IO uint32_t EVENTS_DISABLED; /*!< Disable event. */
rgrover1 370:295f76db798e 365 __IO uint32_t EVENTS_DEVMATCH; /*!< A device address match occurred on the last received packet. */
rgrover1 370:295f76db798e 366 __IO uint32_t EVENTS_DEVMISS; /*!< No device address match occurred on the last received packet. */
rgrover1 370:295f76db798e 367 __IO uint32_t EVENTS_RSSIEND; /*!< Sampling of the receive signal strength complete. A new RSSI
rgrover1 370:295f76db798e 368 sample is ready for readout at the RSSISAMPLE register. */
rgrover1 370:295f76db798e 369 __I uint32_t RESERVED1[2];
rgrover1 370:295f76db798e 370 __IO uint32_t EVENTS_BCMATCH; /*!< Bit counter reached bit count value specified in BC register. */
rgrover1 370:295f76db798e 371 __I uint32_t RESERVED2[53];
rgrover1 370:295f76db798e 372 __IO uint32_t SHORTS; /*!< Shortcuts for the radio. */
rgrover1 370:295f76db798e 373 __I uint32_t RESERVED3[64];
rgrover1 370:295f76db798e 374 __IO uint32_t INTENSET; /*!< Interrupt enable set register. */
rgrover1 370:295f76db798e 375 __IO uint32_t INTENCLR; /*!< Interrupt enable clear register. */
rgrover1 370:295f76db798e 376 __I uint32_t RESERVED4[61];
rgrover1 370:295f76db798e 377 __I uint32_t CRCSTATUS; /*!< CRC status of received packet. */
rgrover1 370:295f76db798e 378 __I uint32_t CD; /*!< Carrier detect. */
rgrover1 370:295f76db798e 379 __I uint32_t RXMATCH; /*!< Received address. */
rgrover1 370:295f76db798e 380 __I uint32_t RXCRC; /*!< Received CRC. */
rgrover1 370:295f76db798e 381 __I uint32_t DAI; /*!< Device address match index. */
rgrover1 370:295f76db798e 382 __I uint32_t RESERVED5[60];
rgrover1 370:295f76db798e 383 __IO uint32_t PACKETPTR; /*!< Packet pointer. Decision point: START task. */
rgrover1 370:295f76db798e 384 __IO uint32_t FREQUENCY; /*!< Frequency. */
rgrover1 370:295f76db798e 385 __IO uint32_t TXPOWER; /*!< Output power. */
rgrover1 370:295f76db798e 386 __IO uint32_t MODE; /*!< Data rate and modulation. */
rgrover1 370:295f76db798e 387 __IO uint32_t PCNF0; /*!< Packet configuration 0. */
rgrover1 370:295f76db798e 388 __IO uint32_t PCNF1; /*!< Packet configuration 1. */
rgrover1 370:295f76db798e 389 __IO uint32_t BASE0; /*!< Radio base address 0. Decision point: START task. */
rgrover1 370:295f76db798e 390 __IO uint32_t BASE1; /*!< Radio base address 1. Decision point: START task. */
rgrover1 370:295f76db798e 391 __IO uint32_t PREFIX0; /*!< Prefixes bytes for logical addresses 0 to 3. */
rgrover1 370:295f76db798e 392 __IO uint32_t PREFIX1; /*!< Prefixes bytes for logical addresses 4 to 7. */
rgrover1 370:295f76db798e 393 __IO uint32_t TXADDRESS; /*!< Transmit address select. */
rgrover1 370:295f76db798e 394 __IO uint32_t RXADDRESSES; /*!< Receive address select. */
rgrover1 370:295f76db798e 395 __IO uint32_t CRCCNF; /*!< CRC configuration. */
rgrover1 370:295f76db798e 396 __IO uint32_t CRCPOLY; /*!< CRC polynomial. */
rgrover1 370:295f76db798e 397 __IO uint32_t CRCINIT; /*!< CRC initial value. */
rgrover1 370:295f76db798e 398 __IO uint32_t TEST; /*!< Test features enable register. */
rgrover1 370:295f76db798e 399 __IO uint32_t TIFS; /*!< Inter Frame Spacing in microseconds. */
rgrover1 370:295f76db798e 400 __I uint32_t RSSISAMPLE; /*!< RSSI sample. */
rgrover1 370:295f76db798e 401 __I uint32_t RESERVED6;
rgrover1 370:295f76db798e 402 __I uint32_t STATE; /*!< Current radio state. */
rgrover1 370:295f76db798e 403 __IO uint32_t DATAWHITEIV; /*!< Data whitening initial value. */
rgrover1 370:295f76db798e 404 __I uint32_t RESERVED7[2];
rgrover1 370:295f76db798e 405 __IO uint32_t BCC; /*!< Bit counter compare. */
rgrover1 370:295f76db798e 406 __I uint32_t RESERVED8[39];
rgrover1 370:295f76db798e 407 __IO uint32_t DAB[8]; /*!< Device address base segment. */
rgrover1 370:295f76db798e 408 __IO uint32_t DAP[8]; /*!< Device address prefix. */
rgrover1 370:295f76db798e 409 __IO uint32_t DACNF; /*!< Device address match configuration. */
rgrover1 370:295f76db798e 410 __I uint32_t RESERVED9[56];
rgrover1 370:295f76db798e 411 __IO uint32_t OVERRIDE0; /*!< Trim value override register 0. */
rgrover1 370:295f76db798e 412 __IO uint32_t OVERRIDE1; /*!< Trim value override register 1. */
rgrover1 370:295f76db798e 413 __IO uint32_t OVERRIDE2; /*!< Trim value override register 2. */
rgrover1 370:295f76db798e 414 __IO uint32_t OVERRIDE3; /*!< Trim value override register 3. */
rgrover1 370:295f76db798e 415 __IO uint32_t OVERRIDE4; /*!< Trim value override register 4. */
rgrover1 370:295f76db798e 416 __I uint32_t RESERVED10[561];
rgrover1 370:295f76db798e 417 __IO uint32_t POWER; /*!< Peripheral power control. */
rgrover1 370:295f76db798e 418 } NRF_RADIO_Type;
rgrover1 370:295f76db798e 419
rgrover1 370:295f76db798e 420
rgrover1 370:295f76db798e 421 /* ================================================================================ */
rgrover1 370:295f76db798e 422 /* ================ UART ================ */
rgrover1 370:295f76db798e 423 /* ================================================================================ */
rgrover1 370:295f76db798e 424
rgrover1 370:295f76db798e 425
rgrover1 370:295f76db798e 426 /**
rgrover1 370:295f76db798e 427 * @brief Universal Asynchronous Receiver/Transmitter. (UART)
rgrover1 370:295f76db798e 428 */
rgrover1 370:295f76db798e 429
rgrover1 370:295f76db798e 430 typedef struct { /*!< UART Structure */
rgrover1 370:295f76db798e 431 __O uint32_t TASKS_STARTRX; /*!< Start UART receiver. */
rgrover1 370:295f76db798e 432 __O uint32_t TASKS_STOPRX; /*!< Stop UART receiver. */
rgrover1 370:295f76db798e 433 __O uint32_t TASKS_STARTTX; /*!< Start UART transmitter. */
rgrover1 370:295f76db798e 434 __O uint32_t TASKS_STOPTX; /*!< Stop UART transmitter. */
rgrover1 370:295f76db798e 435 __I uint32_t RESERVED0[3];
rgrover1 370:295f76db798e 436 __O uint32_t TASKS_SUSPEND; /*!< Suspend UART. */
rgrover1 370:295f76db798e 437 __I uint32_t RESERVED1[56];
rgrover1 370:295f76db798e 438 __IO uint32_t EVENTS_CTS; /*!< CTS activated. */
rgrover1 370:295f76db798e 439 __IO uint32_t EVENTS_NCTS; /*!< CTS deactivated. */
rgrover1 370:295f76db798e 440 __IO uint32_t EVENTS_RXDRDY; /*!< Data received in RXD. */
rgrover1 370:295f76db798e 441 __I uint32_t RESERVED2[4];
rgrover1 370:295f76db798e 442 __IO uint32_t EVENTS_TXDRDY; /*!< Data sent from TXD. */
rgrover1 370:295f76db798e 443 __I uint32_t RESERVED3;
rgrover1 370:295f76db798e 444 __IO uint32_t EVENTS_ERROR; /*!< Error detected. */
rgrover1 370:295f76db798e 445 __I uint32_t RESERVED4[7];
rgrover1 370:295f76db798e 446 __IO uint32_t EVENTS_RXTO; /*!< Receiver timeout. */
rgrover1 370:295f76db798e 447 __I uint32_t RESERVED5[46];
rgrover1 370:295f76db798e 448 __IO uint32_t SHORTS; /*!< Shortcuts for UART. */
rgrover1 370:295f76db798e 449 __I uint32_t RESERVED6[64];
rgrover1 370:295f76db798e 450 __IO uint32_t INTENSET; /*!< Interrupt enable set register. */
rgrover1 370:295f76db798e 451 __IO uint32_t INTENCLR; /*!< Interrupt enable clear register. */
rgrover1 370:295f76db798e 452 __I uint32_t RESERVED7[93];
rgrover1 370:295f76db798e 453 __IO uint32_t ERRORSRC; /*!< Error source. Write error field to 1 to clear error. */
rgrover1 370:295f76db798e 454 __I uint32_t RESERVED8[31];
rgrover1 370:295f76db798e 455 __IO uint32_t ENABLE; /*!< Enable UART and acquire IOs. */
rgrover1 370:295f76db798e 456 __I uint32_t RESERVED9;
rgrover1 370:295f76db798e 457 __IO uint32_t PSELRTS; /*!< Pin select for RTS. */
rgrover1 370:295f76db798e 458 __IO uint32_t PSELTXD; /*!< Pin select for TXD. */
rgrover1 370:295f76db798e 459 __IO uint32_t PSELCTS; /*!< Pin select for CTS. */
rgrover1 370:295f76db798e 460 __IO uint32_t PSELRXD; /*!< Pin select for RXD. */
rgrover1 370:295f76db798e 461 __I uint32_t RXD; /*!< RXD register. On read action the buffer pointer is displaced.
rgrover1 370:295f76db798e 462 Once read the character is consumed. If read when no character
rgrover1 370:295f76db798e 463 available, the UART will stop working. */
rgrover1 370:295f76db798e 464 __O uint32_t TXD; /*!< TXD register. */
rgrover1 370:295f76db798e 465 __I uint32_t RESERVED10;
rgrover1 370:295f76db798e 466 __IO uint32_t BAUDRATE; /*!< UART Baudrate. */
rgrover1 370:295f76db798e 467 __I uint32_t RESERVED11[17];
rgrover1 370:295f76db798e 468 __IO uint32_t CONFIG; /*!< Configuration of parity and hardware flow control register. */
rgrover1 370:295f76db798e 469 __I uint32_t RESERVED12[675];
rgrover1 370:295f76db798e 470 __IO uint32_t POWER; /*!< Peripheral power control. */
rgrover1 370:295f76db798e 471 } NRF_UART_Type;
rgrover1 370:295f76db798e 472
rgrover1 370:295f76db798e 473
rgrover1 370:295f76db798e 474 /* ================================================================================ */
rgrover1 370:295f76db798e 475 /* ================ SPI ================ */
rgrover1 370:295f76db798e 476 /* ================================================================================ */
rgrover1 370:295f76db798e 477
rgrover1 370:295f76db798e 478
rgrover1 370:295f76db798e 479 /**
rgrover1 370:295f76db798e 480 * @brief SPI master 0. (SPI)
rgrover1 370:295f76db798e 481 */
rgrover1 370:295f76db798e 482
rgrover1 370:295f76db798e 483 typedef struct { /*!< SPI Structure */
rgrover1 370:295f76db798e 484 __I uint32_t RESERVED0[66];
rgrover1 370:295f76db798e 485 __IO uint32_t EVENTS_READY; /*!< TXD byte sent and RXD byte received. */
rgrover1 370:295f76db798e 486 __I uint32_t RESERVED1[126];
rgrover1 370:295f76db798e 487 __IO uint32_t INTENSET; /*!< Interrupt enable set register. */
rgrover1 370:295f76db798e 488 __IO uint32_t INTENCLR; /*!< Interrupt enable clear register. */
rgrover1 370:295f76db798e 489 __I uint32_t RESERVED2[125];
rgrover1 370:295f76db798e 490 __IO uint32_t ENABLE; /*!< Enable SPI. */
rgrover1 370:295f76db798e 491 __I uint32_t RESERVED3;
rgrover1 370:295f76db798e 492 __IO uint32_t PSELSCK; /*!< Pin select for SCK. */
rgrover1 370:295f76db798e 493 __IO uint32_t PSELMOSI; /*!< Pin select for MOSI. */
rgrover1 370:295f76db798e 494 __IO uint32_t PSELMISO; /*!< Pin select for MISO. */
rgrover1 370:295f76db798e 495 __I uint32_t RESERVED4;
rgrover1 370:295f76db798e 496 __I uint32_t RXD; /*!< RX data. */
rgrover1 370:295f76db798e 497 __IO uint32_t TXD; /*!< TX data. */
rgrover1 370:295f76db798e 498 __I uint32_t RESERVED5;
rgrover1 370:295f76db798e 499 __IO uint32_t FREQUENCY; /*!< SPI frequency */
rgrover1 370:295f76db798e 500 __I uint32_t RESERVED6[11];
rgrover1 370:295f76db798e 501 __IO uint32_t CONFIG; /*!< Configuration register. */
rgrover1 370:295f76db798e 502 __I uint32_t RESERVED7[681];
rgrover1 370:295f76db798e 503 __IO uint32_t POWER; /*!< Peripheral power control. */
rgrover1 370:295f76db798e 504 } NRF_SPI_Type;
rgrover1 370:295f76db798e 505
rgrover1 370:295f76db798e 506
rgrover1 370:295f76db798e 507 /* ================================================================================ */
rgrover1 370:295f76db798e 508 /* ================ TWI ================ */
rgrover1 370:295f76db798e 509 /* ================================================================================ */
rgrover1 370:295f76db798e 510
rgrover1 370:295f76db798e 511
rgrover1 370:295f76db798e 512 /**
rgrover1 370:295f76db798e 513 * @brief Two-wire interface master 0. (TWI)
rgrover1 370:295f76db798e 514 */
rgrover1 370:295f76db798e 515
rgrover1 370:295f76db798e 516 typedef struct { /*!< TWI Structure */
rgrover1 370:295f76db798e 517 __O uint32_t TASKS_STARTRX; /*!< Start 2-Wire master receive sequence. */
rgrover1 370:295f76db798e 518 __I uint32_t RESERVED0;
rgrover1 370:295f76db798e 519 __O uint32_t TASKS_STARTTX; /*!< Start 2-Wire master transmit sequence. */
rgrover1 370:295f76db798e 520 __I uint32_t RESERVED1[2];
rgrover1 370:295f76db798e 521 __O uint32_t TASKS_STOP; /*!< Stop 2-Wire transaction. */
rgrover1 370:295f76db798e 522 __I uint32_t RESERVED2;
rgrover1 370:295f76db798e 523 __O uint32_t TASKS_SUSPEND; /*!< Suspend 2-Wire transaction. */
rgrover1 370:295f76db798e 524 __O uint32_t TASKS_RESUME; /*!< Resume 2-Wire transaction. */
rgrover1 370:295f76db798e 525 __I uint32_t RESERVED3[56];
rgrover1 370:295f76db798e 526 __IO uint32_t EVENTS_STOPPED; /*!< Two-wire stopped. */
rgrover1 370:295f76db798e 527 __IO uint32_t EVENTS_RXDREADY; /*!< Two-wire ready to deliver new RXD byte received. */
rgrover1 370:295f76db798e 528 __I uint32_t RESERVED4[4];
rgrover1 370:295f76db798e 529 __IO uint32_t EVENTS_TXDSENT; /*!< Two-wire finished sending last TXD byte. */
rgrover1 370:295f76db798e 530 __I uint32_t RESERVED5;
rgrover1 370:295f76db798e 531 __IO uint32_t EVENTS_ERROR; /*!< Two-wire error detected. */
rgrover1 370:295f76db798e 532 __I uint32_t RESERVED6[4];
rgrover1 370:295f76db798e 533 __IO uint32_t EVENTS_BB; /*!< Two-wire byte boundary. */
rgrover1 370:295f76db798e 534 __I uint32_t RESERVED7[3];
rgrover1 370:295f76db798e 535 __IO uint32_t EVENTS_SUSPENDED; /*!< Two-wire suspended. */
rgrover1 370:295f76db798e 536 __I uint32_t RESERVED8[45];
rgrover1 370:295f76db798e 537 __IO uint32_t SHORTS; /*!< Shortcuts for TWI. */
rgrover1 370:295f76db798e 538 __I uint32_t RESERVED9[64];
rgrover1 370:295f76db798e 539 __IO uint32_t INTENSET; /*!< Interrupt enable set register. */
rgrover1 370:295f76db798e 540 __IO uint32_t INTENCLR; /*!< Interrupt enable clear register. */
rgrover1 370:295f76db798e 541 __I uint32_t RESERVED10[110];
rgrover1 370:295f76db798e 542 __IO uint32_t ERRORSRC; /*!< Two-wire error source. Write error field to 1 to clear error. */
rgrover1 370:295f76db798e 543 __I uint32_t RESERVED11[14];
rgrover1 370:295f76db798e 544 __IO uint32_t ENABLE; /*!< Enable two-wire master. */
rgrover1 370:295f76db798e 545 __I uint32_t RESERVED12;
rgrover1 370:295f76db798e 546 __IO uint32_t PSELSCL; /*!< Pin select for SCL. */
rgrover1 370:295f76db798e 547 __IO uint32_t PSELSDA; /*!< Pin select for SDA. */
rgrover1 370:295f76db798e 548 __I uint32_t RESERVED13[2];
rgrover1 370:295f76db798e 549 __I uint32_t RXD; /*!< RX data register. */
rgrover1 370:295f76db798e 550 __IO uint32_t TXD; /*!< TX data register. */
rgrover1 370:295f76db798e 551 __I uint32_t RESERVED14;
rgrover1 370:295f76db798e 552 __IO uint32_t FREQUENCY; /*!< Two-wire frequency. */
rgrover1 370:295f76db798e 553 __I uint32_t RESERVED15[24];
rgrover1 370:295f76db798e 554 __IO uint32_t ADDRESS; /*!< Address used in the two-wire transfer. */
rgrover1 370:295f76db798e 555 __I uint32_t RESERVED16[668];
rgrover1 370:295f76db798e 556 __IO uint32_t POWER; /*!< Peripheral power control. */
rgrover1 370:295f76db798e 557 } NRF_TWI_Type;
rgrover1 370:295f76db798e 558
rgrover1 370:295f76db798e 559
rgrover1 370:295f76db798e 560 /* ================================================================================ */
rgrover1 370:295f76db798e 561 /* ================ SPIS ================ */
rgrover1 370:295f76db798e 562 /* ================================================================================ */
rgrover1 370:295f76db798e 563
rgrover1 370:295f76db798e 564
rgrover1 370:295f76db798e 565 /**
rgrover1 370:295f76db798e 566 * @brief SPI slave 1. (SPIS)
rgrover1 370:295f76db798e 567 */
rgrover1 370:295f76db798e 568
rgrover1 370:295f76db798e 569 typedef struct { /*!< SPIS Structure */
rgrover1 370:295f76db798e 570 __I uint32_t RESERVED0[9];
rgrover1 370:295f76db798e 571 __O uint32_t TASKS_ACQUIRE; /*!< Acquire SPI semaphore. */
rgrover1 370:295f76db798e 572 __O uint32_t TASKS_RELEASE; /*!< Release SPI semaphore. */
rgrover1 370:295f76db798e 573 __I uint32_t RESERVED1[54];
rgrover1 370:295f76db798e 574 __IO uint32_t EVENTS_END; /*!< Granted transaction completed. */
rgrover1 370:295f76db798e 575 __I uint32_t RESERVED2[8];
rgrover1 370:295f76db798e 576 __IO uint32_t EVENTS_ACQUIRED; /*!< Semaphore acquired. */
rgrover1 370:295f76db798e 577 __I uint32_t RESERVED3[53];
rgrover1 370:295f76db798e 578 __IO uint32_t SHORTS; /*!< Shortcuts for SPIS. */
rgrover1 370:295f76db798e 579 __I uint32_t RESERVED4[64];
rgrover1 370:295f76db798e 580 __IO uint32_t INTENSET; /*!< Interrupt enable set register. */
rgrover1 370:295f76db798e 581 __IO uint32_t INTENCLR; /*!< Interrupt enable clear register. */
rgrover1 370:295f76db798e 582 __I uint32_t RESERVED5[61];
rgrover1 370:295f76db798e 583 __I uint32_t SEMSTAT; /*!< Semaphore status. */
rgrover1 370:295f76db798e 584 __I uint32_t RESERVED6[15];
rgrover1 370:295f76db798e 585 __IO uint32_t STATUS; /*!< Status from last transaction. */
rgrover1 370:295f76db798e 586 __I uint32_t RESERVED7[47];
rgrover1 370:295f76db798e 587 __IO uint32_t ENABLE; /*!< Enable SPIS. */
rgrover1 370:295f76db798e 588 __I uint32_t RESERVED8;
rgrover1 370:295f76db798e 589 __IO uint32_t PSELSCK; /*!< Pin select for SCK. */
rgrover1 370:295f76db798e 590 __IO uint32_t PSELMISO; /*!< Pin select for MISO. */
rgrover1 370:295f76db798e 591 __IO uint32_t PSELMOSI; /*!< Pin select for MOSI. */
rgrover1 370:295f76db798e 592 __IO uint32_t PSELCSN; /*!< Pin select for CSN. */
rgrover1 370:295f76db798e 593 __I uint32_t RESERVED9[7];
rgrover1 370:295f76db798e 594 __IO uint32_t RXDPTR; /*!< RX data pointer. */
rgrover1 370:295f76db798e 595 __IO uint32_t MAXRX; /*!< Maximum number of bytes in the receive buffer. */
rgrover1 370:295f76db798e 596 __I uint32_t AMOUNTRX; /*!< Number of bytes received in last granted transaction. */
rgrover1 370:295f76db798e 597 __I uint32_t RESERVED10;
rgrover1 370:295f76db798e 598 __IO uint32_t TXDPTR; /*!< TX data pointer. */
rgrover1 370:295f76db798e 599 __IO uint32_t MAXTX; /*!< Maximum number of bytes in the transmit buffer. */
rgrover1 370:295f76db798e 600 __I uint32_t AMOUNTTX; /*!< Number of bytes transmitted in last granted transaction. */
rgrover1 370:295f76db798e 601 __I uint32_t RESERVED11;
rgrover1 370:295f76db798e 602 __IO uint32_t CONFIG; /*!< Configuration register. */
rgrover1 370:295f76db798e 603 __I uint32_t RESERVED12;
rgrover1 370:295f76db798e 604 __IO uint32_t DEF; /*!< Default character. */
rgrover1 370:295f76db798e 605 __I uint32_t RESERVED13[24];
rgrover1 370:295f76db798e 606 __IO uint32_t ORC; /*!< Over-read character. */
rgrover1 370:295f76db798e 607 __I uint32_t RESERVED14[654];
rgrover1 370:295f76db798e 608 __IO uint32_t POWER; /*!< Peripheral power control. */
rgrover1 370:295f76db798e 609 } NRF_SPIS_Type;
rgrover1 370:295f76db798e 610
rgrover1 370:295f76db798e 611
rgrover1 370:295f76db798e 612 /* ================================================================================ */
rgrover1 370:295f76db798e 613 /* ================ SPIM ================ */
rgrover1 370:295f76db798e 614 /* ================================================================================ */
rgrover1 370:295f76db798e 615
rgrover1 370:295f76db798e 616
rgrover1 370:295f76db798e 617 /**
rgrover1 370:295f76db798e 618 * @brief SPI master with easyDMA 1. (SPIM)
rgrover1 370:295f76db798e 619 */
rgrover1 370:295f76db798e 620
rgrover1 370:295f76db798e 621 typedef struct { /*!< SPIM Structure */
rgrover1 370:295f76db798e 622 __I uint32_t RESERVED0[4];
rgrover1 370:295f76db798e 623 __O uint32_t TASKS_START; /*!< Start SPI transaction. */
rgrover1 370:295f76db798e 624 __O uint32_t TASKS_STOP; /*!< Stop SPI transaction. */
rgrover1 370:295f76db798e 625 __I uint32_t RESERVED1;
rgrover1 370:295f76db798e 626 __O uint32_t TASKS_SUSPEND; /*!< Suspend SPI transaction. */
rgrover1 370:295f76db798e 627 __O uint32_t TASKS_RESUME; /*!< Resume SPI transaction. */
rgrover1 370:295f76db798e 628 __I uint32_t RESERVED2[56];
rgrover1 370:295f76db798e 629 __IO uint32_t EVENTS_STOPPED; /*!< SPI transaction has stopped. */
rgrover1 370:295f76db798e 630 __I uint32_t RESERVED3[2];
rgrover1 370:295f76db798e 631 __IO uint32_t EVENTS_ENDRX; /*!< End of RXD buffer reached. */
rgrover1 370:295f76db798e 632 __I uint32_t RESERVED4;
rgrover1 370:295f76db798e 633 __IO uint32_t EVENTS_END; /*!< End of RXD buffer and TXD buffer reached. */
rgrover1 370:295f76db798e 634 __I uint32_t RESERVED5;
rgrover1 370:295f76db798e 635 __IO uint32_t EVENTS_ENDTX; /*!< End of TXD buffer reached. */
rgrover1 370:295f76db798e 636 __I uint32_t RESERVED6[10];
rgrover1 370:295f76db798e 637 __IO uint32_t EVENTS_STARTED; /*!< Transaction started. */
rgrover1 370:295f76db798e 638 __I uint32_t RESERVED7[44];
rgrover1 370:295f76db798e 639 __IO uint32_t SHORTS; /*!< Shortcuts for SPIM. */
rgrover1 370:295f76db798e 640 __I uint32_t RESERVED8[64];
rgrover1 370:295f76db798e 641 __IO uint32_t INTENSET; /*!< Interrupt enable set register. */
rgrover1 370:295f76db798e 642 __IO uint32_t INTENCLR; /*!< Interrupt enable clear register. */
rgrover1 370:295f76db798e 643 __I uint32_t RESERVED9[125];
rgrover1 370:295f76db798e 644 __IO uint32_t ENABLE; /*!< Enable SPIM. */
rgrover1 370:295f76db798e 645 __I uint32_t RESERVED10;
rgrover1 370:295f76db798e 646 SPIM_PSEL_Type PSEL; /*!< Pin select configuration. */
rgrover1 370:295f76db798e 647 __I uint32_t RESERVED11;
rgrover1 370:295f76db798e 648 __I uint32_t RXDDATA; /*!< RXD register. */
rgrover1 370:295f76db798e 649 __IO uint32_t TXDDATA; /*!< TXD register. */
rgrover1 370:295f76db798e 650 __I uint32_t RESERVED12;
rgrover1 370:295f76db798e 651 __IO uint32_t FREQUENCY; /*!< SPI frequency. */
rgrover1 370:295f76db798e 652 __I uint32_t RESERVED13[3];
rgrover1 370:295f76db798e 653 SPIM_RXD_Type RXD; /*!< RXD EasyDMA configuration and status. */
rgrover1 370:295f76db798e 654 __I uint32_t RESERVED14;
rgrover1 370:295f76db798e 655 SPIM_TXD_Type TXD; /*!< TXD EasyDMA configuration and status. */
rgrover1 370:295f76db798e 656 __I uint32_t RESERVED15;
rgrover1 370:295f76db798e 657 __IO uint32_t CONFIG; /*!< Configuration register. */
rgrover1 370:295f76db798e 658 __I uint32_t RESERVED16[26];
rgrover1 370:295f76db798e 659 __IO uint32_t ORC; /*!< Over-read character. */
rgrover1 370:295f76db798e 660 __I uint32_t RESERVED17[654];
rgrover1 370:295f76db798e 661 __IO uint32_t POWER; /*!< Peripheral power control. */
rgrover1 370:295f76db798e 662 } NRF_SPIM_Type;
rgrover1 370:295f76db798e 663
rgrover1 370:295f76db798e 664
rgrover1 370:295f76db798e 665 /* ================================================================================ */
rgrover1 370:295f76db798e 666 /* ================ GPIOTE ================ */
rgrover1 370:295f76db798e 667 /* ================================================================================ */
rgrover1 370:295f76db798e 668
rgrover1 370:295f76db798e 669
rgrover1 370:295f76db798e 670 /**
rgrover1 370:295f76db798e 671 * @brief GPIO tasks and events. (GPIOTE)
rgrover1 370:295f76db798e 672 */
rgrover1 370:295f76db798e 673
rgrover1 370:295f76db798e 674 typedef struct { /*!< GPIOTE Structure */
rgrover1 370:295f76db798e 675 __O uint32_t TASKS_OUT[4]; /*!< Tasks asssociated with GPIOTE channels. */
rgrover1 370:295f76db798e 676 __I uint32_t RESERVED0[60];
rgrover1 370:295f76db798e 677 __IO uint32_t EVENTS_IN[4]; /*!< Tasks asssociated with GPIOTE channels. */
rgrover1 370:295f76db798e 678 __I uint32_t RESERVED1[27];
rgrover1 370:295f76db798e 679 __IO uint32_t EVENTS_PORT; /*!< Event generated from multiple pins. */
rgrover1 370:295f76db798e 680 __I uint32_t RESERVED2[97];
rgrover1 370:295f76db798e 681 __IO uint32_t INTENSET; /*!< Interrupt enable set register. */
rgrover1 370:295f76db798e 682 __IO uint32_t INTENCLR; /*!< Interrupt enable clear register. */
rgrover1 370:295f76db798e 683 __I uint32_t RESERVED3[129];
rgrover1 370:295f76db798e 684 __IO uint32_t CONFIG[4]; /*!< Channel configuration registers. */
rgrover1 370:295f76db798e 685 __I uint32_t RESERVED4[695];
rgrover1 370:295f76db798e 686 __IO uint32_t POWER; /*!< Peripheral power control. */
rgrover1 370:295f76db798e 687 } NRF_GPIOTE_Type;
rgrover1 370:295f76db798e 688
rgrover1 370:295f76db798e 689
rgrover1 370:295f76db798e 690 /* ================================================================================ */
rgrover1 370:295f76db798e 691 /* ================ ADC ================ */
rgrover1 370:295f76db798e 692 /* ================================================================================ */
rgrover1 370:295f76db798e 693
rgrover1 370:295f76db798e 694
rgrover1 370:295f76db798e 695 /**
rgrover1 370:295f76db798e 696 * @brief Analog to digital converter. (ADC)
rgrover1 370:295f76db798e 697 */
rgrover1 370:295f76db798e 698
rgrover1 370:295f76db798e 699 typedef struct { /*!< ADC Structure */
rgrover1 370:295f76db798e 700 __O uint32_t TASKS_START; /*!< Start an ADC conversion. */
rgrover1 370:295f76db798e 701 __O uint32_t TASKS_STOP; /*!< Stop ADC. */
rgrover1 370:295f76db798e 702 __I uint32_t RESERVED0[62];
rgrover1 370:295f76db798e 703 __IO uint32_t EVENTS_END; /*!< ADC conversion complete. */
rgrover1 370:295f76db798e 704 __I uint32_t RESERVED1[128];
rgrover1 370:295f76db798e 705 __IO uint32_t INTENSET; /*!< Interrupt enable set register. */
rgrover1 370:295f76db798e 706 __IO uint32_t INTENCLR; /*!< Interrupt enable clear register. */
rgrover1 370:295f76db798e 707 __I uint32_t RESERVED2[61];
rgrover1 370:295f76db798e 708 __I uint32_t BUSY; /*!< ADC busy register. */
rgrover1 370:295f76db798e 709 __I uint32_t RESERVED3[63];
rgrover1 370:295f76db798e 710 __IO uint32_t ENABLE; /*!< ADC enable. */
rgrover1 370:295f76db798e 711 __IO uint32_t CONFIG; /*!< ADC configuration register. */
rgrover1 370:295f76db798e 712 __I uint32_t RESULT; /*!< Result of ADC conversion. */
rgrover1 370:295f76db798e 713 __I uint32_t RESERVED4[700];
rgrover1 370:295f76db798e 714 __IO uint32_t POWER; /*!< Peripheral power control. */
rgrover1 370:295f76db798e 715 } NRF_ADC_Type;
rgrover1 370:295f76db798e 716
rgrover1 370:295f76db798e 717
rgrover1 370:295f76db798e 718 /* ================================================================================ */
rgrover1 370:295f76db798e 719 /* ================ TIMER ================ */
rgrover1 370:295f76db798e 720 /* ================================================================================ */
rgrover1 370:295f76db798e 721
rgrover1 370:295f76db798e 722
rgrover1 370:295f76db798e 723 /**
rgrover1 370:295f76db798e 724 * @brief Timer 0. (TIMER)
rgrover1 370:295f76db798e 725 */
rgrover1 370:295f76db798e 726
rgrover1 370:295f76db798e 727 typedef struct { /*!< TIMER Structure */
rgrover1 370:295f76db798e 728 __O uint32_t TASKS_START; /*!< Start Timer. */
rgrover1 370:295f76db798e 729 __O uint32_t TASKS_STOP; /*!< Stop Timer. */
rgrover1 370:295f76db798e 730 __O uint32_t TASKS_COUNT; /*!< Increment Timer (In counter mode). */
rgrover1 370:295f76db798e 731 __O uint32_t TASKS_CLEAR; /*!< Clear timer. */
rgrover1 370:295f76db798e 732 __O uint32_t TASKS_SHUTDOWN; /*!< Shutdown timer. */
rgrover1 370:295f76db798e 733 __I uint32_t RESERVED0[11];
rgrover1 370:295f76db798e 734 __O uint32_t TASKS_CAPTURE[4]; /*!< Capture Timer value to CC[n] registers. */
rgrover1 370:295f76db798e 735 __I uint32_t RESERVED1[60];
rgrover1 370:295f76db798e 736 __IO uint32_t EVENTS_COMPARE[4]; /*!< Compare event on CC[n] match. */
rgrover1 370:295f76db798e 737 __I uint32_t RESERVED2[44];
rgrover1 370:295f76db798e 738 __IO uint32_t SHORTS; /*!< Shortcuts for Timer. */
rgrover1 370:295f76db798e 739 __I uint32_t RESERVED3[64];
rgrover1 370:295f76db798e 740 __IO uint32_t INTENSET; /*!< Interrupt enable set register. */
rgrover1 370:295f76db798e 741 __IO uint32_t INTENCLR; /*!< Interrupt enable clear register. */
rgrover1 370:295f76db798e 742 __I uint32_t RESERVED4[126];
rgrover1 370:295f76db798e 743 __IO uint32_t MODE; /*!< Timer Mode selection. */
rgrover1 370:295f76db798e 744 __IO uint32_t BITMODE; /*!< Sets timer behaviour. */
rgrover1 370:295f76db798e 745 __I uint32_t RESERVED5;
rgrover1 370:295f76db798e 746 __IO uint32_t PRESCALER; /*!< 4-bit prescaler to source clock frequency (max value 9). Source
rgrover1 370:295f76db798e 747 clock frequency is divided by 2^SCALE. */
rgrover1 370:295f76db798e 748 __I uint32_t RESERVED6[11];
rgrover1 370:295f76db798e 749 __IO uint32_t CC[4]; /*!< Capture/compare registers. */
rgrover1 370:295f76db798e 750 __I uint32_t RESERVED7[683];
rgrover1 370:295f76db798e 751 __IO uint32_t POWER; /*!< Peripheral power control. */
rgrover1 370:295f76db798e 752 } NRF_TIMER_Type;
rgrover1 370:295f76db798e 753
rgrover1 370:295f76db798e 754
rgrover1 370:295f76db798e 755 /* ================================================================================ */
rgrover1 370:295f76db798e 756 /* ================ RTC ================ */
rgrover1 370:295f76db798e 757 /* ================================================================================ */
rgrover1 370:295f76db798e 758
rgrover1 370:295f76db798e 759
rgrover1 370:295f76db798e 760 /**
rgrover1 370:295f76db798e 761 * @brief Real time counter 0. (RTC)
rgrover1 370:295f76db798e 762 */
rgrover1 370:295f76db798e 763
rgrover1 370:295f76db798e 764 typedef struct { /*!< RTC Structure */
rgrover1 370:295f76db798e 765 __O uint32_t TASKS_START; /*!< Start RTC Counter. */
rgrover1 370:295f76db798e 766 __O uint32_t TASKS_STOP; /*!< Stop RTC Counter. */
rgrover1 370:295f76db798e 767 __O uint32_t TASKS_CLEAR; /*!< Clear RTC Counter. */
rgrover1 370:295f76db798e 768 __O uint32_t TASKS_TRIGOVRFLW; /*!< Set COUNTER to 0xFFFFFFF0. */
rgrover1 370:295f76db798e 769 __I uint32_t RESERVED0[60];
rgrover1 370:295f76db798e 770 __IO uint32_t EVENTS_TICK; /*!< Event on COUNTER increment. */
rgrover1 370:295f76db798e 771 __IO uint32_t EVENTS_OVRFLW; /*!< Event on COUNTER overflow. */
rgrover1 370:295f76db798e 772 __I uint32_t RESERVED1[14];
rgrover1 370:295f76db798e 773 __IO uint32_t EVENTS_COMPARE[4]; /*!< Compare event on CC[n] match. */
rgrover1 370:295f76db798e 774 __I uint32_t RESERVED2[109];
rgrover1 370:295f76db798e 775 __IO uint32_t INTENSET; /*!< Interrupt enable set register. */
rgrover1 370:295f76db798e 776 __IO uint32_t INTENCLR; /*!< Interrupt enable clear register. */
rgrover1 370:295f76db798e 777 __I uint32_t RESERVED3[13];
rgrover1 370:295f76db798e 778 __IO uint32_t EVTEN; /*!< Configures event enable routing to PPI for each RTC event. */
rgrover1 370:295f76db798e 779 __IO uint32_t EVTENSET; /*!< Enable events routing to PPI. The reading of this register gives
rgrover1 370:295f76db798e 780 the value of EVTEN. */
rgrover1 370:295f76db798e 781 __IO uint32_t EVTENCLR; /*!< Disable events routing to PPI. The reading of this register
rgrover1 370:295f76db798e 782 gives the value of EVTEN. */
rgrover1 370:295f76db798e 783 __I uint32_t RESERVED4[110];
rgrover1 370:295f76db798e 784 __I uint32_t COUNTER; /*!< Current COUNTER value. */
rgrover1 370:295f76db798e 785 __IO uint32_t PRESCALER; /*!< 12-bit prescaler for COUNTER frequency (32768/(PRESCALER+1)).
rgrover1 370:295f76db798e 786 Must be written when RTC is STOPed. */
rgrover1 370:295f76db798e 787 __I uint32_t RESERVED5[13];
rgrover1 370:295f76db798e 788 __IO uint32_t CC[4]; /*!< Capture/compare registers. */
rgrover1 370:295f76db798e 789 __I uint32_t RESERVED6[683];
rgrover1 370:295f76db798e 790 __IO uint32_t POWER; /*!< Peripheral power control. */
rgrover1 370:295f76db798e 791 } NRF_RTC_Type;
rgrover1 370:295f76db798e 792
rgrover1 370:295f76db798e 793
rgrover1 370:295f76db798e 794 /* ================================================================================ */
rgrover1 370:295f76db798e 795 /* ================ TEMP ================ */
rgrover1 370:295f76db798e 796 /* ================================================================================ */
rgrover1 370:295f76db798e 797
rgrover1 370:295f76db798e 798
rgrover1 370:295f76db798e 799 /**
rgrover1 370:295f76db798e 800 * @brief Temperature Sensor. (TEMP)
rgrover1 370:295f76db798e 801 */
rgrover1 370:295f76db798e 802
rgrover1 370:295f76db798e 803 typedef struct { /*!< TEMP Structure */
rgrover1 370:295f76db798e 804 __O uint32_t TASKS_START; /*!< Start temperature measurement. */
rgrover1 370:295f76db798e 805 __O uint32_t TASKS_STOP; /*!< Stop temperature measurement. */
rgrover1 370:295f76db798e 806 __I uint32_t RESERVED0[62];
rgrover1 370:295f76db798e 807 __IO uint32_t EVENTS_DATARDY; /*!< Temperature measurement complete, data ready event. */
rgrover1 370:295f76db798e 808 __I uint32_t RESERVED1[128];
rgrover1 370:295f76db798e 809 __IO uint32_t INTENSET; /*!< Interrupt enable set register. */
rgrover1 370:295f76db798e 810 __IO uint32_t INTENCLR; /*!< Interrupt enable clear register. */
rgrover1 370:295f76db798e 811 __I uint32_t RESERVED2[127];
rgrover1 370:295f76db798e 812 __I int32_t TEMP; /*!< Die temperature in degC, 2's complement format, 0.25 degC pecision. */
rgrover1 370:295f76db798e 813 __I uint32_t RESERVED3[700];
rgrover1 370:295f76db798e 814 __IO uint32_t POWER; /*!< Peripheral power control. */
rgrover1 370:295f76db798e 815 } NRF_TEMP_Type;
rgrover1 370:295f76db798e 816
rgrover1 370:295f76db798e 817
rgrover1 370:295f76db798e 818 /* ================================================================================ */
rgrover1 370:295f76db798e 819 /* ================ RNG ================ */
rgrover1 370:295f76db798e 820 /* ================================================================================ */
rgrover1 370:295f76db798e 821
rgrover1 370:295f76db798e 822
rgrover1 370:295f76db798e 823 /**
rgrover1 370:295f76db798e 824 * @brief Random Number Generator. (RNG)
rgrover1 370:295f76db798e 825 */
rgrover1 370:295f76db798e 826
rgrover1 370:295f76db798e 827 typedef struct { /*!< RNG Structure */
rgrover1 370:295f76db798e 828 __O uint32_t TASKS_START; /*!< Start the random number generator. */
rgrover1 370:295f76db798e 829 __O uint32_t TASKS_STOP; /*!< Stop the random number generator. */
rgrover1 370:295f76db798e 830 __I uint32_t RESERVED0[62];
rgrover1 370:295f76db798e 831 __IO uint32_t EVENTS_VALRDY; /*!< New random number generated and written to VALUE register. */
rgrover1 370:295f76db798e 832 __I uint32_t RESERVED1[63];
rgrover1 370:295f76db798e 833 __IO uint32_t SHORTS; /*!< Shortcuts for the RNG. */
rgrover1 370:295f76db798e 834 __I uint32_t RESERVED2[64];
rgrover1 370:295f76db798e 835 __IO uint32_t INTENSET; /*!< Interrupt enable set register */
rgrover1 370:295f76db798e 836 __IO uint32_t INTENCLR; /*!< Interrupt enable clear register */
rgrover1 370:295f76db798e 837 __I uint32_t RESERVED3[126];
rgrover1 370:295f76db798e 838 __IO uint32_t CONFIG; /*!< Configuration register. */
rgrover1 370:295f76db798e 839 __I uint32_t VALUE; /*!< RNG random number. */
rgrover1 370:295f76db798e 840 __I uint32_t RESERVED4[700];
rgrover1 370:295f76db798e 841 __IO uint32_t POWER; /*!< Peripheral power control. */
rgrover1 370:295f76db798e 842 } NRF_RNG_Type;
rgrover1 370:295f76db798e 843
rgrover1 370:295f76db798e 844
rgrover1 370:295f76db798e 845 /* ================================================================================ */
rgrover1 370:295f76db798e 846 /* ================ ECB ================ */
rgrover1 370:295f76db798e 847 /* ================================================================================ */
rgrover1 370:295f76db798e 848
rgrover1 370:295f76db798e 849
rgrover1 370:295f76db798e 850 /**
rgrover1 370:295f76db798e 851 * @brief AES ECB Mode Encryption. (ECB)
rgrover1 370:295f76db798e 852 */
rgrover1 370:295f76db798e 853
rgrover1 370:295f76db798e 854 typedef struct { /*!< ECB Structure */
rgrover1 370:295f76db798e 855 __O uint32_t TASKS_STARTECB; /*!< Start ECB block encrypt. If a crypto operation is running, this
rgrover1 370:295f76db798e 856 will not initiate a new encryption and the ERRORECB event will
rgrover1 370:295f76db798e 857 be triggered. */
rgrover1 370:295f76db798e 858 __O uint32_t TASKS_STOPECB; /*!< Stop current ECB encryption. If a crypto operation is running,
rgrover1 370:295f76db798e 859 this will will trigger the ERRORECB event. */
rgrover1 370:295f76db798e 860 __I uint32_t RESERVED0[62];
rgrover1 370:295f76db798e 861 __IO uint32_t EVENTS_ENDECB; /*!< ECB block encrypt complete. */
rgrover1 370:295f76db798e 862 __IO uint32_t EVENTS_ERRORECB; /*!< ECB block encrypt aborted due to a STOPECB task or due to an
rgrover1 370:295f76db798e 863 error. */
rgrover1 370:295f76db798e 864 __I uint32_t RESERVED1[127];
rgrover1 370:295f76db798e 865 __IO uint32_t INTENSET; /*!< Interrupt enable set register. */
rgrover1 370:295f76db798e 866 __IO uint32_t INTENCLR; /*!< Interrupt enable clear register. */
rgrover1 370:295f76db798e 867 __I uint32_t RESERVED2[126];
rgrover1 370:295f76db798e 868 __IO uint32_t ECBDATAPTR; /*!< ECB block encrypt memory pointer. */
rgrover1 370:295f76db798e 869 __I uint32_t RESERVED3[701];
rgrover1 370:295f76db798e 870 __IO uint32_t POWER; /*!< Peripheral power control. */
rgrover1 370:295f76db798e 871 } NRF_ECB_Type;
rgrover1 370:295f76db798e 872
rgrover1 370:295f76db798e 873
rgrover1 370:295f76db798e 874 /* ================================================================================ */
rgrover1 370:295f76db798e 875 /* ================ AAR ================ */
rgrover1 370:295f76db798e 876 /* ================================================================================ */
rgrover1 370:295f76db798e 877
rgrover1 370:295f76db798e 878
rgrover1 370:295f76db798e 879 /**
rgrover1 370:295f76db798e 880 * @brief Accelerated Address Resolver. (AAR)
rgrover1 370:295f76db798e 881 */
rgrover1 370:295f76db798e 882
rgrover1 370:295f76db798e 883 typedef struct { /*!< AAR Structure */
rgrover1 370:295f76db798e 884 __O uint32_t TASKS_START; /*!< Start resolving addresses based on IRKs specified in the IRK
rgrover1 370:295f76db798e 885 data structure. */
rgrover1 370:295f76db798e 886 __I uint32_t RESERVED0;
rgrover1 370:295f76db798e 887 __O uint32_t TASKS_STOP; /*!< Stop resolving addresses. */
rgrover1 370:295f76db798e 888 __I uint32_t RESERVED1[61];
rgrover1 370:295f76db798e 889 __IO uint32_t EVENTS_END; /*!< Address resolution procedure completed. */
rgrover1 370:295f76db798e 890 __IO uint32_t EVENTS_RESOLVED; /*!< Address resolved. */
rgrover1 370:295f76db798e 891 __IO uint32_t EVENTS_NOTRESOLVED; /*!< Address not resolved. */
rgrover1 370:295f76db798e 892 __I uint32_t RESERVED2[126];
rgrover1 370:295f76db798e 893 __IO uint32_t INTENSET; /*!< Interrupt enable set register. */
rgrover1 370:295f76db798e 894 __IO uint32_t INTENCLR; /*!< Interrupt enable clear register. */
rgrover1 370:295f76db798e 895 __I uint32_t RESERVED3[61];
rgrover1 370:295f76db798e 896 __I uint32_t STATUS; /*!< Resolution status. */
rgrover1 370:295f76db798e 897 __I uint32_t RESERVED4[63];
rgrover1 370:295f76db798e 898 __IO uint32_t ENABLE; /*!< Enable AAR. */
rgrover1 370:295f76db798e 899 __IO uint32_t NIRK; /*!< Number of Identity root Keys in the IRK data structure. */
rgrover1 370:295f76db798e 900 __IO uint32_t IRKPTR; /*!< Pointer to the IRK data structure. */
rgrover1 370:295f76db798e 901 __I uint32_t RESERVED5;
rgrover1 370:295f76db798e 902 __IO uint32_t ADDRPTR; /*!< Pointer to the resolvable address (6 bytes). */
rgrover1 370:295f76db798e 903 __IO uint32_t SCRATCHPTR; /*!< Pointer to a "scratch" data area used for temporary storage
rgrover1 370:295f76db798e 904 during resolution. A minimum of 3 bytes must be reserved. */
rgrover1 370:295f76db798e 905 __I uint32_t RESERVED6[697];
rgrover1 370:295f76db798e 906 __IO uint32_t POWER; /*!< Peripheral power control. */
rgrover1 370:295f76db798e 907 } NRF_AAR_Type;
rgrover1 370:295f76db798e 908
rgrover1 370:295f76db798e 909
rgrover1 370:295f76db798e 910 /* ================================================================================ */
rgrover1 370:295f76db798e 911 /* ================ CCM ================ */
rgrover1 370:295f76db798e 912 /* ================================================================================ */
rgrover1 370:295f76db798e 913
rgrover1 370:295f76db798e 914
rgrover1 370:295f76db798e 915 /**
rgrover1 370:295f76db798e 916 * @brief AES CCM Mode Encryption. (CCM)
rgrover1 370:295f76db798e 917 */
rgrover1 370:295f76db798e 918
rgrover1 370:295f76db798e 919 typedef struct { /*!< CCM Structure */
rgrover1 370:295f76db798e 920 __O uint32_t TASKS_KSGEN; /*!< Start generation of key-stream. This operation will stop by
rgrover1 370:295f76db798e 921 itself when completed. */
rgrover1 370:295f76db798e 922 __O uint32_t TASKS_CRYPT; /*!< Start encrypt/decrypt. This operation will stop by itself when
rgrover1 370:295f76db798e 923 completed. */
rgrover1 370:295f76db798e 924 __O uint32_t TASKS_STOP; /*!< Stop encrypt/decrypt. */
rgrover1 370:295f76db798e 925 __I uint32_t RESERVED0[61];
rgrover1 370:295f76db798e 926 __IO uint32_t EVENTS_ENDKSGEN; /*!< Keystream generation completed. */
rgrover1 370:295f76db798e 927 __IO uint32_t EVENTS_ENDCRYPT; /*!< Encrypt/decrypt completed. */
rgrover1 370:295f76db798e 928 __IO uint32_t EVENTS_ERROR; /*!< Error happened. */
rgrover1 370:295f76db798e 929 __I uint32_t RESERVED1[61];
rgrover1 370:295f76db798e 930 __IO uint32_t SHORTS; /*!< Shortcuts for the CCM. */
rgrover1 370:295f76db798e 931 __I uint32_t RESERVED2[64];
rgrover1 370:295f76db798e 932 __IO uint32_t INTENSET; /*!< Interrupt enable set register. */
rgrover1 370:295f76db798e 933 __IO uint32_t INTENCLR; /*!< Interrupt enable clear register. */
rgrover1 370:295f76db798e 934 __I uint32_t RESERVED3[61];
rgrover1 370:295f76db798e 935 __I uint32_t MICSTATUS; /*!< CCM RX MIC check result. */
rgrover1 370:295f76db798e 936 __I uint32_t RESERVED4[63];
rgrover1 370:295f76db798e 937 __IO uint32_t ENABLE; /*!< CCM enable. */
rgrover1 370:295f76db798e 938 __IO uint32_t MODE; /*!< Operation mode. */
rgrover1 370:295f76db798e 939 __IO uint32_t CNFPTR; /*!< Pointer to a data structure holding AES key and NONCE vector. */
rgrover1 370:295f76db798e 940 __IO uint32_t INPTR; /*!< Pointer to the input packet. */
rgrover1 370:295f76db798e 941 __IO uint32_t OUTPTR; /*!< Pointer to the output packet. */
rgrover1 370:295f76db798e 942 __IO uint32_t SCRATCHPTR; /*!< Pointer to a "scratch" data area used for temporary storage
rgrover1 370:295f76db798e 943 during resolution. A minimum of 43 bytes must be reserved. */
rgrover1 370:295f76db798e 944 __I uint32_t RESERVED5[697];
rgrover1 370:295f76db798e 945 __IO uint32_t POWER; /*!< Peripheral power control. */
rgrover1 370:295f76db798e 946 } NRF_CCM_Type;
rgrover1 370:295f76db798e 947
rgrover1 370:295f76db798e 948
rgrover1 370:295f76db798e 949 /* ================================================================================ */
rgrover1 370:295f76db798e 950 /* ================ WDT ================ */
rgrover1 370:295f76db798e 951 /* ================================================================================ */
rgrover1 370:295f76db798e 952
rgrover1 370:295f76db798e 953
rgrover1 370:295f76db798e 954 /**
rgrover1 370:295f76db798e 955 * @brief Watchdog Timer. (WDT)
rgrover1 370:295f76db798e 956 */
rgrover1 370:295f76db798e 957
rgrover1 370:295f76db798e 958 typedef struct { /*!< WDT Structure */
rgrover1 370:295f76db798e 959 __O uint32_t TASKS_START; /*!< Start the watchdog. */
rgrover1 370:295f76db798e 960 __I uint32_t RESERVED0[63];
rgrover1 370:295f76db798e 961 __IO uint32_t EVENTS_TIMEOUT; /*!< Watchdog timeout. */
rgrover1 370:295f76db798e 962 __I uint32_t RESERVED1[128];
rgrover1 370:295f76db798e 963 __IO uint32_t INTENSET; /*!< Interrupt enable set register. */
rgrover1 370:295f76db798e 964 __IO uint32_t INTENCLR; /*!< Interrupt enable clear register. */
rgrover1 370:295f76db798e 965 __I uint32_t RESERVED2[61];
rgrover1 370:295f76db798e 966 __I uint32_t RUNSTATUS; /*!< Watchdog running status. */
rgrover1 370:295f76db798e 967 __I uint32_t REQSTATUS; /*!< Request status. */
rgrover1 370:295f76db798e 968 __I uint32_t RESERVED3[63];
rgrover1 370:295f76db798e 969 __IO uint32_t CRV; /*!< Counter reload value in number of 32kiHz clock cycles. */
rgrover1 370:295f76db798e 970 __IO uint32_t RREN; /*!< Reload request enable. */
rgrover1 370:295f76db798e 971 __IO uint32_t CONFIG; /*!< Configuration register. */
rgrover1 370:295f76db798e 972 __I uint32_t RESERVED4[60];
rgrover1 370:295f76db798e 973 __O uint32_t RR[8]; /*!< Reload requests registers. */
rgrover1 370:295f76db798e 974 __I uint32_t RESERVED5[631];
rgrover1 370:295f76db798e 975 __IO uint32_t POWER; /*!< Peripheral power control. */
rgrover1 370:295f76db798e 976 } NRF_WDT_Type;
rgrover1 370:295f76db798e 977
rgrover1 370:295f76db798e 978
rgrover1 370:295f76db798e 979 /* ================================================================================ */
rgrover1 370:295f76db798e 980 /* ================ QDEC ================ */
rgrover1 370:295f76db798e 981 /* ================================================================================ */
rgrover1 370:295f76db798e 982
rgrover1 370:295f76db798e 983
rgrover1 370:295f76db798e 984 /**
rgrover1 370:295f76db798e 985 * @brief Rotary decoder. (QDEC)
rgrover1 370:295f76db798e 986 */
rgrover1 370:295f76db798e 987
rgrover1 370:295f76db798e 988 typedef struct { /*!< QDEC Structure */
rgrover1 370:295f76db798e 989 __O uint32_t TASKS_START; /*!< Start the quadrature decoder. */
rgrover1 370:295f76db798e 990 __O uint32_t TASKS_STOP; /*!< Stop the quadrature decoder. */
rgrover1 370:295f76db798e 991 __O uint32_t TASKS_READCLRACC; /*!< Transfers the content from ACC registers to ACCREAD registers,
rgrover1 370:295f76db798e 992 and clears the ACC registers. */
rgrover1 370:295f76db798e 993 __I uint32_t RESERVED0[61];
rgrover1 370:295f76db798e 994 __IO uint32_t EVENTS_SAMPLERDY; /*!< A new sample is written to the sample register. */
rgrover1 370:295f76db798e 995 __IO uint32_t EVENTS_REPORTRDY; /*!< REPORTPER number of samples accumulated in ACC register, and
rgrover1 370:295f76db798e 996 ACC register different than zero. */
rgrover1 370:295f76db798e 997 __IO uint32_t EVENTS_ACCOF; /*!< ACC or ACCDBL register overflow. */
rgrover1 370:295f76db798e 998 __I uint32_t RESERVED1[61];
rgrover1 370:295f76db798e 999 __IO uint32_t SHORTS; /*!< Shortcuts for the QDEC. */
rgrover1 370:295f76db798e 1000 __I uint32_t RESERVED2[64];
rgrover1 370:295f76db798e 1001 __IO uint32_t INTENSET; /*!< Interrupt enable set register. */
rgrover1 370:295f76db798e 1002 __IO uint32_t INTENCLR; /*!< Interrupt enable clear register. */
rgrover1 370:295f76db798e 1003 __I uint32_t RESERVED3[125];
rgrover1 370:295f76db798e 1004 __IO uint32_t ENABLE; /*!< Enable the QDEC. */
rgrover1 370:295f76db798e 1005 __IO uint32_t LEDPOL; /*!< LED output pin polarity. */
rgrover1 370:295f76db798e 1006 __IO uint32_t SAMPLEPER; /*!< Sample period. */
rgrover1 370:295f76db798e 1007 __I int32_t SAMPLE; /*!< Motion sample value. */
rgrover1 370:295f76db798e 1008 __IO uint32_t REPORTPER; /*!< Number of samples to generate an EVENT_REPORTRDY. */
rgrover1 370:295f76db798e 1009 __I int32_t ACC; /*!< Accumulated valid transitions register. */
rgrover1 370:295f76db798e 1010 __I int32_t ACCREAD; /*!< Snapshot of ACC register. Value generated by the TASKS_READCLEACC
rgrover1 370:295f76db798e 1011 task. */
rgrover1 370:295f76db798e 1012 __IO uint32_t PSELLED; /*!< Pin select for LED output. */
rgrover1 370:295f76db798e 1013 __IO uint32_t PSELA; /*!< Pin select for phase A input. */
rgrover1 370:295f76db798e 1014 __IO uint32_t PSELB; /*!< Pin select for phase B input. */
rgrover1 370:295f76db798e 1015 __IO uint32_t DBFEN; /*!< Enable debouncer input filters. */
rgrover1 370:295f76db798e 1016 __I uint32_t RESERVED4[5];
rgrover1 370:295f76db798e 1017 __IO uint32_t LEDPRE; /*!< Time LED is switched ON before the sample. */
rgrover1 370:295f76db798e 1018 __I uint32_t ACCDBL; /*!< Accumulated double (error) transitions register. */
rgrover1 370:295f76db798e 1019 __I uint32_t ACCDBLREAD; /*!< Snapshot of ACCDBL register. Value generated by the TASKS_READCLEACC
rgrover1 370:295f76db798e 1020 task. */
rgrover1 370:295f76db798e 1021 __I uint32_t RESERVED5[684];
rgrover1 370:295f76db798e 1022 __IO uint32_t POWER; /*!< Peripheral power control. */
rgrover1 370:295f76db798e 1023 } NRF_QDEC_Type;
rgrover1 370:295f76db798e 1024
rgrover1 370:295f76db798e 1025
rgrover1 370:295f76db798e 1026 /* ================================================================================ */
rgrover1 370:295f76db798e 1027 /* ================ LPCOMP ================ */
rgrover1 370:295f76db798e 1028 /* ================================================================================ */
rgrover1 370:295f76db798e 1029
rgrover1 370:295f76db798e 1030
rgrover1 370:295f76db798e 1031 /**
rgrover1 370:295f76db798e 1032 * @brief Low power comparator. (LPCOMP)
rgrover1 370:295f76db798e 1033 */
rgrover1 370:295f76db798e 1034
rgrover1 370:295f76db798e 1035 typedef struct { /*!< LPCOMP Structure */
rgrover1 370:295f76db798e 1036 __O uint32_t TASKS_START; /*!< Start the comparator. */
rgrover1 370:295f76db798e 1037 __O uint32_t TASKS_STOP; /*!< Stop the comparator. */
rgrover1 370:295f76db798e 1038 __O uint32_t TASKS_SAMPLE; /*!< Sample comparator value. */
rgrover1 370:295f76db798e 1039 __I uint32_t RESERVED0[61];
rgrover1 370:295f76db798e 1040 __IO uint32_t EVENTS_READY; /*!< LPCOMP is ready and output is valid. */
rgrover1 370:295f76db798e 1041 __IO uint32_t EVENTS_DOWN; /*!< Input voltage crossed the threshold going down. */
rgrover1 370:295f76db798e 1042 __IO uint32_t EVENTS_UP; /*!< Input voltage crossed the threshold going up. */
rgrover1 370:295f76db798e 1043 __IO uint32_t EVENTS_CROSS; /*!< Input voltage crossed the threshold in any direction. */
rgrover1 370:295f76db798e 1044 __I uint32_t RESERVED1[60];
rgrover1 370:295f76db798e 1045 __IO uint32_t SHORTS; /*!< Shortcuts for the LPCOMP. */
rgrover1 370:295f76db798e 1046 __I uint32_t RESERVED2[64];
rgrover1 370:295f76db798e 1047 __IO uint32_t INTENSET; /*!< Interrupt enable set register. */
rgrover1 370:295f76db798e 1048 __IO uint32_t INTENCLR; /*!< Interrupt enable clear register. */
rgrover1 370:295f76db798e 1049 __I uint32_t RESERVED3[61];
rgrover1 370:295f76db798e 1050 __I uint32_t RESULT; /*!< Result of last compare. */
rgrover1 370:295f76db798e 1051 __I uint32_t RESERVED4[63];
rgrover1 370:295f76db798e 1052 __IO uint32_t ENABLE; /*!< Enable the LPCOMP. */
rgrover1 370:295f76db798e 1053 __IO uint32_t PSEL; /*!< Input pin select. */
rgrover1 370:295f76db798e 1054 __IO uint32_t REFSEL; /*!< Reference select. */
rgrover1 370:295f76db798e 1055 __IO uint32_t EXTREFSEL; /*!< External reference select. */
rgrover1 370:295f76db798e 1056 __I uint32_t RESERVED5[4];
rgrover1 370:295f76db798e 1057 __IO uint32_t ANADETECT; /*!< Analog detect configuration. */
rgrover1 370:295f76db798e 1058 __I uint32_t RESERVED6[694];
rgrover1 370:295f76db798e 1059 __IO uint32_t POWER; /*!< Peripheral power control. */
rgrover1 370:295f76db798e 1060 } NRF_LPCOMP_Type;
rgrover1 370:295f76db798e 1061
rgrover1 370:295f76db798e 1062
rgrover1 370:295f76db798e 1063 /* ================================================================================ */
rgrover1 370:295f76db798e 1064 /* ================ SWI ================ */
rgrover1 370:295f76db798e 1065 /* ================================================================================ */
rgrover1 370:295f76db798e 1066
rgrover1 370:295f76db798e 1067
rgrover1 370:295f76db798e 1068 /**
rgrover1 370:295f76db798e 1069 * @brief SW Interrupts. (SWI)
rgrover1 370:295f76db798e 1070 */
rgrover1 370:295f76db798e 1071
rgrover1 370:295f76db798e 1072 typedef struct { /*!< SWI Structure */
rgrover1 370:295f76db798e 1073 __I uint32_t UNUSED; /*!< Unused. */
rgrover1 370:295f76db798e 1074 } NRF_SWI_Type;
rgrover1 370:295f76db798e 1075
rgrover1 370:295f76db798e 1076
rgrover1 370:295f76db798e 1077 /* ================================================================================ */
rgrover1 370:295f76db798e 1078 /* ================ NVMC ================ */
rgrover1 370:295f76db798e 1079 /* ================================================================================ */
rgrover1 370:295f76db798e 1080
rgrover1 370:295f76db798e 1081
rgrover1 370:295f76db798e 1082 /**
rgrover1 370:295f76db798e 1083 * @brief Non Volatile Memory Controller. (NVMC)
rgrover1 370:295f76db798e 1084 */
rgrover1 370:295f76db798e 1085
rgrover1 370:295f76db798e 1086 typedef struct { /*!< NVMC Structure */
rgrover1 370:295f76db798e 1087 __I uint32_t RESERVED0[256];
rgrover1 370:295f76db798e 1088 __I uint32_t READY; /*!< Ready flag. */
rgrover1 370:295f76db798e 1089 __I uint32_t RESERVED1[64];
rgrover1 370:295f76db798e 1090 __IO uint32_t CONFIG; /*!< Configuration register. */
rgrover1 370:295f76db798e 1091 __IO uint32_t ERASEPAGE; /*!< Register for erasing a non-protected non-volatile memory page. */
rgrover1 370:295f76db798e 1092 __IO uint32_t ERASEALL; /*!< Register for erasing all non-volatile user memory. */
rgrover1 370:295f76db798e 1093 __IO uint32_t ERASEPROTECTEDPAGE; /*!< Register for erasing a protected non-volatile memory page. */
rgrover1 370:295f76db798e 1094 __IO uint32_t ERASEUICR; /*!< Register for start erasing User Information Congfiguration Registers. */
rgrover1 370:295f76db798e 1095 } NRF_NVMC_Type;
rgrover1 370:295f76db798e 1096
rgrover1 370:295f76db798e 1097
rgrover1 370:295f76db798e 1098 /* ================================================================================ */
rgrover1 370:295f76db798e 1099 /* ================ PPI ================ */
rgrover1 370:295f76db798e 1100 /* ================================================================================ */
rgrover1 370:295f76db798e 1101
rgrover1 370:295f76db798e 1102
rgrover1 370:295f76db798e 1103 /**
rgrover1 370:295f76db798e 1104 * @brief PPI controller. (PPI)
rgrover1 370:295f76db798e 1105 */
rgrover1 370:295f76db798e 1106
rgrover1 370:295f76db798e 1107 typedef struct { /*!< PPI Structure */
rgrover1 370:295f76db798e 1108 PPI_TASKS_CHG_Type TASKS_CHG[4]; /*!< Channel group tasks. */
rgrover1 370:295f76db798e 1109 __I uint32_t RESERVED0[312];
rgrover1 370:295f76db798e 1110 __IO uint32_t CHEN; /*!< Channel enable. */
rgrover1 370:295f76db798e 1111 __IO uint32_t CHENSET; /*!< Channel enable set. */
rgrover1 370:295f76db798e 1112 __IO uint32_t CHENCLR; /*!< Channel enable clear. */
rgrover1 370:295f76db798e 1113 __I uint32_t RESERVED1;
rgrover1 370:295f76db798e 1114 PPI_CH_Type CH[16]; /*!< PPI Channel. */
rgrover1 370:295f76db798e 1115 __I uint32_t RESERVED2[156];
rgrover1 370:295f76db798e 1116 __IO uint32_t CHG[4]; /*!< Channel group configuration. */
rgrover1 370:295f76db798e 1117 } NRF_PPI_Type;
rgrover1 370:295f76db798e 1118
rgrover1 370:295f76db798e 1119
rgrover1 370:295f76db798e 1120 /* ================================================================================ */
rgrover1 370:295f76db798e 1121 /* ================ FICR ================ */
rgrover1 370:295f76db798e 1122 /* ================================================================================ */
rgrover1 370:295f76db798e 1123
rgrover1 370:295f76db798e 1124
rgrover1 370:295f76db798e 1125 /**
rgrover1 370:295f76db798e 1126 * @brief Factory Information Configuration. (FICR)
rgrover1 370:295f76db798e 1127 */
rgrover1 370:295f76db798e 1128
rgrover1 370:295f76db798e 1129 typedef struct { /*!< FICR Structure */
rgrover1 370:295f76db798e 1130 __I uint32_t RESERVED0[4];
rgrover1 370:295f76db798e 1131 __I uint32_t CODEPAGESIZE; /*!< Code memory page size in bytes. */
rgrover1 370:295f76db798e 1132 __I uint32_t CODESIZE; /*!< Code memory size in pages. */
rgrover1 370:295f76db798e 1133 __I uint32_t RESERVED1[4];
rgrover1 370:295f76db798e 1134 __I uint32_t CLENR0; /*!< Length of code region 0 in bytes. */
rgrover1 370:295f76db798e 1135 __I uint32_t PPFC; /*!< Pre-programmed factory code present. */
rgrover1 370:295f76db798e 1136 __I uint32_t RESERVED2;
rgrover1 370:295f76db798e 1137 __I uint32_t NUMRAMBLOCK; /*!< Number of individualy controllable RAM blocks. */
rgrover1 370:295f76db798e 1138
rgrover1 370:295f76db798e 1139 union {
rgrover1 370:295f76db798e 1140 __I uint32_t SIZERAMBLOCK[4]; /*!< Deprecated array of size of RAM block in bytes. This name is
rgrover1 370:295f76db798e 1141 kept for backward compatinility purposes. Use SIZERAMBLOCKS
rgrover1 370:295f76db798e 1142 instead. */
rgrover1 370:295f76db798e 1143 __I uint32_t SIZERAMBLOCKS; /*!< Size of RAM blocks in bytes. */
rgrover1 370:295f76db798e 1144 };
rgrover1 370:295f76db798e 1145 __I uint32_t RESERVED3[5];
rgrover1 370:295f76db798e 1146 __I uint32_t CONFIGID; /*!< Configuration identifier. */
rgrover1 370:295f76db798e 1147 __I uint32_t DEVICEID[2]; /*!< Device identifier. */
rgrover1 370:295f76db798e 1148 __I uint32_t RESERVED4[6];
rgrover1 370:295f76db798e 1149 __I uint32_t ER[4]; /*!< Encryption root. */
rgrover1 370:295f76db798e 1150 __I uint32_t IR[4]; /*!< Identity root. */
rgrover1 370:295f76db798e 1151 __I uint32_t DEVICEADDRTYPE; /*!< Device address type. */
rgrover1 370:295f76db798e 1152 __I uint32_t DEVICEADDR[2]; /*!< Device address. */
rgrover1 370:295f76db798e 1153 __I uint32_t OVERRIDEEN; /*!< Radio calibration override enable. */
rgrover1 370:295f76db798e 1154 __I uint32_t NRF_1MBIT[5]; /*!< Override values for the OVERRIDEn registers in RADIO for NRF_1Mbit
rgrover1 370:295f76db798e 1155 mode. */
rgrover1 370:295f76db798e 1156 __I uint32_t RESERVED5[10];
rgrover1 370:295f76db798e 1157 __I uint32_t BLE_1MBIT[5]; /*!< Override values for the OVERRIDEn registers in RADIO for BLE_1Mbit
rgrover1 370:295f76db798e 1158 mode. */
rgrover1 370:295f76db798e 1159 FICR_INFO_Type INFO; /*!< Device info */
rgrover1 370:295f76db798e 1160 } NRF_FICR_Type;
rgrover1 370:295f76db798e 1161
rgrover1 370:295f76db798e 1162
rgrover1 370:295f76db798e 1163 /* ================================================================================ */
rgrover1 370:295f76db798e 1164 /* ================ UICR ================ */
rgrover1 370:295f76db798e 1165 /* ================================================================================ */
rgrover1 370:295f76db798e 1166
rgrover1 370:295f76db798e 1167
rgrover1 370:295f76db798e 1168 /**
rgrover1 370:295f76db798e 1169 * @brief User Information Configuration. (UICR)
rgrover1 370:295f76db798e 1170 */
rgrover1 370:295f76db798e 1171
rgrover1 370:295f76db798e 1172 typedef struct { /*!< UICR Structure */
rgrover1 370:295f76db798e 1173 __IO uint32_t CLENR0; /*!< Length of code region 0. */
rgrover1 370:295f76db798e 1174 __IO uint32_t RBPCONF; /*!< Readback protection configuration. */
rgrover1 370:295f76db798e 1175 __IO uint32_t XTALFREQ; /*!< Reset value for CLOCK XTALFREQ register. */
rgrover1 370:295f76db798e 1176 __I uint32_t RESERVED0;
rgrover1 370:295f76db798e 1177 __I uint32_t FWID; /*!< Firmware ID. */
rgrover1 370:295f76db798e 1178 __IO uint32_t BOOTLOADERADDR; /*!< Bootloader start address. */
rgrover1 370:295f76db798e 1179 } NRF_UICR_Type;
rgrover1 370:295f76db798e 1180
rgrover1 370:295f76db798e 1181
rgrover1 370:295f76db798e 1182 /* ================================================================================ */
rgrover1 370:295f76db798e 1183 /* ================ GPIO ================ */
rgrover1 370:295f76db798e 1184 /* ================================================================================ */
rgrover1 370:295f76db798e 1185
rgrover1 370:295f76db798e 1186
rgrover1 370:295f76db798e 1187 /**
rgrover1 370:295f76db798e 1188 * @brief General purpose input and output. (GPIO)
rgrover1 370:295f76db798e 1189 */
rgrover1 370:295f76db798e 1190
rgrover1 370:295f76db798e 1191 typedef struct { /*!< GPIO Structure */
rgrover1 370:295f76db798e 1192 __I uint32_t RESERVED0[321];
rgrover1 370:295f76db798e 1193 __IO uint32_t OUT; /*!< Write GPIO port. */
rgrover1 370:295f76db798e 1194 __IO uint32_t OUTSET; /*!< Set individual bits in GPIO port. */
rgrover1 370:295f76db798e 1195 __IO uint32_t OUTCLR; /*!< Clear individual bits in GPIO port. */
rgrover1 370:295f76db798e 1196 __I uint32_t IN; /*!< Read GPIO port. */
rgrover1 370:295f76db798e 1197 __IO uint32_t DIR; /*!< Direction of GPIO pins. */
rgrover1 370:295f76db798e 1198 __IO uint32_t DIRSET; /*!< DIR set register. */
rgrover1 370:295f76db798e 1199 __IO uint32_t DIRCLR; /*!< DIR clear register. */
rgrover1 370:295f76db798e 1200 __I uint32_t RESERVED1[120];
rgrover1 370:295f76db798e 1201 __IO uint32_t PIN_CNF[32]; /*!< Configuration of GPIO pins. */
rgrover1 370:295f76db798e 1202 } NRF_GPIO_Type;
rgrover1 370:295f76db798e 1203
rgrover1 370:295f76db798e 1204
rgrover1 370:295f76db798e 1205 /* -------------------- End of section using anonymous unions ------------------- */
rgrover1 370:295f76db798e 1206 #if defined(__CC_ARM)
rgrover1 370:295f76db798e 1207 #pragma pop
rgrover1 370:295f76db798e 1208 #elif defined(__ICCARM__)
rgrover1 370:295f76db798e 1209 /* leave anonymous unions enabled */
rgrover1 370:295f76db798e 1210 #elif defined(__GNUC__)
rgrover1 370:295f76db798e 1211 /* anonymous unions are enabled by default */
rgrover1 370:295f76db798e 1212 #elif defined(__TMS470__)
rgrover1 370:295f76db798e 1213 /* anonymous unions are enabled by default */
rgrover1 370:295f76db798e 1214 #elif defined(__TASKING__)
rgrover1 370:295f76db798e 1215 #pragma warning restore
rgrover1 370:295f76db798e 1216 #else
rgrover1 370:295f76db798e 1217 #warning Not supported compiler type
rgrover1 370:295f76db798e 1218 #endif
rgrover1 370:295f76db798e 1219
rgrover1 370:295f76db798e 1220
rgrover1 370:295f76db798e 1221
rgrover1 370:295f76db798e 1222
rgrover1 370:295f76db798e 1223 /* ================================================================================ */
rgrover1 370:295f76db798e 1224 /* ================ Peripheral memory map ================ */
rgrover1 370:295f76db798e 1225 /* ================================================================================ */
rgrover1 370:295f76db798e 1226
rgrover1 370:295f76db798e 1227 #define NRF_POWER_BASE 0x40000000UL
rgrover1 370:295f76db798e 1228 #define NRF_CLOCK_BASE 0x40000000UL
rgrover1 370:295f76db798e 1229 #define NRF_MPU_BASE 0x40000000UL
rgrover1 370:295f76db798e 1230 #define NRF_PU_BASE 0x40000000UL
rgrover1 370:295f76db798e 1231 #define NRF_AMLI_BASE 0x40000000UL
rgrover1 370:295f76db798e 1232 #define NRF_RADIO_BASE 0x40001000UL
rgrover1 370:295f76db798e 1233 #define NRF_UART0_BASE 0x40002000UL
rgrover1 370:295f76db798e 1234 #define NRF_SPI0_BASE 0x40003000UL
rgrover1 370:295f76db798e 1235 #define NRF_TWI0_BASE 0x40003000UL
rgrover1 370:295f76db798e 1236 #define NRF_SPI1_BASE 0x40004000UL
rgrover1 370:295f76db798e 1237 #define NRF_TWI1_BASE 0x40004000UL
rgrover1 370:295f76db798e 1238 #define NRF_SPIS1_BASE 0x40004000UL
rgrover1 370:295f76db798e 1239 #define NRF_SPIM1_BASE 0x40004000UL
rgrover1 370:295f76db798e 1240 #define NRF_GPIOTE_BASE 0x40006000UL
rgrover1 370:295f76db798e 1241 #define NRF_ADC_BASE 0x40007000UL
rgrover1 370:295f76db798e 1242 #define NRF_TIMER0_BASE 0x40008000UL
rgrover1 370:295f76db798e 1243 #define NRF_TIMER1_BASE 0x40009000UL
rgrover1 370:295f76db798e 1244 #define NRF_TIMER2_BASE 0x4000A000UL
rgrover1 370:295f76db798e 1245 #define NRF_RTC0_BASE 0x4000B000UL
rgrover1 370:295f76db798e 1246 #define NRF_TEMP_BASE 0x4000C000UL
rgrover1 370:295f76db798e 1247 #define NRF_RNG_BASE 0x4000D000UL
rgrover1 370:295f76db798e 1248 #define NRF_ECB_BASE 0x4000E000UL
rgrover1 370:295f76db798e 1249 #define NRF_AAR_BASE 0x4000F000UL
rgrover1 370:295f76db798e 1250 #define NRF_CCM_BASE 0x4000F000UL
rgrover1 370:295f76db798e 1251 #define NRF_WDT_BASE 0x40010000UL
rgrover1 370:295f76db798e 1252 #define NRF_RTC1_BASE 0x40011000UL
rgrover1 370:295f76db798e 1253 #define NRF_QDEC_BASE 0x40012000UL
rgrover1 370:295f76db798e 1254 #define NRF_LPCOMP_BASE 0x40013000UL
rgrover1 370:295f76db798e 1255 #define NRF_SWI_BASE 0x40014000UL
rgrover1 370:295f76db798e 1256 #define NRF_NVMC_BASE 0x4001E000UL
rgrover1 370:295f76db798e 1257 #define NRF_PPI_BASE 0x4001F000UL
rgrover1 370:295f76db798e 1258 #define NRF_FICR_BASE 0x10000000UL
rgrover1 370:295f76db798e 1259 #define NRF_UICR_BASE 0x10001000UL
rgrover1 370:295f76db798e 1260 #define NRF_GPIO_BASE 0x50000000UL
rgrover1 370:295f76db798e 1261
rgrover1 370:295f76db798e 1262
rgrover1 370:295f76db798e 1263 /* ================================================================================ */
rgrover1 370:295f76db798e 1264 /* ================ Peripheral declaration ================ */
rgrover1 370:295f76db798e 1265 /* ================================================================================ */
rgrover1 370:295f76db798e 1266
rgrover1 370:295f76db798e 1267 #define NRF_POWER ((NRF_POWER_Type *) NRF_POWER_BASE)
rgrover1 370:295f76db798e 1268 #define NRF_CLOCK ((NRF_CLOCK_Type *) NRF_CLOCK_BASE)
rgrover1 370:295f76db798e 1269 #define NRF_MPU ((NRF_MPU_Type *) NRF_MPU_BASE)
rgrover1 370:295f76db798e 1270 #define NRF_PU ((NRF_PU_Type *) NRF_PU_BASE)
rgrover1 370:295f76db798e 1271 #define NRF_AMLI ((NRF_AMLI_Type *) NRF_AMLI_BASE)
rgrover1 370:295f76db798e 1272 #define NRF_RADIO ((NRF_RADIO_Type *) NRF_RADIO_BASE)
rgrover1 370:295f76db798e 1273 #define NRF_UART0 ((NRF_UART_Type *) NRF_UART0_BASE)
rgrover1 370:295f76db798e 1274 #define NRF_SPI0 ((NRF_SPI_Type *) NRF_SPI0_BASE)
rgrover1 370:295f76db798e 1275 #define NRF_TWI0 ((NRF_TWI_Type *) NRF_TWI0_BASE)
rgrover1 370:295f76db798e 1276 #define NRF_SPI1 ((NRF_SPI_Type *) NRF_SPI1_BASE)
rgrover1 370:295f76db798e 1277 #define NRF_TWI1 ((NRF_TWI_Type *) NRF_TWI1_BASE)
rgrover1 370:295f76db798e 1278 #define NRF_SPIS1 ((NRF_SPIS_Type *) NRF_SPIS1_BASE)
rgrover1 370:295f76db798e 1279 #define NRF_SPIM1 ((NRF_SPIM_Type *) NRF_SPIM1_BASE)
rgrover1 370:295f76db798e 1280 #define NRF_GPIOTE ((NRF_GPIOTE_Type *) NRF_GPIOTE_BASE)
rgrover1 370:295f76db798e 1281 #define NRF_ADC ((NRF_ADC_Type *) NRF_ADC_BASE)
rgrover1 370:295f76db798e 1282 #define NRF_TIMER0 ((NRF_TIMER_Type *) NRF_TIMER0_BASE)
rgrover1 370:295f76db798e 1283 #define NRF_TIMER1 ((NRF_TIMER_Type *) NRF_TIMER1_BASE)
rgrover1 370:295f76db798e 1284 #define NRF_TIMER2 ((NRF_TIMER_Type *) NRF_TIMER2_BASE)
rgrover1 370:295f76db798e 1285 #define NRF_RTC0 ((NRF_RTC_Type *) NRF_RTC0_BASE)
rgrover1 370:295f76db798e 1286 #define NRF_TEMP ((NRF_TEMP_Type *) NRF_TEMP_BASE)
rgrover1 370:295f76db798e 1287 #define NRF_RNG ((NRF_RNG_Type *) NRF_RNG_BASE)
rgrover1 370:295f76db798e 1288 #define NRF_ECB ((NRF_ECB_Type *) NRF_ECB_BASE)
rgrover1 370:295f76db798e 1289 #define NRF_AAR ((NRF_AAR_Type *) NRF_AAR_BASE)
rgrover1 370:295f76db798e 1290 #define NRF_CCM ((NRF_CCM_Type *) NRF_CCM_BASE)
rgrover1 370:295f76db798e 1291 #define NRF_WDT ((NRF_WDT_Type *) NRF_WDT_BASE)
rgrover1 370:295f76db798e 1292 #define NRF_RTC1 ((NRF_RTC_Type *) NRF_RTC1_BASE)
rgrover1 370:295f76db798e 1293 #define NRF_QDEC ((NRF_QDEC_Type *) NRF_QDEC_BASE)
rgrover1 370:295f76db798e 1294 #define NRF_LPCOMP ((NRF_LPCOMP_Type *) NRF_LPCOMP_BASE)
rgrover1 370:295f76db798e 1295 #define NRF_SWI ((NRF_SWI_Type *) NRF_SWI_BASE)
rgrover1 370:295f76db798e 1296 #define NRF_NVMC ((NRF_NVMC_Type *) NRF_NVMC_BASE)
rgrover1 370:295f76db798e 1297 #define NRF_PPI ((NRF_PPI_Type *) NRF_PPI_BASE)
rgrover1 370:295f76db798e 1298 #define NRF_FICR ((NRF_FICR_Type *) NRF_FICR_BASE)
rgrover1 370:295f76db798e 1299 #define NRF_UICR ((NRF_UICR_Type *) NRF_UICR_BASE)
rgrover1 370:295f76db798e 1300 #define NRF_GPIO ((NRF_GPIO_Type *) NRF_GPIO_BASE)
rgrover1 370:295f76db798e 1301
rgrover1 370:295f76db798e 1302
rgrover1 370:295f76db798e 1303 /** @} */ /* End of group Device_Peripheral_Registers */
rgrover1 370:295f76db798e 1304 /** @} */ /* End of group nRF51 */
rgrover1 370:295f76db798e 1305 /** @} */ /* End of group Nordic Semiconductor */
rgrover1 370:295f76db798e 1306
rgrover1 370:295f76db798e 1307 #ifdef __cplusplus
rgrover1 370:295f76db798e 1308 }
rgrover1 370:295f76db798e 1309 #endif
rgrover1 370:295f76db798e 1310
rgrover1 370:295f76db798e 1311
rgrover1 370:295f76db798e 1312 #endif /* nRF51_H */
rgrover1 370:295f76db798e 1313