Yihui Xiong / BLE_NODE_TEST

Test code for Grove Node BLE

Dependencies:   BLE_API nRF51822

Fork of BLE_LoopbackUART by Bluetooth Low Energy

mbed-src/targets/cmsis/core_cm0.h@10:22480ac31879, 2014-11-27 (annotated)

Committer:
yihui
Date:
Thu Nov 27 09:30:36 2014 +0000
Revision:
10:22480ac31879
Parent:
9:05f0b5a3a70a 
change to new revision hardware

Who changed what in which revision?

UserRevisionLine numberNew contents of line
yihui 9:05f0b5a3a70a 1 /**************************************************************************//**
yihui 9:05f0b5a3a70a 2 * @file core_cm0.h
yihui 9:05f0b5a3a70a 3 * @brief CMSIS Cortex-M0 Core Peripheral Access Layer Header File
yihui 9:05f0b5a3a70a 4 * @version V3.20
yihui 9:05f0b5a3a70a 5 * @date 25. February 2013
yihui 9:05f0b5a3a70a 6 *
yihui 9:05f0b5a3a70a 7 * @note
yihui 9:05f0b5a3a70a 8 *
yihui 9:05f0b5a3a70a 9 ******************************************************************************/
yihui 9:05f0b5a3a70a 10 /* Copyright (c) 2009 - 2013 ARM LIMITED
yihui 9:05f0b5a3a70a 11
yihui 9:05f0b5a3a70a 12 All rights reserved.
yihui 9:05f0b5a3a70a 13 Redistribution and use in source and binary forms, with or without
yihui 9:05f0b5a3a70a 14 modification, are permitted provided that the following conditions are met:
yihui 9:05f0b5a3a70a 15 - Redistributions of source code must retain the above copyright
yihui 9:05f0b5a3a70a 16 notice, this list of conditions and the following disclaimer.
yihui 9:05f0b5a3a70a 17 - Redistributions in binary form must reproduce the above copyright
yihui 9:05f0b5a3a70a 18 notice, this list of conditions and the following disclaimer in the
yihui 9:05f0b5a3a70a 19 documentation and/or other materials provided with the distribution.
yihui 9:05f0b5a3a70a 20 - Neither the name of ARM nor the names of its contributors may be used
yihui 9:05f0b5a3a70a 21 to endorse or promote products derived from this software without
yihui 9:05f0b5a3a70a 22 specific prior written permission.
yihui 9:05f0b5a3a70a 23 *
yihui 9:05f0b5a3a70a 24 THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
yihui 9:05f0b5a3a70a 25 AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
yihui 9:05f0b5a3a70a 26 IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
yihui 9:05f0b5a3a70a 27 ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
yihui 9:05f0b5a3a70a 28 LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
yihui 9:05f0b5a3a70a 29 CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
yihui 9:05f0b5a3a70a 30 SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
yihui 9:05f0b5a3a70a 31 INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
yihui 9:05f0b5a3a70a 32 CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
yihui 9:05f0b5a3a70a 33 ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
yihui 9:05f0b5a3a70a 34 POSSIBILITY OF SUCH DAMAGE.
yihui 9:05f0b5a3a70a 35 ---------------------------------------------------------------------------*/
yihui 9:05f0b5a3a70a 36
yihui 9:05f0b5a3a70a 37
yihui 9:05f0b5a3a70a 38 #if defined ( __ICCARM__ )
yihui 9:05f0b5a3a70a 39 #pragma system_include /* treat file as system include file for MISRA check */
yihui 9:05f0b5a3a70a 40 #endif
yihui 9:05f0b5a3a70a 41
yihui 9:05f0b5a3a70a 42 #ifdef __cplusplus
yihui 9:05f0b5a3a70a 43 extern "C" {
yihui 9:05f0b5a3a70a 44 #endif
yihui 9:05f0b5a3a70a 45
yihui 9:05f0b5a3a70a 46 #ifndef __CORE_CM0_H_GENERIC
yihui 9:05f0b5a3a70a 47 #define __CORE_CM0_H_GENERIC
yihui 9:05f0b5a3a70a 48
yihui 9:05f0b5a3a70a 49 /** \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions
yihui 9:05f0b5a3a70a 50 CMSIS violates the following MISRA-C:2004 rules:
yihui 9:05f0b5a3a70a 51
yihui 9:05f0b5a3a70a 52 \li Required Rule 8.5, object/function definition in header file.<br>
yihui 9:05f0b5a3a70a 53 Function definitions in header files are used to allow 'inlining'.
yihui 9:05f0b5a3a70a 54
yihui 9:05f0b5a3a70a 55 \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
yihui 9:05f0b5a3a70a 56 Unions are used for effective representation of core registers.
yihui 9:05f0b5a3a70a 57
yihui 9:05f0b5a3a70a 58 \li Advisory Rule 19.7, Function-like macro defined.<br>
yihui 9:05f0b5a3a70a 59 Function-like macros are used to allow more efficient code.
yihui 9:05f0b5a3a70a 60 */
yihui 9:05f0b5a3a70a 61
yihui 9:05f0b5a3a70a 62
yihui 9:05f0b5a3a70a 63 /*******************************************************************************
yihui 9:05f0b5a3a70a 64 * CMSIS definitions
yihui 9:05f0b5a3a70a 65 ******************************************************************************/
yihui 9:05f0b5a3a70a 66 /** \ingroup Cortex_M0
yihui 9:05f0b5a3a70a 67 @{
yihui 9:05f0b5a3a70a 68 */
yihui 9:05f0b5a3a70a 69
yihui 9:05f0b5a3a70a 70 /* CMSIS CM0 definitions */
yihui 9:05f0b5a3a70a 71 #define __CM0_CMSIS_VERSION_MAIN (0x03) /*!< [31:16] CMSIS HAL main version */
yihui 9:05f0b5a3a70a 72 #define __CM0_CMSIS_VERSION_SUB (0x20) /*!< [15:0] CMSIS HAL sub version */
yihui 9:05f0b5a3a70a 73 #define __CM0_CMSIS_VERSION ((__CM0_CMSIS_VERSION_MAIN << 16) | \
yihui 9:05f0b5a3a70a 74 __CM0_CMSIS_VERSION_SUB ) /*!< CMSIS HAL version number */
yihui 9:05f0b5a3a70a 75
yihui 9:05f0b5a3a70a 76 #define __CORTEX_M (0x00) /*!< Cortex-M Core */
yihui 9:05f0b5a3a70a 77
yihui 9:05f0b5a3a70a 78
yihui 9:05f0b5a3a70a 79 #if defined ( __CC_ARM )
yihui 9:05f0b5a3a70a 80 #define __ASM __asm /*!< asm keyword for ARM Compiler */
yihui 9:05f0b5a3a70a 81 #define __INLINE __inline /*!< inline keyword for ARM Compiler */
yihui 9:05f0b5a3a70a 82 #define __STATIC_INLINE static __inline
yihui 9:05f0b5a3a70a 83
yihui 9:05f0b5a3a70a 84 #elif defined ( __ICCARM__ )
yihui 9:05f0b5a3a70a 85 #define __ASM __asm /*!< asm keyword for IAR Compiler */
yihui 9:05f0b5a3a70a 86 #define __INLINE inline /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */
yihui 9:05f0b5a3a70a 87 #define __STATIC_INLINE static inline
yihui 9:05f0b5a3a70a 88
yihui 9:05f0b5a3a70a 89 #elif defined ( __GNUC__ )
yihui 9:05f0b5a3a70a 90 #define __ASM __asm /*!< asm keyword for GNU Compiler */
yihui 9:05f0b5a3a70a 91 #define __INLINE inline /*!< inline keyword for GNU Compiler */
yihui 9:05f0b5a3a70a 92 #define __STATIC_INLINE static inline
yihui 9:05f0b5a3a70a 93
yihui 9:05f0b5a3a70a 94 #elif defined ( __TASKING__ )
yihui 9:05f0b5a3a70a 95 #define __ASM __asm /*!< asm keyword for TASKING Compiler */
yihui 9:05f0b5a3a70a 96 #define __INLINE inline /*!< inline keyword for TASKING Compiler */
yihui 9:05f0b5a3a70a 97 #define __STATIC_INLINE static inline
yihui 9:05f0b5a3a70a 98
yihui 9:05f0b5a3a70a 99 #endif
yihui 9:05f0b5a3a70a 100
yihui 9:05f0b5a3a70a 101 /** __FPU_USED indicates whether an FPU is used or not. This core does not support an FPU at all
yihui 9:05f0b5a3a70a 102 */
yihui 9:05f0b5a3a70a 103 #define __FPU_USED 0
yihui 9:05f0b5a3a70a 104
yihui 9:05f0b5a3a70a 105 #if defined ( __CC_ARM )
yihui 9:05f0b5a3a70a 106 #if defined __TARGET_FPU_VFP
yihui 9:05f0b5a3a70a 107 #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
yihui 9:05f0b5a3a70a 108 #endif
yihui 9:05f0b5a3a70a 109
yihui 9:05f0b5a3a70a 110 #elif defined ( __ICCARM__ )
yihui 9:05f0b5a3a70a 111 #if defined __ARMVFP__
yihui 9:05f0b5a3a70a 112 #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
yihui 9:05f0b5a3a70a 113 #endif
yihui 9:05f0b5a3a70a 114
yihui 9:05f0b5a3a70a 115 #elif defined ( __GNUC__ )
yihui 9:05f0b5a3a70a 116 #if defined (__VFP_FP__) && !defined(__SOFTFP__)
yihui 9:05f0b5a3a70a 117 #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
yihui 9:05f0b5a3a70a 118 #endif
yihui 9:05f0b5a3a70a 119
yihui 9:05f0b5a3a70a 120 #elif defined ( __TASKING__ )
yihui 9:05f0b5a3a70a 121 #if defined __FPU_VFP__
yihui 9:05f0b5a3a70a 122 #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
yihui 9:05f0b5a3a70a 123 #endif
yihui 9:05f0b5a3a70a 124 #endif
yihui 9:05f0b5a3a70a 125
yihui 9:05f0b5a3a70a 126 #include <stdint.h> /* standard types definitions */
yihui 9:05f0b5a3a70a 127 #include <core_cmInstr.h> /* Core Instruction Access */
yihui 9:05f0b5a3a70a 128 #include <core_cmFunc.h> /* Core Function Access */
yihui 9:05f0b5a3a70a 129
yihui 9:05f0b5a3a70a 130 #endif /* __CORE_CM0_H_GENERIC */
yihui 9:05f0b5a3a70a 131
yihui 9:05f0b5a3a70a 132 #ifndef __CMSIS_GENERIC
yihui 9:05f0b5a3a70a 133
yihui 9:05f0b5a3a70a 134 #ifndef __CORE_CM0_H_DEPENDANT
yihui 9:05f0b5a3a70a 135 #define __CORE_CM0_H_DEPENDANT
yihui 9:05f0b5a3a70a 136
yihui 9:05f0b5a3a70a 137 /* check device defines and use defaults */
yihui 9:05f0b5a3a70a 138 #if defined __CHECK_DEVICE_DEFINES
yihui 9:05f0b5a3a70a 139 #ifndef __CM0_REV
yihui 9:05f0b5a3a70a 140 #define __CM0_REV 0x0000
yihui 9:05f0b5a3a70a 141 #warning "__CM0_REV not defined in device header file; using default!"
yihui 9:05f0b5a3a70a 142 #endif
yihui 9:05f0b5a3a70a 143
yihui 9:05f0b5a3a70a 144 #ifndef __NVIC_PRIO_BITS
yihui 9:05f0b5a3a70a 145 #define __NVIC_PRIO_BITS 2
yihui 9:05f0b5a3a70a 146 #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
yihui 9:05f0b5a3a70a 147 #endif
yihui 9:05f0b5a3a70a 148
yihui 9:05f0b5a3a70a 149 #ifndef __Vendor_SysTickConfig
yihui 9:05f0b5a3a70a 150 #define __Vendor_SysTickConfig 0
yihui 9:05f0b5a3a70a 151 #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
yihui 9:05f0b5a3a70a 152 #endif
yihui 9:05f0b5a3a70a 153 #endif
yihui 9:05f0b5a3a70a 154
yihui 9:05f0b5a3a70a 155 /* IO definitions (access restrictions to peripheral registers) */
yihui 9:05f0b5a3a70a 156 /**
yihui 9:05f0b5a3a70a 157 \defgroup CMSIS_glob_defs CMSIS Global Defines
yihui 9:05f0b5a3a70a 158
yihui 9:05f0b5a3a70a 159 <strong>IO Type Qualifiers</strong> are used
yihui 9:05f0b5a3a70a 160 \li to specify the access to peripheral variables.
yihui 9:05f0b5a3a70a 161 \li for automatic generation of peripheral register debug information.
yihui 9:05f0b5a3a70a 162 */
yihui 9:05f0b5a3a70a 163 #ifdef __cplusplus
yihui 9:05f0b5a3a70a 164 #define __I volatile /*!< Defines 'read only' permissions */
yihui 9:05f0b5a3a70a 165 #else
yihui 9:05f0b5a3a70a 166 #define __I volatile const /*!< Defines 'read only' permissions */
yihui 9:05f0b5a3a70a 167 #endif
yihui 9:05f0b5a3a70a 168 #define __O volatile /*!< Defines 'write only' permissions */
yihui 9:05f0b5a3a70a 169 #define __IO volatile /*!< Defines 'read / write' permissions */
yihui 9:05f0b5a3a70a 170
yihui 9:05f0b5a3a70a 171 /*@} end of group Cortex_M0 */
yihui 9:05f0b5a3a70a 172
yihui 9:05f0b5a3a70a 173
yihui 9:05f0b5a3a70a 174
yihui 9:05f0b5a3a70a 175 /*******************************************************************************
yihui 9:05f0b5a3a70a 176 * Register Abstraction
yihui 9:05f0b5a3a70a 177 Core Register contain:
yihui 9:05f0b5a3a70a 178 - Core Register
yihui 9:05f0b5a3a70a 179 - Core NVIC Register
yihui 9:05f0b5a3a70a 180 - Core SCB Register
yihui 9:05f0b5a3a70a 181 - Core SysTick Register
yihui 9:05f0b5a3a70a 182 ******************************************************************************/
yihui 9:05f0b5a3a70a 183 /** \defgroup CMSIS_core_register Defines and Type Definitions
yihui 9:05f0b5a3a70a 184 \brief Type definitions and defines for Cortex-M processor based devices.
yihui 9:05f0b5a3a70a 185 */
yihui 9:05f0b5a3a70a 186
yihui 9:05f0b5a3a70a 187 /** \ingroup CMSIS_core_register
yihui 9:05f0b5a3a70a 188 \defgroup CMSIS_CORE Status and Control Registers
yihui 9:05f0b5a3a70a 189 \brief Core Register type definitions.
yihui 9:05f0b5a3a70a 190 @{
yihui 9:05f0b5a3a70a 191 */
yihui 9:05f0b5a3a70a 192
yihui 9:05f0b5a3a70a 193 /** \brief Union type to access the Application Program Status Register (APSR).
yihui 9:05f0b5a3a70a 194 */
yihui 9:05f0b5a3a70a 195 typedef union
yihui 9:05f0b5a3a70a 196 {
yihui 9:05f0b5a3a70a 197 struct
yihui 9:05f0b5a3a70a 198 {
yihui 9:05f0b5a3a70a 199 #if (__CORTEX_M != 0x04)
yihui 9:05f0b5a3a70a 200 uint32_t _reserved0:27; /*!< bit: 0..26 Reserved */
yihui 9:05f0b5a3a70a 201 #else
yihui 9:05f0b5a3a70a 202 uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */
yihui 9:05f0b5a3a70a 203 uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */
yihui 9:05f0b5a3a70a 204 uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */
yihui 9:05f0b5a3a70a 205 #endif
yihui 9:05f0b5a3a70a 206 uint32_t Q:1; /*!< bit: 27 Saturation condition flag */
yihui 9:05f0b5a3a70a 207 uint32_t V:1; /*!< bit: 28 Overflow condition code flag */
yihui 9:05f0b5a3a70a 208 uint32_t C:1; /*!< bit: 29 Carry condition code flag */
yihui 9:05f0b5a3a70a 209 uint32_t Z:1; /*!< bit: 30 Zero condition code flag */
yihui 9:05f0b5a3a70a 210 uint32_t N:1; /*!< bit: 31 Negative condition code flag */
yihui 9:05f0b5a3a70a 211 } b; /*!< Structure used for bit access */
yihui 9:05f0b5a3a70a 212 uint32_t w; /*!< Type used for word access */
yihui 9:05f0b5a3a70a 213 } APSR_Type;
yihui 9:05f0b5a3a70a 214
yihui 9:05f0b5a3a70a 215
yihui 9:05f0b5a3a70a 216 /** \brief Union type to access the Interrupt Program Status Register (IPSR).
yihui 9:05f0b5a3a70a 217 */
yihui 9:05f0b5a3a70a 218 typedef union
yihui 9:05f0b5a3a70a 219 {
yihui 9:05f0b5a3a70a 220 struct
yihui 9:05f0b5a3a70a 221 {
yihui 9:05f0b5a3a70a 222 uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */
yihui 9:05f0b5a3a70a 223 uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */
yihui 9:05f0b5a3a70a 224 } b; /*!< Structure used for bit access */
yihui 9:05f0b5a3a70a 225 uint32_t w; /*!< Type used for word access */
yihui 9:05f0b5a3a70a 226 } IPSR_Type;
yihui 9:05f0b5a3a70a 227
yihui 9:05f0b5a3a70a 228
yihui 9:05f0b5a3a70a 229 /** \brief Union type to access the Special-Purpose Program Status Registers (xPSR).
yihui 9:05f0b5a3a70a 230 */
yihui 9:05f0b5a3a70a 231 typedef union
yihui 9:05f0b5a3a70a 232 {
yihui 9:05f0b5a3a70a 233 struct
yihui 9:05f0b5a3a70a 234 {
yihui 9:05f0b5a3a70a 235 uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */
yihui 9:05f0b5a3a70a 236 #if (__CORTEX_M != 0x04)
yihui 9:05f0b5a3a70a 237 uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */
yihui 9:05f0b5a3a70a 238 #else
yihui 9:05f0b5a3a70a 239 uint32_t _reserved0:7; /*!< bit: 9..15 Reserved */
yihui 9:05f0b5a3a70a 240 uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */
yihui 9:05f0b5a3a70a 241 uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */
yihui 9:05f0b5a3a70a 242 #endif
yihui 9:05f0b5a3a70a 243 uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */
yihui 9:05f0b5a3a70a 244 uint32_t IT:2; /*!< bit: 25..26 saved IT state (read 0) */
yihui 9:05f0b5a3a70a 245 uint32_t Q:1; /*!< bit: 27 Saturation condition flag */
yihui 9:05f0b5a3a70a 246 uint32_t V:1; /*!< bit: 28 Overflow condition code flag */
yihui 9:05f0b5a3a70a 247 uint32_t C:1; /*!< bit: 29 Carry condition code flag */
yihui 9:05f0b5a3a70a 248 uint32_t Z:1; /*!< bit: 30 Zero condition code flag */
yihui 9:05f0b5a3a70a 249 uint32_t N:1; /*!< bit: 31 Negative condition code flag */
yihui 9:05f0b5a3a70a 250 } b; /*!< Structure used for bit access */
yihui 9:05f0b5a3a70a 251 uint32_t w; /*!< Type used for word access */
yihui 9:05f0b5a3a70a 252 } xPSR_Type;
yihui 9:05f0b5a3a70a 253
yihui 9:05f0b5a3a70a 254
yihui 9:05f0b5a3a70a 255 /** \brief Union type to access the Control Registers (CONTROL).
yihui 9:05f0b5a3a70a 256 */
yihui 9:05f0b5a3a70a 257 typedef union
yihui 9:05f0b5a3a70a 258 {
yihui 9:05f0b5a3a70a 259 struct
yihui 9:05f0b5a3a70a 260 {
yihui 9:05f0b5a3a70a 261 uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */
yihui 9:05f0b5a3a70a 262 uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */
yihui 9:05f0b5a3a70a 263 uint32_t FPCA:1; /*!< bit: 2 FP extension active flag */
yihui 9:05f0b5a3a70a 264 uint32_t _reserved0:29; /*!< bit: 3..31 Reserved */
yihui 9:05f0b5a3a70a 265 } b; /*!< Structure used for bit access */
yihui 9:05f0b5a3a70a 266 uint32_t w; /*!< Type used for word access */
yihui 9:05f0b5a3a70a 267 } CONTROL_Type;
yihui 9:05f0b5a3a70a 268
yihui 9:05f0b5a3a70a 269 /*@} end of group CMSIS_CORE */
yihui 9:05f0b5a3a70a 270
yihui 9:05f0b5a3a70a 271
yihui 9:05f0b5a3a70a 272 /** \ingroup CMSIS_core_register
yihui 9:05f0b5a3a70a 273 \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC)
yihui 9:05f0b5a3a70a 274 \brief Type definitions for the NVIC Registers
yihui 9:05f0b5a3a70a 275 @{
yihui 9:05f0b5a3a70a 276 */
yihui 9:05f0b5a3a70a 277
yihui 9:05f0b5a3a70a 278 /** \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC).
yihui 9:05f0b5a3a70a 279 */
yihui 9:05f0b5a3a70a 280 typedef struct
yihui 9:05f0b5a3a70a 281 {
yihui 9:05f0b5a3a70a 282 __IO uint32_t ISER[1]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */
yihui 9:05f0b5a3a70a 283 uint32_t RESERVED0[31];
yihui 9:05f0b5a3a70a 284 __IO uint32_t ICER[1]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */
yihui 9:05f0b5a3a70a 285 uint32_t RSERVED1[31];
yihui 9:05f0b5a3a70a 286 __IO uint32_t ISPR[1]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */
yihui 9:05f0b5a3a70a 287 uint32_t RESERVED2[31];
yihui 9:05f0b5a3a70a 288 __IO uint32_t ICPR[1]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */
yihui 9:05f0b5a3a70a 289 uint32_t RESERVED3[31];
yihui 9:05f0b5a3a70a 290 uint32_t RESERVED4[64];
yihui 9:05f0b5a3a70a 291 __IO uint32_t IP[8]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */
yihui 9:05f0b5a3a70a 292 } NVIC_Type;
yihui 9:05f0b5a3a70a 293
yihui 9:05f0b5a3a70a 294 /*@} end of group CMSIS_NVIC */
yihui 9:05f0b5a3a70a 295
yihui 9:05f0b5a3a70a 296
yihui 9:05f0b5a3a70a 297 /** \ingroup CMSIS_core_register
yihui 9:05f0b5a3a70a 298 \defgroup CMSIS_SCB System Control Block (SCB)
yihui 9:05f0b5a3a70a 299 \brief Type definitions for the System Control Block Registers
yihui 9:05f0b5a3a70a 300 @{
yihui 9:05f0b5a3a70a 301 */
yihui 9:05f0b5a3a70a 302
yihui 9:05f0b5a3a70a 303 /** \brief Structure type to access the System Control Block (SCB).
yihui 9:05f0b5a3a70a 304 */
yihui 9:05f0b5a3a70a 305 typedef struct
yihui 9:05f0b5a3a70a 306 {
yihui 9:05f0b5a3a70a 307 __I uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */
yihui 9:05f0b5a3a70a 308 __IO uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */
yihui 9:05f0b5a3a70a 309 uint32_t RESERVED0;
yihui 9:05f0b5a3a70a 310 __IO uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */
yihui 9:05f0b5a3a70a 311 __IO uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */
yihui 9:05f0b5a3a70a 312 __IO uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */
yihui 9:05f0b5a3a70a 313 uint32_t RESERVED1;
yihui 9:05f0b5a3a70a 314 __IO uint32_t SHP[2]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */
yihui 9:05f0b5a3a70a 315 __IO uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */
yihui 9:05f0b5a3a70a 316 } SCB_Type;
yihui 9:05f0b5a3a70a 317
yihui 9:05f0b5a3a70a 318 /* SCB CPUID Register Definitions */
yihui 9:05f0b5a3a70a 319 #define SCB_CPUID_IMPLEMENTER_Pos 24 /*!< SCB CPUID: IMPLEMENTER Position */
yihui 9:05f0b5a3a70a 320 #define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */
yihui 9:05f0b5a3a70a 321
yihui 9:05f0b5a3a70a 322 #define SCB_CPUID_VARIANT_Pos 20 /*!< SCB CPUID: VARIANT Position */
yihui 9:05f0b5a3a70a 323 #define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */
yihui 9:05f0b5a3a70a 324
yihui 9:05f0b5a3a70a 325 #define SCB_CPUID_ARCHITECTURE_Pos 16 /*!< SCB CPUID: ARCHITECTURE Position */
yihui 9:05f0b5a3a70a 326 #define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */
yihui 9:05f0b5a3a70a 327
yihui 9:05f0b5a3a70a 328 #define SCB_CPUID_PARTNO_Pos 4 /*!< SCB CPUID: PARTNO Position */
yihui 9:05f0b5a3a70a 329 #define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */
yihui 9:05f0b5a3a70a 330
yihui 9:05f0b5a3a70a 331 #define SCB_CPUID_REVISION_Pos 0 /*!< SCB CPUID: REVISION Position */
yihui 9:05f0b5a3a70a 332 #define SCB_CPUID_REVISION_Msk (0xFUL << SCB_CPUID_REVISION_Pos) /*!< SCB CPUID: REVISION Mask */
yihui 9:05f0b5a3a70a 333
yihui 9:05f0b5a3a70a 334 /* SCB Interrupt Control State Register Definitions */
yihui 9:05f0b5a3a70a 335 #define SCB_ICSR_NMIPENDSET_Pos 31 /*!< SCB ICSR: NMIPENDSET Position */
yihui 9:05f0b5a3a70a 336 #define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */
yihui 9:05f0b5a3a70a 337
yihui 9:05f0b5a3a70a 338 #define SCB_ICSR_PENDSVSET_Pos 28 /*!< SCB ICSR: PENDSVSET Position */
yihui 9:05f0b5a3a70a 339 #define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */
yihui 9:05f0b5a3a70a 340
yihui 9:05f0b5a3a70a 341 #define SCB_ICSR_PENDSVCLR_Pos 27 /*!< SCB ICSR: PENDSVCLR Position */
yihui 9:05f0b5a3a70a 342 #define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */
yihui 9:05f0b5a3a70a 343
yihui 9:05f0b5a3a70a 344 #define SCB_ICSR_PENDSTSET_Pos 26 /*!< SCB ICSR: PENDSTSET Position */
yihui 9:05f0b5a3a70a 345 #define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */
yihui 9:05f0b5a3a70a 346
yihui 9:05f0b5a3a70a 347 #define SCB_ICSR_PENDSTCLR_Pos 25 /*!< SCB ICSR: PENDSTCLR Position */
yihui 9:05f0b5a3a70a 348 #define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */
yihui 9:05f0b5a3a70a 349
yihui 9:05f0b5a3a70a 350 #define SCB_ICSR_ISRPREEMPT_Pos 23 /*!< SCB ICSR: ISRPREEMPT Position */
yihui 9:05f0b5a3a70a 351 #define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */
yihui 9:05f0b5a3a70a 352
yihui 9:05f0b5a3a70a 353 #define SCB_ICSR_ISRPENDING_Pos 22 /*!< SCB ICSR: ISRPENDING Position */
yihui 9:05f0b5a3a70a 354 #define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */
yihui 9:05f0b5a3a70a 355
yihui 9:05f0b5a3a70a 356 #define SCB_ICSR_VECTPENDING_Pos 12 /*!< SCB ICSR: VECTPENDING Position */
yihui 9:05f0b5a3a70a 357 #define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */
yihui 9:05f0b5a3a70a 358
yihui 9:05f0b5a3a70a 359 #define SCB_ICSR_VECTACTIVE_Pos 0 /*!< SCB ICSR: VECTACTIVE Position */
yihui 9:05f0b5a3a70a 360 #define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos) /*!< SCB ICSR: VECTACTIVE Mask */
yihui 9:05f0b5a3a70a 361
yihui 9:05f0b5a3a70a 362 /* SCB Application Interrupt and Reset Control Register Definitions */
yihui 9:05f0b5a3a70a 363 #define SCB_AIRCR_VECTKEY_Pos 16 /*!< SCB AIRCR: VECTKEY Position */
yihui 9:05f0b5a3a70a 364 #define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */
yihui 9:05f0b5a3a70a 365
yihui 9:05f0b5a3a70a 366 #define SCB_AIRCR_VECTKEYSTAT_Pos 16 /*!< SCB AIRCR: VECTKEYSTAT Position */
yihui 9:05f0b5a3a70a 367 #define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */
yihui 9:05f0b5a3a70a 368
yihui 9:05f0b5a3a70a 369 #define SCB_AIRCR_ENDIANESS_Pos 15 /*!< SCB AIRCR: ENDIANESS Position */
yihui 9:05f0b5a3a70a 370 #define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */
yihui 9:05f0b5a3a70a 371
yihui 9:05f0b5a3a70a 372 #define SCB_AIRCR_SYSRESETREQ_Pos 2 /*!< SCB AIRCR: SYSRESETREQ Position */
yihui 9:05f0b5a3a70a 373 #define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */
yihui 9:05f0b5a3a70a 374
yihui 9:05f0b5a3a70a 375 #define SCB_AIRCR_VECTCLRACTIVE_Pos 1 /*!< SCB AIRCR: VECTCLRACTIVE Position */
yihui 9:05f0b5a3a70a 376 #define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */
yihui 9:05f0b5a3a70a 377
yihui 9:05f0b5a3a70a 378 /* SCB System Control Register Definitions */
yihui 9:05f0b5a3a70a 379 #define SCB_SCR_SEVONPEND_Pos 4 /*!< SCB SCR: SEVONPEND Position */
yihui 9:05f0b5a3a70a 380 #define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */
yihui 9:05f0b5a3a70a 381
yihui 9:05f0b5a3a70a 382 #define SCB_SCR_SLEEPDEEP_Pos 2 /*!< SCB SCR: SLEEPDEEP Position */
yihui 9:05f0b5a3a70a 383 #define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */
yihui 9:05f0b5a3a70a 384
yihui 9:05f0b5a3a70a 385 #define SCB_SCR_SLEEPONEXIT_Pos 1 /*!< SCB SCR: SLEEPONEXIT Position */
yihui 9:05f0b5a3a70a 386 #define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */
yihui 9:05f0b5a3a70a 387
yihui 9:05f0b5a3a70a 388 /* SCB Configuration Control Register Definitions */
yihui 9:05f0b5a3a70a 389 #define SCB_CCR_STKALIGN_Pos 9 /*!< SCB CCR: STKALIGN Position */
yihui 9:05f0b5a3a70a 390 #define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */
yihui 9:05f0b5a3a70a 391
yihui 9:05f0b5a3a70a 392 #define SCB_CCR_UNALIGN_TRP_Pos 3 /*!< SCB CCR: UNALIGN_TRP Position */
yihui 9:05f0b5a3a70a 393 #define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */
yihui 9:05f0b5a3a70a 394
yihui 9:05f0b5a3a70a 395 /* SCB System Handler Control and State Register Definitions */
yihui 9:05f0b5a3a70a 396 #define SCB_SHCSR_SVCALLPENDED_Pos 15 /*!< SCB SHCSR: SVCALLPENDED Position */
yihui 9:05f0b5a3a70a 397 #define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */
yihui 9:05f0b5a3a70a 398
yihui 9:05f0b5a3a70a 399 /*@} end of group CMSIS_SCB */
yihui 9:05f0b5a3a70a 400
yihui 9:05f0b5a3a70a 401
yihui 9:05f0b5a3a70a 402 /** \ingroup CMSIS_core_register
yihui 9:05f0b5a3a70a 403 \defgroup CMSIS_SysTick System Tick Timer (SysTick)
yihui 9:05f0b5a3a70a 404 \brief Type definitions for the System Timer Registers.
yihui 9:05f0b5a3a70a 405 @{
yihui 9:05f0b5a3a70a 406 */
yihui 9:05f0b5a3a70a 407
yihui 9:05f0b5a3a70a 408 /** \brief Structure type to access the System Timer (SysTick).
yihui 9:05f0b5a3a70a 409 */
yihui 9:05f0b5a3a70a 410 typedef struct
yihui 9:05f0b5a3a70a 411 {
yihui 9:05f0b5a3a70a 412 __IO uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */
yihui 9:05f0b5a3a70a 413 __IO uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */
yihui 9:05f0b5a3a70a 414 __IO uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */
yihui 9:05f0b5a3a70a 415 __I uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */
yihui 9:05f0b5a3a70a 416 } SysTick_Type;
yihui 9:05f0b5a3a70a 417
yihui 9:05f0b5a3a70a 418 /* SysTick Control / Status Register Definitions */
yihui 9:05f0b5a3a70a 419 #define SysTick_CTRL_COUNTFLAG_Pos 16 /*!< SysTick CTRL: COUNTFLAG Position */
yihui 9:05f0b5a3a70a 420 #define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */
yihui 9:05f0b5a3a70a 421
yihui 9:05f0b5a3a70a 422 #define SysTick_CTRL_CLKSOURCE_Pos 2 /*!< SysTick CTRL: CLKSOURCE Position */
yihui 9:05f0b5a3a70a 423 #define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */
yihui 9:05f0b5a3a70a 424
yihui 9:05f0b5a3a70a 425 #define SysTick_CTRL_TICKINT_Pos 1 /*!< SysTick CTRL: TICKINT Position */
yihui 9:05f0b5a3a70a 426 #define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */
yihui 9:05f0b5a3a70a 427
yihui 9:05f0b5a3a70a 428 #define SysTick_CTRL_ENABLE_Pos 0 /*!< SysTick CTRL: ENABLE Position */
yihui 9:05f0b5a3a70a 429 #define SysTick_CTRL_ENABLE_Msk (1UL << SysTick_CTRL_ENABLE_Pos) /*!< SysTick CTRL: ENABLE Mask */
yihui 9:05f0b5a3a70a 430
yihui 9:05f0b5a3a70a 431 /* SysTick Reload Register Definitions */
yihui 9:05f0b5a3a70a 432 #define SysTick_LOAD_RELOAD_Pos 0 /*!< SysTick LOAD: RELOAD Position */
yihui 9:05f0b5a3a70a 433 #define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos) /*!< SysTick LOAD: RELOAD Mask */
yihui 9:05f0b5a3a70a 434
yihui 9:05f0b5a3a70a 435 /* SysTick Current Register Definitions */
yihui 9:05f0b5a3a70a 436 #define SysTick_VAL_CURRENT_Pos 0 /*!< SysTick VAL: CURRENT Position */
yihui 9:05f0b5a3a70a 437 #define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /*!< SysTick VAL: CURRENT Mask */
yihui 9:05f0b5a3a70a 438
yihui 9:05f0b5a3a70a 439 /* SysTick Calibration Register Definitions */
yihui 9:05f0b5a3a70a 440 #define SysTick_CALIB_NOREF_Pos 31 /*!< SysTick CALIB: NOREF Position */
yihui 9:05f0b5a3a70a 441 #define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */
yihui 9:05f0b5a3a70a 442
yihui 9:05f0b5a3a70a 443 #define SysTick_CALIB_SKEW_Pos 30 /*!< SysTick CALIB: SKEW Position */
yihui 9:05f0b5a3a70a 444 #define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */
yihui 9:05f0b5a3a70a 445
yihui 9:05f0b5a3a70a 446 #define SysTick_CALIB_TENMS_Pos 0 /*!< SysTick CALIB: TENMS Position */
yihui 9:05f0b5a3a70a 447 #define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /*!< SysTick CALIB: TENMS Mask */
yihui 9:05f0b5a3a70a 448
yihui 9:05f0b5a3a70a 449 /*@} end of group CMSIS_SysTick */
yihui 9:05f0b5a3a70a 450
yihui 9:05f0b5a3a70a 451
yihui 9:05f0b5a3a70a 452 /** \ingroup CMSIS_core_register
yihui 9:05f0b5a3a70a 453 \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug)
yihui 9:05f0b5a3a70a 454 \brief Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR)
yihui 9:05f0b5a3a70a 455 are only accessible over DAP and not via processor. Therefore
yihui 9:05f0b5a3a70a 456 they are not covered by the Cortex-M0 header file.
yihui 9:05f0b5a3a70a 457 @{
yihui 9:05f0b5a3a70a 458 */
yihui 9:05f0b5a3a70a 459 /*@} end of group CMSIS_CoreDebug */
yihui 9:05f0b5a3a70a 460
yihui 9:05f0b5a3a70a 461
yihui 9:05f0b5a3a70a 462 /** \ingroup CMSIS_core_register
yihui 9:05f0b5a3a70a 463 \defgroup CMSIS_core_base Core Definitions
yihui 9:05f0b5a3a70a 464 \brief Definitions for base addresses, unions, and structures.
yihui 9:05f0b5a3a70a 465 @{
yihui 9:05f0b5a3a70a 466 */
yihui 9:05f0b5a3a70a 467
yihui 9:05f0b5a3a70a 468 /* Memory mapping of Cortex-M0 Hardware */
yihui 9:05f0b5a3a70a 469 #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */
yihui 9:05f0b5a3a70a 470 #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */
yihui 9:05f0b5a3a70a 471 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */
yihui 9:05f0b5a3a70a 472 #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */
yihui 9:05f0b5a3a70a 473
yihui 9:05f0b5a3a70a 474 #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */
yihui 9:05f0b5a3a70a 475 #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */
yihui 9:05f0b5a3a70a 476 #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */
yihui 9:05f0b5a3a70a 477
yihui 9:05f0b5a3a70a 478
yihui 9:05f0b5a3a70a 479 /*@} */
yihui 9:05f0b5a3a70a 480
yihui 9:05f0b5a3a70a 481
yihui 9:05f0b5a3a70a 482
yihui 9:05f0b5a3a70a 483 /*******************************************************************************
yihui 9:05f0b5a3a70a 484 * Hardware Abstraction Layer
yihui 9:05f0b5a3a70a 485 Core Function Interface contains:
yihui 9:05f0b5a3a70a 486 - Core NVIC Functions
yihui 9:05f0b5a3a70a 487 - Core SysTick Functions
yihui 9:05f0b5a3a70a 488 - Core Register Access Functions
yihui 9:05f0b5a3a70a 489 ******************************************************************************/
yihui 9:05f0b5a3a70a 490 /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
yihui 9:05f0b5a3a70a 491 */
yihui 9:05f0b5a3a70a 492
yihui 9:05f0b5a3a70a 493
yihui 9:05f0b5a3a70a 494
yihui 9:05f0b5a3a70a 495 /* ########################## NVIC functions #################################### */
yihui 9:05f0b5a3a70a 496 /** \ingroup CMSIS_Core_FunctionInterface
yihui 9:05f0b5a3a70a 497 \defgroup CMSIS_Core_NVICFunctions NVIC Functions
yihui 9:05f0b5a3a70a 498 \brief Functions that manage interrupts and exceptions via the NVIC.
yihui 9:05f0b5a3a70a 499 @{
yihui 9:05f0b5a3a70a 500 */
yihui 9:05f0b5a3a70a 501
yihui 9:05f0b5a3a70a 502 /* Interrupt Priorities are WORD accessible only under ARMv6M */
yihui 9:05f0b5a3a70a 503 /* The following MACROS handle generation of the register offset and byte masks */
yihui 9:05f0b5a3a70a 504 #define _BIT_SHIFT(IRQn) ( (((uint32_t)(IRQn) ) & 0x03) * 8 )
yihui 9:05f0b5a3a70a 505 #define _SHP_IDX(IRQn) ( ((((uint32_t)(IRQn) & 0x0F)-8) >> 2) )
yihui 9:05f0b5a3a70a 506 #define _IP_IDX(IRQn) ( ((uint32_t)(IRQn) >> 2) )
yihui 9:05f0b5a3a70a 507
yihui 9:05f0b5a3a70a 508
yihui 9:05f0b5a3a70a 509 /** \brief Enable External Interrupt
yihui 9:05f0b5a3a70a 510
yihui 9:05f0b5a3a70a 511 The function enables a device-specific interrupt in the NVIC interrupt controller.
yihui 9:05f0b5a3a70a 512
yihui 9:05f0b5a3a70a 513 \param [in] IRQn External interrupt number. Value cannot be negative.
yihui 9:05f0b5a3a70a 514 */
yihui 9:05f0b5a3a70a 515 __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
yihui 9:05f0b5a3a70a 516 {
yihui 9:05f0b5a3a70a 517 NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
yihui 9:05f0b5a3a70a 518 }
yihui 9:05f0b5a3a70a 519
yihui 9:05f0b5a3a70a 520
yihui 9:05f0b5a3a70a 521 /** \brief Disable External Interrupt
yihui 9:05f0b5a3a70a 522
yihui 9:05f0b5a3a70a 523 The function disables a device-specific interrupt in the NVIC interrupt controller.
yihui 9:05f0b5a3a70a 524
yihui 9:05f0b5a3a70a 525 \param [in] IRQn External interrupt number. Value cannot be negative.
yihui 9:05f0b5a3a70a 526 */
yihui 9:05f0b5a3a70a 527 __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
yihui 9:05f0b5a3a70a 528 {
yihui 9:05f0b5a3a70a 529 NVIC->ICER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
yihui 9:05f0b5a3a70a 530 }
yihui 9:05f0b5a3a70a 531
yihui 9:05f0b5a3a70a 532
yihui 9:05f0b5a3a70a 533 /** \brief Get Pending Interrupt
yihui 9:05f0b5a3a70a 534
yihui 9:05f0b5a3a70a 535 The function reads the pending register in the NVIC and returns the pending bit
yihui 9:05f0b5a3a70a 536 for the specified interrupt.
yihui 9:05f0b5a3a70a 537
yihui 9:05f0b5a3a70a 538 \param [in] IRQn Interrupt number.
yihui 9:05f0b5a3a70a 539
yihui 9:05f0b5a3a70a 540 \return 0 Interrupt status is not pending.
yihui 9:05f0b5a3a70a 541 \return 1 Interrupt status is pending.
yihui 9:05f0b5a3a70a 542 */
yihui 9:05f0b5a3a70a 543 __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
yihui 9:05f0b5a3a70a 544 {
yihui 9:05f0b5a3a70a 545 return((uint32_t) ((NVIC->ISPR[0] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));
yihui 9:05f0b5a3a70a 546 }
yihui 9:05f0b5a3a70a 547
yihui 9:05f0b5a3a70a 548
yihui 9:05f0b5a3a70a 549 /** \brief Set Pending Interrupt
yihui 9:05f0b5a3a70a 550
yihui 9:05f0b5a3a70a 551 The function sets the pending bit of an external interrupt.
yihui 9:05f0b5a3a70a 552
yihui 9:05f0b5a3a70a 553 \param [in] IRQn Interrupt number. Value cannot be negative.
yihui 9:05f0b5a3a70a 554 */
yihui 9:05f0b5a3a70a 555 __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
yihui 9:05f0b5a3a70a 556 {
yihui 9:05f0b5a3a70a 557 NVIC->ISPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
yihui 9:05f0b5a3a70a 558 }
yihui 9:05f0b5a3a70a 559
yihui 9:05f0b5a3a70a 560
yihui 9:05f0b5a3a70a 561 /** \brief Clear Pending Interrupt
yihui 9:05f0b5a3a70a 562
yihui 9:05f0b5a3a70a 563 The function clears the pending bit of an external interrupt.
yihui 9:05f0b5a3a70a 564
yihui 9:05f0b5a3a70a 565 \param [in] IRQn External interrupt number. Value cannot be negative.
yihui 9:05f0b5a3a70a 566 */
yihui 9:05f0b5a3a70a 567 __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
yihui 9:05f0b5a3a70a 568 {
yihui 9:05f0b5a3a70a 569 NVIC->ICPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
yihui 9:05f0b5a3a70a 570 }
yihui 9:05f0b5a3a70a 571
yihui 9:05f0b5a3a70a 572
yihui 9:05f0b5a3a70a 573 /** \brief Set Interrupt Priority
yihui 9:05f0b5a3a70a 574
yihui 9:05f0b5a3a70a 575 The function sets the priority of an interrupt.
yihui 9:05f0b5a3a70a 576
yihui 9:05f0b5a3a70a 577 \note The priority cannot be set for every core interrupt.
yihui 9:05f0b5a3a70a 578
yihui 9:05f0b5a3a70a 579 \param [in] IRQn Interrupt number.
yihui 9:05f0b5a3a70a 580 \param [in] priority Priority to set.
yihui 9:05f0b5a3a70a 581 */
yihui 9:05f0b5a3a70a 582 __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
yihui 9:05f0b5a3a70a 583 {
yihui 9:05f0b5a3a70a 584 if(IRQn < 0) {
yihui 9:05f0b5a3a70a 585 SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
yihui 9:05f0b5a3a70a 586 (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
yihui 9:05f0b5a3a70a 587 else {
yihui 9:05f0b5a3a70a 588 NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
yihui 9:05f0b5a3a70a 589 (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
yihui 9:05f0b5a3a70a 590 }
yihui 9:05f0b5a3a70a 591
yihui 9:05f0b5a3a70a 592
yihui 9:05f0b5a3a70a 593 /** \brief Get Interrupt Priority
yihui 9:05f0b5a3a70a 594
yihui 9:05f0b5a3a70a 595 The function reads the priority of an interrupt. The interrupt
yihui 9:05f0b5a3a70a 596 number can be positive to specify an external (device specific)
yihui 9:05f0b5a3a70a 597 interrupt, or negative to specify an internal (core) interrupt.
yihui 9:05f0b5a3a70a 598
yihui 9:05f0b5a3a70a 599
yihui 9:05f0b5a3a70a 600 \param [in] IRQn Interrupt number.
yihui 9:05f0b5a3a70a 601 \return Interrupt Priority. Value is aligned automatically to the implemented
yihui 9:05f0b5a3a70a 602 priority bits of the microcontroller.
yihui 9:05f0b5a3a70a 603 */
yihui 9:05f0b5a3a70a 604 __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
yihui 9:05f0b5a3a70a 605 {
yihui 9:05f0b5a3a70a 606
yihui 9:05f0b5a3a70a 607 if(IRQn < 0) {
yihui 9:05f0b5a3a70a 608 return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & 0xFF) >> (8 - __NVIC_PRIO_BITS))); } /* get priority for Cortex-M0 system interrupts */
yihui 9:05f0b5a3a70a 609 else {
yihui 9:05f0b5a3a70a 610 return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & 0xFF) >> (8 - __NVIC_PRIO_BITS))); } /* get priority for device specific interrupts */
yihui 9:05f0b5a3a70a 611 }
yihui 9:05f0b5a3a70a 612
yihui 9:05f0b5a3a70a 613
yihui 9:05f0b5a3a70a 614 /** \brief System Reset
yihui 9:05f0b5a3a70a 615
yihui 9:05f0b5a3a70a 616 The function initiates a system reset request to reset the MCU.
yihui 9:05f0b5a3a70a 617 */
yihui 9:05f0b5a3a70a 618 __STATIC_INLINE void NVIC_SystemReset(void)
yihui 9:05f0b5a3a70a 619 {
yihui 9:05f0b5a3a70a 620 __DSB(); /* Ensure all outstanding memory accesses included
yihui 9:05f0b5a3a70a 621 buffered write are completed before reset */
yihui 9:05f0b5a3a70a 622 SCB->AIRCR = ((0x5FA << SCB_AIRCR_VECTKEY_Pos) |
yihui 9:05f0b5a3a70a 623 SCB_AIRCR_SYSRESETREQ_Msk);
yihui 9:05f0b5a3a70a 624 __DSB(); /* Ensure completion of memory access */
yihui 9:05f0b5a3a70a 625 while(1); /* wait until reset */
yihui 9:05f0b5a3a70a 626 }
yihui 9:05f0b5a3a70a 627
yihui 9:05f0b5a3a70a 628 /*@} end of CMSIS_Core_NVICFunctions */
yihui 9:05f0b5a3a70a 629
yihui 9:05f0b5a3a70a 630
yihui 9:05f0b5a3a70a 631
yihui 9:05f0b5a3a70a 632 /* ################################## SysTick function ############################################ */
yihui 9:05f0b5a3a70a 633 /** \ingroup CMSIS_Core_FunctionInterface
yihui 9:05f0b5a3a70a 634 \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
yihui 9:05f0b5a3a70a 635 \brief Functions that configure the System.
yihui 9:05f0b5a3a70a 636 @{
yihui 9:05f0b5a3a70a 637 */
yihui 9:05f0b5a3a70a 638
yihui 9:05f0b5a3a70a 639 #if (__Vendor_SysTickConfig == 0)
yihui 9:05f0b5a3a70a 640
yihui 9:05f0b5a3a70a 641 /** \brief System Tick Configuration
yihui 9:05f0b5a3a70a 642
yihui 9:05f0b5a3a70a 643 The function initializes the System Timer and its interrupt, and starts the System Tick Timer.
yihui 9:05f0b5a3a70a 644 Counter is in free running mode to generate periodic interrupts.
yihui 9:05f0b5a3a70a 645
yihui 9:05f0b5a3a70a 646 \param [in] ticks Number of ticks between two interrupts.
yihui 9:05f0b5a3a70a 647
yihui 9:05f0b5a3a70a 648 \return 0 Function succeeded.
yihui 9:05f0b5a3a70a 649 \return 1 Function failed.
yihui 9:05f0b5a3a70a 650
yihui 9:05f0b5a3a70a 651 \note When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
yihui 9:05f0b5a3a70a 652 function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
yihui 9:05f0b5a3a70a 653 must contain a vendor-specific implementation of this function.
yihui 9:05f0b5a3a70a 654
yihui 9:05f0b5a3a70a 655 */
yihui 9:05f0b5a3a70a 656 __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
yihui 9:05f0b5a3a70a 657 {
yihui 9:05f0b5a3a70a 658 if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk) return (1); /* Reload value impossible */
yihui 9:05f0b5a3a70a 659
yihui 9:05f0b5a3a70a 660 SysTick->LOAD = ticks - 1; /* set reload register */
yihui 9:05f0b5a3a70a 661 NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1); /* set Priority for Systick Interrupt */
yihui 9:05f0b5a3a70a 662 SysTick->VAL = 0; /* Load the SysTick Counter Value */
yihui 9:05f0b5a3a70a 663 SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
yihui 9:05f0b5a3a70a 664 SysTick_CTRL_TICKINT_Msk |
yihui 9:05f0b5a3a70a 665 SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */
yihui 9:05f0b5a3a70a 666 return (0); /* Function successful */
yihui 9:05f0b5a3a70a 667 }
yihui 9:05f0b5a3a70a 668
yihui 9:05f0b5a3a70a 669 #endif
yihui 9:05f0b5a3a70a 670
yihui 9:05f0b5a3a70a 671 /*@} end of CMSIS_Core_SysTickFunctions */
yihui 9:05f0b5a3a70a 672
yihui 9:05f0b5a3a70a 673
yihui 9:05f0b5a3a70a 674
yihui 9:05f0b5a3a70a 675
yihui 9:05f0b5a3a70a 676 #endif /* __CORE_CM0_H_DEPENDANT */
yihui 9:05f0b5a3a70a 677
yihui 9:05f0b5a3a70a 678 #endif /* __CMSIS_GENERIC */
yihui 9:05f0b5a3a70a 679
yihui 9:05f0b5a3a70a 680 #ifdef __cplusplus
yihui 9:05f0b5a3a70a 681 }
yihui 9:05f0b5a3a70a 682 #endif