helpfor studient
Dependents: STM32_F103-C8T6basecanblink_led
Fork of mbed-dev by
targets/TARGET_NUVOTON/TARGET_NUC472/lp_ticker.c@185:08ed48f1de7f, 2018-04-19 (annotated)
- Committer:
- AnnaBridge
- Date:
- Thu Apr 19 17:12:19 2018 +0100
- Revision:
- 185:08ed48f1de7f
- Parent:
- 183:a56a73fd2a6f
mbed-dev library. Release version 161
Who changed what in which revision?
User | Revision | Line number | New contents of line |
---|---|---|---|
<> | 149:156823d33999 | 1 | /* mbed Microcontroller Library |
<> | 149:156823d33999 | 2 | * Copyright (c) 2015-2016 Nuvoton |
<> | 149:156823d33999 | 3 | * |
<> | 149:156823d33999 | 4 | * Licensed under the Apache License, Version 2.0 (the "License"); |
<> | 149:156823d33999 | 5 | * you may not use this file except in compliance with the License. |
<> | 149:156823d33999 | 6 | * You may obtain a copy of the License at |
<> | 149:156823d33999 | 7 | * |
<> | 149:156823d33999 | 8 | * http://www.apache.org/licenses/LICENSE-2.0 |
<> | 149:156823d33999 | 9 | * |
<> | 149:156823d33999 | 10 | * Unless required by applicable law or agreed to in writing, software |
<> | 149:156823d33999 | 11 | * distributed under the License is distributed on an "AS IS" BASIS, |
<> | 149:156823d33999 | 12 | * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. |
<> | 149:156823d33999 | 13 | * See the License for the specific language governing permissions and |
<> | 149:156823d33999 | 14 | * limitations under the License. |
<> | 149:156823d33999 | 15 | */ |
AnnaBridge | 183:a56a73fd2a6f | 16 | |
<> | 149:156823d33999 | 17 | #include "lp_ticker_api.h" |
<> | 149:156823d33999 | 18 | |
<> | 149:156823d33999 | 19 | #if DEVICE_LOWPOWERTIMER |
<> | 149:156823d33999 | 20 | |
<> | 149:156823d33999 | 21 | #include "sleep_api.h" |
AnnaBridge | 183:a56a73fd2a6f | 22 | #include "mbed_wait_api.h" |
AnnaBridge | 183:a56a73fd2a6f | 23 | #include "mbed_assert.h" |
<> | 149:156823d33999 | 24 | #include "nu_modutil.h" |
<> | 149:156823d33999 | 25 | #include "nu_miscutil.h" |
<> | 149:156823d33999 | 26 | |
AnnaBridge | 183:a56a73fd2a6f | 27 | /* Micro seconds per second */ |
AnnaBridge | 183:a56a73fd2a6f | 28 | #define NU_US_PER_SEC 1000000 |
AnnaBridge | 183:a56a73fd2a6f | 29 | /* Timer clock per lp_ticker tick */ |
AnnaBridge | 183:a56a73fd2a6f | 30 | #define NU_TMRCLK_PER_TICK 1 |
AnnaBridge | 183:a56a73fd2a6f | 31 | /* Timer clock per second */ |
AnnaBridge | 183:a56a73fd2a6f | 32 | #define NU_TMRCLK_PER_SEC (__LXT) |
AnnaBridge | 183:a56a73fd2a6f | 33 | /* Timer max counter bit size */ |
AnnaBridge | 183:a56a73fd2a6f | 34 | #define NU_TMR_MAXCNT_BITSIZE 24 |
AnnaBridge | 183:a56a73fd2a6f | 35 | /* Timer max counter */ |
AnnaBridge | 183:a56a73fd2a6f | 36 | #define NU_TMR_MAXCNT ((1 << NU_TMR_MAXCNT_BITSIZE) - 1) |
<> | 149:156823d33999 | 37 | |
AnnaBridge | 183:a56a73fd2a6f | 38 | static void tmr1_vec(void); |
<> | 149:156823d33999 | 39 | |
AnnaBridge | 183:a56a73fd2a6f | 40 | /* NOTE: To wake the system from power down mode, timer clock source must be ether LXT or LIRC. */ |
AnnaBridge | 183:a56a73fd2a6f | 41 | static const struct nu_modinit_s timer1_modinit = {TIMER_1, TMR1_MODULE, CLK_CLKSEL1_TMR1SEL_LXT, 0, TMR1_RST, TMR1_IRQn, (void *) tmr1_vec}; |
AnnaBridge | 183:a56a73fd2a6f | 42 | |
AnnaBridge | 183:a56a73fd2a6f | 43 | #define TIMER_MODINIT timer1_modinit |
AnnaBridge | 183:a56a73fd2a6f | 44 | |
AnnaBridge | 183:a56a73fd2a6f | 45 | static int ticker_inited = 0; |
<> | 149:156823d33999 | 46 | |
<> | 149:156823d33999 | 47 | #define TMR_CMP_MIN 2 |
<> | 149:156823d33999 | 48 | #define TMR_CMP_MAX 0xFFFFFFu |
<> | 149:156823d33999 | 49 | |
AnnaBridge | 185:08ed48f1de7f | 50 | /* NOTE: When system clock is higher than timer clock, we need to add 3 engine clock |
AnnaBridge | 185:08ed48f1de7f | 51 | * (recommended by designer) delay to wait for above timer control to take effect. */ |
AnnaBridge | 185:08ed48f1de7f | 52 | |
<> | 149:156823d33999 | 53 | void lp_ticker_init(void) |
<> | 149:156823d33999 | 54 | { |
AnnaBridge | 183:a56a73fd2a6f | 55 | if (ticker_inited) { |
<> | 149:156823d33999 | 56 | return; |
<> | 149:156823d33999 | 57 | } |
AnnaBridge | 183:a56a73fd2a6f | 58 | ticker_inited = 1; |
<> | 149:156823d33999 | 59 | |
<> | 149:156823d33999 | 60 | // Reset module |
AnnaBridge | 183:a56a73fd2a6f | 61 | SYS_ResetModule(TIMER_MODINIT.rsetidx); |
AnnaBridge | 183:a56a73fd2a6f | 62 | |
<> | 149:156823d33999 | 63 | // Select IP clock source |
AnnaBridge | 183:a56a73fd2a6f | 64 | CLK_SetModuleClock(TIMER_MODINIT.clkidx, TIMER_MODINIT.clksrc, TIMER_MODINIT.clkdiv); |
AnnaBridge | 183:a56a73fd2a6f | 65 | |
<> | 149:156823d33999 | 66 | // Enable IP clock |
AnnaBridge | 183:a56a73fd2a6f | 67 | CLK_EnableModuleClock(TIMER_MODINIT.clkidx); |
<> | 149:156823d33999 | 68 | |
AnnaBridge | 185:08ed48f1de7f | 69 | TIMER_T *timer_base = (TIMER_T *) NU_MODBASE(TIMER_MODINIT.modname); |
AnnaBridge | 185:08ed48f1de7f | 70 | |
<> | 149:156823d33999 | 71 | // Configure clock |
AnnaBridge | 185:08ed48f1de7f | 72 | uint32_t clk_timer = TIMER_GetModuleClock(timer_base); |
AnnaBridge | 183:a56a73fd2a6f | 73 | uint32_t prescale_timer = clk_timer / NU_TMRCLK_PER_SEC - 1; |
AnnaBridge | 183:a56a73fd2a6f | 74 | MBED_ASSERT((prescale_timer != (uint32_t) -1) && prescale_timer <= 127); |
AnnaBridge | 183:a56a73fd2a6f | 75 | MBED_ASSERT((clk_timer % NU_TMRCLK_PER_SEC) == 0); |
AnnaBridge | 183:a56a73fd2a6f | 76 | uint32_t cmp_timer = TMR_CMP_MAX; |
AnnaBridge | 183:a56a73fd2a6f | 77 | MBED_ASSERT(cmp_timer >= TMR_CMP_MIN && cmp_timer <= TMR_CMP_MAX); |
<> | 149:156823d33999 | 78 | // Continuous mode |
AnnaBridge | 185:08ed48f1de7f | 79 | timer_base->CTL = TIMER_CONTINUOUS_MODE | prescale_timer | TIMER_CTL_CNTDATEN_Msk; |
AnnaBridge | 185:08ed48f1de7f | 80 | wait_us((NU_US_PER_SEC / NU_TMRCLK_PER_SEC) * 3); |
AnnaBridge | 185:08ed48f1de7f | 81 | |
AnnaBridge | 185:08ed48f1de7f | 82 | timer_base->CMP = cmp_timer; |
AnnaBridge | 185:08ed48f1de7f | 83 | wait_us((NU_US_PER_SEC / NU_TMRCLK_PER_SEC) * 3); |
AnnaBridge | 183:a56a73fd2a6f | 84 | |
<> | 149:156823d33999 | 85 | // Set vector |
AnnaBridge | 183:a56a73fd2a6f | 86 | NVIC_SetVector(TIMER_MODINIT.irq_n, (uint32_t) TIMER_MODINIT.var); |
AnnaBridge | 183:a56a73fd2a6f | 87 | |
AnnaBridge | 183:a56a73fd2a6f | 88 | NVIC_EnableIRQ(TIMER_MODINIT.irq_n); |
AnnaBridge | 183:a56a73fd2a6f | 89 | |
AnnaBridge | 185:08ed48f1de7f | 90 | TIMER_EnableInt(timer_base); |
AnnaBridge | 185:08ed48f1de7f | 91 | wait_us((NU_US_PER_SEC / NU_TMRCLK_PER_SEC) * 3); |
AnnaBridge | 185:08ed48f1de7f | 92 | |
AnnaBridge | 185:08ed48f1de7f | 93 | TIMER_EnableWakeup(timer_base); |
AnnaBridge | 183:a56a73fd2a6f | 94 | wait_us((NU_US_PER_SEC / NU_TMRCLK_PER_SEC) * 3); |
AnnaBridge | 185:08ed48f1de7f | 95 | |
AnnaBridge | 185:08ed48f1de7f | 96 | TIMER_Start(timer_base); |
AnnaBridge | 185:08ed48f1de7f | 97 | wait_us((NU_US_PER_SEC / NU_TMRCLK_PER_SEC) * 3); |
AnnaBridge | 185:08ed48f1de7f | 98 | |
AnnaBridge | 185:08ed48f1de7f | 99 | /* Wait for timer to start counting and raise active flag */ |
AnnaBridge | 185:08ed48f1de7f | 100 | while(! (timer_base->CTL & TIMER_CTL_ACTSTS_Msk)); |
<> | 149:156823d33999 | 101 | } |
<> | 149:156823d33999 | 102 | |
<> | 149:156823d33999 | 103 | timestamp_t lp_ticker_read() |
AnnaBridge | 183:a56a73fd2a6f | 104 | { |
AnnaBridge | 183:a56a73fd2a6f | 105 | if (! ticker_inited) { |
<> | 149:156823d33999 | 106 | lp_ticker_init(); |
<> | 149:156823d33999 | 107 | } |
<> | 149:156823d33999 | 108 | |
AnnaBridge | 185:08ed48f1de7f | 109 | TIMER_T *timer_base = (TIMER_T *) NU_MODBASE(TIMER_MODINIT.modname); |
AnnaBridge | 183:a56a73fd2a6f | 110 | |
AnnaBridge | 183:a56a73fd2a6f | 111 | return (TIMER_GetCounter(timer_base) / NU_TMRCLK_PER_TICK); |
<> | 149:156823d33999 | 112 | } |
<> | 149:156823d33999 | 113 | |
<> | 149:156823d33999 | 114 | void lp_ticker_set_interrupt(timestamp_t timestamp) |
<> | 149:156823d33999 | 115 | { |
AnnaBridge | 183:a56a73fd2a6f | 116 | /* In continuous mode, counter will be reset to zero with the following sequence: |
AnnaBridge | 183:a56a73fd2a6f | 117 | * 1. Stop counting |
AnnaBridge | 183:a56a73fd2a6f | 118 | * 2. Configure new CMP value |
AnnaBridge | 183:a56a73fd2a6f | 119 | * 3. Restart counting |
AnnaBridge | 183:a56a73fd2a6f | 120 | * |
AnnaBridge | 183:a56a73fd2a6f | 121 | * This behavior is not what we want. To fix it, we could configure new CMP value |
AnnaBridge | 183:a56a73fd2a6f | 122 | * without stopping counting first. |
AnnaBridge | 183:a56a73fd2a6f | 123 | */ |
AnnaBridge | 185:08ed48f1de7f | 124 | TIMER_T *timer_base = (TIMER_T *) NU_MODBASE(TIMER_MODINIT.modname); |
AnnaBridge | 174:b96e65c34a4d | 125 | |
AnnaBridge | 183:a56a73fd2a6f | 126 | /* NOTE: Because H/W timer requests min compare value, our implementation would have alarm delay of |
AnnaBridge | 183:a56a73fd2a6f | 127 | * (TMR_CMP_MIN - interval_clk) clocks when interval_clk is between [1, TMR_CMP_MIN). */ |
AnnaBridge | 183:a56a73fd2a6f | 128 | uint32_t cmp_timer = timestamp * NU_TMRCLK_PER_TICK; |
AnnaBridge | 183:a56a73fd2a6f | 129 | cmp_timer = NU_CLAMP(cmp_timer, TMR_CMP_MIN, TMR_CMP_MAX); |
AnnaBridge | 185:08ed48f1de7f | 130 | |
AnnaBridge | 183:a56a73fd2a6f | 131 | timer_base->CMP = cmp_timer; |
AnnaBridge | 183:a56a73fd2a6f | 132 | wait_us((NU_US_PER_SEC / NU_TMRCLK_PER_SEC) * 3); |
<> | 149:156823d33999 | 133 | } |
<> | 149:156823d33999 | 134 | |
<> | 149:156823d33999 | 135 | void lp_ticker_disable_interrupt(void) |
<> | 149:156823d33999 | 136 | { |
AnnaBridge | 183:a56a73fd2a6f | 137 | TIMER_DisableInt((TIMER_T *) NU_MODBASE(TIMER_MODINIT.modname)); |
AnnaBridge | 185:08ed48f1de7f | 138 | wait_us((NU_US_PER_SEC / NU_TMRCLK_PER_SEC) * 3); |
<> | 149:156823d33999 | 139 | } |
<> | 149:156823d33999 | 140 | |
<> | 149:156823d33999 | 141 | void lp_ticker_clear_interrupt(void) |
<> | 149:156823d33999 | 142 | { |
AnnaBridge | 183:a56a73fd2a6f | 143 | TIMER_ClearIntFlag((TIMER_T *) NU_MODBASE(TIMER_MODINIT.modname)); |
AnnaBridge | 185:08ed48f1de7f | 144 | wait_us((NU_US_PER_SEC / NU_TMRCLK_PER_SEC) * 3); |
<> | 149:156823d33999 | 145 | } |
<> | 149:156823d33999 | 146 | |
AnnaBridge | 183:a56a73fd2a6f | 147 | void lp_ticker_fire_interrupt(void) |
<> | 149:156823d33999 | 148 | { |
AnnaBridge | 183:a56a73fd2a6f | 149 | // NOTE: This event was in the past. Set the interrupt as pending, but don't process it here. |
AnnaBridge | 183:a56a73fd2a6f | 150 | // This prevents a recursive loop under heavy load which can lead to a stack overflow. |
AnnaBridge | 183:a56a73fd2a6f | 151 | NVIC_SetPendingIRQ(TIMER_MODINIT.irq_n); |
<> | 149:156823d33999 | 152 | } |
<> | 149:156823d33999 | 153 | |
AnnaBridge | 183:a56a73fd2a6f | 154 | const ticker_info_t* lp_ticker_get_info() |
<> | 149:156823d33999 | 155 | { |
AnnaBridge | 183:a56a73fd2a6f | 156 | static const ticker_info_t info = { |
AnnaBridge | 183:a56a73fd2a6f | 157 | NU_TMRCLK_PER_SEC / NU_TMRCLK_PER_TICK, |
AnnaBridge | 183:a56a73fd2a6f | 158 | NU_TMR_MAXCNT_BITSIZE |
AnnaBridge | 183:a56a73fd2a6f | 159 | }; |
AnnaBridge | 183:a56a73fd2a6f | 160 | return &info; |
AnnaBridge | 183:a56a73fd2a6f | 161 | } |
AnnaBridge | 183:a56a73fd2a6f | 162 | |
AnnaBridge | 183:a56a73fd2a6f | 163 | static void tmr1_vec(void) |
AnnaBridge | 183:a56a73fd2a6f | 164 | { |
AnnaBridge | 183:a56a73fd2a6f | 165 | TIMER_ClearIntFlag((TIMER_T *) NU_MODBASE(TIMER_MODINIT.modname)); |
AnnaBridge | 185:08ed48f1de7f | 166 | wait_us((NU_US_PER_SEC / NU_TMRCLK_PER_SEC) * 3); |
AnnaBridge | 185:08ed48f1de7f | 167 | |
AnnaBridge | 183:a56a73fd2a6f | 168 | TIMER_ClearWakeupFlag((TIMER_T *) NU_MODBASE(TIMER_MODINIT.modname)); |
AnnaBridge | 185:08ed48f1de7f | 169 | wait_us((NU_US_PER_SEC / NU_TMRCLK_PER_SEC) * 3); |
AnnaBridge | 185:08ed48f1de7f | 170 | |
AnnaBridge | 183:a56a73fd2a6f | 171 | // NOTE: lp_ticker_set_interrupt() may get called in lp_ticker_irq_handler(); |
AnnaBridge | 183:a56a73fd2a6f | 172 | lp_ticker_irq_handler(); |
<> | 149:156823d33999 | 173 | } |
AnnaBridge | 183:a56a73fd2a6f | 174 | |
<> | 149:156823d33999 | 175 | #endif |