mbed - meh | Mbed

Users » ricardobtez » Code » mbed

meh

TARGET_MTS_MDOT_F405RG/stm32f4xx_ll_fmc.h@106:ba1f97679dad, 2015-09-02 (annotated)

Committer:: Kojto
Date:: Wed Sep 02 14:17:43 2015 +0100
Revision:: 106:ba1f97679dad
Parent:: 99:dbbf35b96557
Child:: 110:165afa46840b

Release 106  of the mbed library



Changes:

- new platform - Nucleo F446RE

- STM32F4 Cube driver update v2.3.2

- ST cmsis driver v2.3.2

- nordic bugfix gcc linker start address

- lpc11u68 - bugfix for serial ports

Who changed what in which revision?

User	Revision	Line number	New contents of line
bogdanm	92:4fc01daae5a5	1	/**
bogdanm	92:4fc01daae5a5	2	******************************************************************************
bogdanm	92:4fc01daae5a5	3	* @file stm32f4xx_ll_fmc.h
bogdanm	92:4fc01daae5a5	4	* @author MCD Application Team
Kojto	106:ba1f97679dad	5	* @version V1.3.2
Kojto	106:ba1f97679dad	6	* @date 26-June-2015
bogdanm	92:4fc01daae5a5	7	* @brief Header file of FMC HAL module.
bogdanm	92:4fc01daae5a5	8	******************************************************************************
bogdanm	92:4fc01daae5a5	9	* @attention
bogdanm	92:4fc01daae5a5	10	*
Kojto	99:dbbf35b96557	11	* <h2><center>© COPYRIGHT(c) 2015 STMicroelectronics</center></h2>
bogdanm	92:4fc01daae5a5	12	*
bogdanm	92:4fc01daae5a5	13	* Redistribution and use in source and binary forms, with or without modification,
bogdanm	92:4fc01daae5a5	14	* are permitted provided that the following conditions are met:
bogdanm	92:4fc01daae5a5	15	* 1. Redistributions of source code must retain the above copyright notice,
bogdanm	92:4fc01daae5a5	16	* this list of conditions and the following disclaimer.
bogdanm	92:4fc01daae5a5	17	* 2. Redistributions in binary form must reproduce the above copyright notice,
bogdanm	92:4fc01daae5a5	18	* this list of conditions and the following disclaimer in the documentation
bogdanm	92:4fc01daae5a5	19	* and/or other materials provided with the distribution.
bogdanm	92:4fc01daae5a5	20	* 3. Neither the name of STMicroelectronics nor the names of its contributors
bogdanm	92:4fc01daae5a5	21	* may be used to endorse or promote products derived from this software
bogdanm	92:4fc01daae5a5	22	* without specific prior written permission.
bogdanm	92:4fc01daae5a5	23	*
bogdanm	92:4fc01daae5a5	24	* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
bogdanm	92:4fc01daae5a5	25	* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
bogdanm	92:4fc01daae5a5	26	* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
bogdanm	92:4fc01daae5a5	27	* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
bogdanm	92:4fc01daae5a5	28	* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
bogdanm	92:4fc01daae5a5	29	* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
bogdanm	92:4fc01daae5a5	30	* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
bogdanm	92:4fc01daae5a5	31	* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
bogdanm	92:4fc01daae5a5	32	* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
bogdanm	92:4fc01daae5a5	33	* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
bogdanm	92:4fc01daae5a5	34	*
bogdanm	92:4fc01daae5a5	35	******************************************************************************
bogdanm	92:4fc01daae5a5	36	*/
bogdanm	92:4fc01daae5a5	37
bogdanm	92:4fc01daae5a5	38	/* Define to prevent recursive inclusion -------------------------------------*/
bogdanm	92:4fc01daae5a5	39	#ifndef __STM32F4xx_LL_FMC_H
bogdanm	92:4fc01daae5a5	40	#define __STM32F4xx_LL_FMC_H
bogdanm	92:4fc01daae5a5	41
bogdanm	92:4fc01daae5a5	42	#ifdef __cplusplus
bogdanm	92:4fc01daae5a5	43	extern "C" {
bogdanm	92:4fc01daae5a5	44	#endif
bogdanm	92:4fc01daae5a5	45
bogdanm	92:4fc01daae5a5	46	/* Includes ------------------------------------------------------------------*/
bogdanm	92:4fc01daae5a5	47	#include "stm32f4xx_hal_def.h"
bogdanm	92:4fc01daae5a5	48
bogdanm	92:4fc01daae5a5	49	/** @addtogroup STM32F4xx_HAL_Driver
bogdanm	92:4fc01daae5a5	50	* @{
bogdanm	92:4fc01daae5a5	51	*/
Kojto	99:dbbf35b96557	52
Kojto	99:dbbf35b96557	53	/** @addtogroup FMC_LL
bogdanm	92:4fc01daae5a5	54	* @{
bogdanm	92:4fc01daae5a5	55	*/
Kojto	99:dbbf35b96557	56	#if defined(STM32F427xx) \|\| defined(STM32F437xx) \|\| defined(STM32F429xx) \|\| defined(STM32F439xx) \|\| defined(STM32F446xx)
Kojto	99:dbbf35b96557	57	/* Private types -------------------------------------------------------------*/
Kojto	99:dbbf35b96557	58	/** @defgroup FMC_LL_Private_Types FMC Private Types
Kojto	99:dbbf35b96557	59	* @{
Kojto	99:dbbf35b96557	60	*/
bogdanm	92:4fc01daae5a5	61
bogdanm	92:4fc01daae5a5	62	/**
Kojto	99:dbbf35b96557	63	* @brief FMC NORSRAM Configuration Structure definition
bogdanm	92:4fc01daae5a5	64	*/
bogdanm	92:4fc01daae5a5	65	typedef struct
bogdanm	92:4fc01daae5a5	66	{
bogdanm	92:4fc01daae5a5	67	uint32_t NSBank; /*!< Specifies the NORSRAM memory device that will be used.
bogdanm	92:4fc01daae5a5	68	This parameter can be a value of @ref FMC_NORSRAM_Bank */
bogdanm	92:4fc01daae5a5	69
bogdanm	92:4fc01daae5a5	70	uint32_t DataAddressMux; /*!< Specifies whether the address and data values are
bogdanm	92:4fc01daae5a5	71	multiplexed on the data bus or not.
bogdanm	92:4fc01daae5a5	72	This parameter can be a value of @ref FMC_Data_Address_Bus_Multiplexing */
bogdanm	92:4fc01daae5a5	73
bogdanm	92:4fc01daae5a5	74	uint32_t MemoryType; /*!< Specifies the type of external memory attached to
bogdanm	92:4fc01daae5a5	75	the corresponding memory device.
bogdanm	92:4fc01daae5a5	76	This parameter can be a value of @ref FMC_Memory_Type */
bogdanm	92:4fc01daae5a5	77
bogdanm	92:4fc01daae5a5	78	uint32_t MemoryDataWidth; /*!< Specifies the external memory device width.
bogdanm	92:4fc01daae5a5	79	This parameter can be a value of @ref FMC_NORSRAM_Data_Width */
bogdanm	92:4fc01daae5a5	80
bogdanm	92:4fc01daae5a5	81	uint32_t BurstAccessMode; /*!< Enables or disables the burst access mode for Flash memory,
bogdanm	92:4fc01daae5a5	82	valid only with synchronous burst Flash memories.
bogdanm	92:4fc01daae5a5	83	This parameter can be a value of @ref FMC_Burst_Access_Mode */
bogdanm	92:4fc01daae5a5	84
bogdanm	92:4fc01daae5a5	85	uint32_t WaitSignalPolarity; /*!< Specifies the wait signal polarity, valid only when accessing
bogdanm	92:4fc01daae5a5	86	the Flash memory in burst mode.
bogdanm	92:4fc01daae5a5	87	This parameter can be a value of @ref FMC_Wait_Signal_Polarity */
bogdanm	92:4fc01daae5a5	88
bogdanm	92:4fc01daae5a5	89	uint32_t WrapMode; /*!< Enables or disables the Wrapped burst access mode for Flash
bogdanm	92:4fc01daae5a5	90	memory, valid only when accessing Flash memories in burst mode.
Kojto	99:dbbf35b96557	91	This parameter can be a value of @ref FMC_Wrap_Mode
Kojto	99:dbbf35b96557	92	This mode is not available for the STM32F446xx devices */
bogdanm	92:4fc01daae5a5	93
bogdanm	92:4fc01daae5a5	94	uint32_t WaitSignalActive; /*!< Specifies if the wait signal is asserted by the memory one
bogdanm	92:4fc01daae5a5	95	clock cycle before the wait state or during the wait state,
bogdanm	92:4fc01daae5a5	96	valid only when accessing memories in burst mode.
bogdanm	92:4fc01daae5a5	97	This parameter can be a value of @ref FMC_Wait_Timing */
bogdanm	92:4fc01daae5a5	98
bogdanm	92:4fc01daae5a5	99	uint32_t WriteOperation; /*!< Enables or disables the write operation in the selected device by the FMC.
bogdanm	92:4fc01daae5a5	100	This parameter can be a value of @ref FMC_Write_Operation */
bogdanm	92:4fc01daae5a5	101
bogdanm	92:4fc01daae5a5	102	uint32_t WaitSignal; /*!< Enables or disables the wait state insertion via wait
bogdanm	92:4fc01daae5a5	103	signal, valid for Flash memory access in burst mode.
bogdanm	92:4fc01daae5a5	104	This parameter can be a value of @ref FMC_Wait_Signal */
bogdanm	92:4fc01daae5a5	105
bogdanm	92:4fc01daae5a5	106	uint32_t ExtendedMode; /*!< Enables or disables the extended mode.
bogdanm	92:4fc01daae5a5	107	This parameter can be a value of @ref FMC_Extended_Mode */
bogdanm	92:4fc01daae5a5	108
bogdanm	92:4fc01daae5a5	109	uint32_t AsynchronousWait; /*!< Enables or disables wait signal during asynchronous transfers,
bogdanm	92:4fc01daae5a5	110	valid only with asynchronous Flash memories.
bogdanm	92:4fc01daae5a5	111	This parameter can be a value of @ref FMC_AsynchronousWait */
bogdanm	92:4fc01daae5a5	112
bogdanm	92:4fc01daae5a5	113	uint32_t WriteBurst; /*!< Enables or disables the write burst operation.
bogdanm	92:4fc01daae5a5	114	This parameter can be a value of @ref FMC_Write_Burst */
bogdanm	92:4fc01daae5a5	115
bogdanm	92:4fc01daae5a5	116	uint32_t ContinuousClock; /*!< Enables or disables the FMC clock output to external memory devices.
bogdanm	92:4fc01daae5a5	117	This parameter is only enabled through the FMC_BCR1 register, and don't care
bogdanm	92:4fc01daae5a5	118	through FMC_BCR2..4 registers.
bogdanm	92:4fc01daae5a5	119	This parameter can be a value of @ref FMC_Continous_Clock */
bogdanm	92:4fc01daae5a5	120
Kojto	99:dbbf35b96557	121	uint32_t WriteFifo; /*!< Enables or disables the write FIFO used by the FMC controller.
Kojto	99:dbbf35b96557	122	This parameter is only enabled through the FMC_BCR1 register, and don't care
Kojto	99:dbbf35b96557	123	through FMC_BCR2..4 registers.
Kojto	99:dbbf35b96557	124	This parameter can be a value of @ref FMC_Write_FIFO
Kojto	99:dbbf35b96557	125	This mode is available only for the STM32F446xx devices */
Kojto	99:dbbf35b96557	126
Kojto	99:dbbf35b96557	127	uint32_t PageSize; /*!< Specifies the memory page size.
Kojto	99:dbbf35b96557	128	This parameter can be a value of @ref FMC_Page_Size
Kojto	99:dbbf35b96557	129	This mode is available only for the STM32F446xx devices */
Kojto	99:dbbf35b96557	130
bogdanm	92:4fc01daae5a5	131	}FMC_NORSRAM_InitTypeDef;
bogdanm	92:4fc01daae5a5	132
bogdanm	92:4fc01daae5a5	133	/**
Kojto	99:dbbf35b96557	134	* @brief FMC NORSRAM Timing parameters structure definition
bogdanm	92:4fc01daae5a5	135	*/
bogdanm	92:4fc01daae5a5	136	typedef struct
bogdanm	92:4fc01daae5a5	137	{
bogdanm	92:4fc01daae5a5	138	uint32_t AddressSetupTime; /*!< Defines the number of HCLK cycles to configure
bogdanm	92:4fc01daae5a5	139	the duration of the address setup time.
bogdanm	92:4fc01daae5a5	140	This parameter can be a value between Min_Data = 0 and Max_Data = 15.
bogdanm	92:4fc01daae5a5	141	@note This parameter is not used with synchronous NOR Flash memories. */
bogdanm	92:4fc01daae5a5	142
bogdanm	92:4fc01daae5a5	143	uint32_t AddressHoldTime; /*!< Defines the number of HCLK cycles to configure
bogdanm	92:4fc01daae5a5	144	the duration of the address hold time.
bogdanm	92:4fc01daae5a5	145	This parameter can be a value between Min_Data = 1 and Max_Data = 15.
bogdanm	92:4fc01daae5a5	146	@note This parameter is not used with synchronous NOR Flash memories. */
bogdanm	92:4fc01daae5a5	147
bogdanm	92:4fc01daae5a5	148	uint32_t DataSetupTime; /*!< Defines the number of HCLK cycles to configure
bogdanm	92:4fc01daae5a5	149	the duration of the data setup time.
bogdanm	92:4fc01daae5a5	150	This parameter can be a value between Min_Data = 1 and Max_Data = 255.
bogdanm	92:4fc01daae5a5	151	@note This parameter is used for SRAMs, ROMs and asynchronous multiplexed
bogdanm	92:4fc01daae5a5	152	NOR Flash memories. */
bogdanm	92:4fc01daae5a5	153
bogdanm	92:4fc01daae5a5	154	uint32_t BusTurnAroundDuration; /*!< Defines the number of HCLK cycles to configure
bogdanm	92:4fc01daae5a5	155	the duration of the bus turnaround.
bogdanm	92:4fc01daae5a5	156	This parameter can be a value between Min_Data = 0 and Max_Data = 15.
bogdanm	92:4fc01daae5a5	157	@note This parameter is only used for multiplexed NOR Flash memories. */
bogdanm	92:4fc01daae5a5	158
bogdanm	92:4fc01daae5a5	159	uint32_t CLKDivision; /*!< Defines the period of CLK clock output signal, expressed in number of
bogdanm	92:4fc01daae5a5	160	HCLK cycles. This parameter can be a value between Min_Data = 2 and Max_Data = 16.
bogdanm	92:4fc01daae5a5	161	@note This parameter is not used for asynchronous NOR Flash, SRAM or ROM
bogdanm	92:4fc01daae5a5	162	accesses. */
bogdanm	92:4fc01daae5a5	163
bogdanm	92:4fc01daae5a5	164	uint32_t DataLatency; /*!< Defines the number of memory clock cycles to issue
bogdanm	92:4fc01daae5a5	165	to the memory before getting the first data.
bogdanm	92:4fc01daae5a5	166	The parameter value depends on the memory type as shown below:
bogdanm	92:4fc01daae5a5	167	- It must be set to 0 in case of a CRAM
bogdanm	92:4fc01daae5a5	168	- It is don't care in asynchronous NOR, SRAM or ROM accesses
bogdanm	92:4fc01daae5a5	169	- It may assume a value between Min_Data = 2 and Max_Data = 17 in NOR Flash memories
bogdanm	92:4fc01daae5a5	170	with synchronous burst mode enable */
bogdanm	92:4fc01daae5a5	171
bogdanm	92:4fc01daae5a5	172	uint32_t AccessMode; /*!< Specifies the asynchronous access mode.
bogdanm	92:4fc01daae5a5	173	This parameter can be a value of @ref FMC_Access_Mode */
bogdanm	92:4fc01daae5a5	174	}FMC_NORSRAM_TimingTypeDef;
bogdanm	92:4fc01daae5a5	175
bogdanm	92:4fc01daae5a5	176	/**
Kojto	99:dbbf35b96557	177	* @brief FMC NAND Configuration Structure definition
bogdanm	92:4fc01daae5a5	178	*/
bogdanm	92:4fc01daae5a5	179	typedef struct
bogdanm	92:4fc01daae5a5	180	{
bogdanm	92:4fc01daae5a5	181	uint32_t NandBank; /*!< Specifies the NAND memory device that will be used.
bogdanm	92:4fc01daae5a5	182	This parameter can be a value of @ref FMC_NAND_Bank */
bogdanm	92:4fc01daae5a5	183
bogdanm	92:4fc01daae5a5	184	uint32_t Waitfeature; /*!< Enables or disables the Wait feature for the NAND Memory device.
bogdanm	92:4fc01daae5a5	185	This parameter can be any value of @ref FMC_Wait_feature */
bogdanm	92:4fc01daae5a5	186
bogdanm	92:4fc01daae5a5	187	uint32_t MemoryDataWidth; /*!< Specifies the external memory device width.
bogdanm	92:4fc01daae5a5	188	This parameter can be any value of @ref FMC_NAND_Data_Width */
bogdanm	92:4fc01daae5a5	189
bogdanm	92:4fc01daae5a5	190	uint32_t EccComputation; /*!< Enables or disables the ECC computation.
bogdanm	92:4fc01daae5a5	191	This parameter can be any value of @ref FMC_ECC */
bogdanm	92:4fc01daae5a5	192
bogdanm	92:4fc01daae5a5	193	uint32_t ECCPageSize; /*!< Defines the page size for the extended ECC.
bogdanm	92:4fc01daae5a5	194	This parameter can be any value of @ref FMC_ECC_Page_Size */
bogdanm	92:4fc01daae5a5	195
bogdanm	92:4fc01daae5a5	196	uint32_t TCLRSetupTime; /*!< Defines the number of HCLK cycles to configure the
bogdanm	92:4fc01daae5a5	197	delay between CLE low and RE low.
bogdanm	92:4fc01daae5a5	198	This parameter can be a value between Min_Data = 0 and Max_Data = 255 */
bogdanm	92:4fc01daae5a5	199
bogdanm	92:4fc01daae5a5	200	uint32_t TARSetupTime; /*!< Defines the number of HCLK cycles to configure the
bogdanm	92:4fc01daae5a5	201	delay between ALE low and RE low.
bogdanm	92:4fc01daae5a5	202	This parameter can be a number between Min_Data = 0 and Max_Data = 255 */
bogdanm	92:4fc01daae5a5	203	}FMC_NAND_InitTypeDef;
bogdanm	92:4fc01daae5a5	204
bogdanm	92:4fc01daae5a5	205	/**
Kojto	99:dbbf35b96557	206	* @brief FMC NAND/PCCARD Timing parameters structure definition
bogdanm	92:4fc01daae5a5	207	*/
bogdanm	92:4fc01daae5a5	208	typedef struct
bogdanm	92:4fc01daae5a5	209	{
bogdanm	92:4fc01daae5a5	210	uint32_t SetupTime; /*!< Defines the number of HCLK cycles to setup address before
bogdanm	92:4fc01daae5a5	211	the command assertion for NAND-Flash read or write access
bogdanm	92:4fc01daae5a5	212	to common/Attribute or I/O memory space (depending on
bogdanm	92:4fc01daae5a5	213	the memory space timing to be configured).
bogdanm	92:4fc01daae5a5	214	This parameter can be a value between Min_Data = 0 and Max_Data = 255 */
bogdanm	92:4fc01daae5a5	215
bogdanm	92:4fc01daae5a5	216	uint32_t WaitSetupTime; /*!< Defines the minimum number of HCLK cycles to assert the
bogdanm	92:4fc01daae5a5	217	command for NAND-Flash read or write access to
bogdanm	92:4fc01daae5a5	218	common/Attribute or I/O memory space (depending on the
bogdanm	92:4fc01daae5a5	219	memory space timing to be configured).
bogdanm	92:4fc01daae5a5	220	This parameter can be a number between Min_Data = 0 and Max_Data = 255 */
bogdanm	92:4fc01daae5a5	221
bogdanm	92:4fc01daae5a5	222	uint32_t HoldSetupTime; /*!< Defines the number of HCLK clock cycles to hold address
bogdanm	92:4fc01daae5a5	223	(and data for write access) after the command de-assertion
bogdanm	92:4fc01daae5a5	224	for NAND-Flash read or write access to common/Attribute
bogdanm	92:4fc01daae5a5	225	or I/O memory space (depending on the memory space timing
bogdanm	92:4fc01daae5a5	226	to be configured).
bogdanm	92:4fc01daae5a5	227	This parameter can be a number between Min_Data = 0 and Max_Data = 255 */
bogdanm	92:4fc01daae5a5	228
bogdanm	92:4fc01daae5a5	229	uint32_t HiZSetupTime; /*!< Defines the number of HCLK clock cycles during which the
bogdanm	92:4fc01daae5a5	230	data bus is kept in HiZ after the start of a NAND-Flash
bogdanm	92:4fc01daae5a5	231	write access to common/Attribute or I/O memory space (depending
bogdanm	92:4fc01daae5a5	232	on the memory space timing to be configured).
bogdanm	92:4fc01daae5a5	233	This parameter can be a number between Min_Data = 0 and Max_Data = 255 */
bogdanm	92:4fc01daae5a5	234	}FMC_NAND_PCC_TimingTypeDef;
bogdanm	92:4fc01daae5a5	235
bogdanm	92:4fc01daae5a5	236	/**
Kojto	99:dbbf35b96557	237	* @brief FMC NAND Configuration Structure definition
bogdanm	92:4fc01daae5a5	238	*/
bogdanm	92:4fc01daae5a5	239	typedef struct
bogdanm	92:4fc01daae5a5	240	{
bogdanm	92:4fc01daae5a5	241	uint32_t Waitfeature; /*!< Enables or disables the Wait feature for the PCCARD Memory device.
bogdanm	92:4fc01daae5a5	242	This parameter can be any value of @ref FMC_Wait_feature */
bogdanm	92:4fc01daae5a5	243
bogdanm	92:4fc01daae5a5	244	uint32_t TCLRSetupTime; /*!< Defines the number of HCLK cycles to configure the
bogdanm	92:4fc01daae5a5	245	delay between CLE low and RE low.
bogdanm	92:4fc01daae5a5	246	This parameter can be a value between Min_Data = 0 and Max_Data = 255 */
bogdanm	92:4fc01daae5a5	247
bogdanm	92:4fc01daae5a5	248	uint32_t TARSetupTime; /*!< Defines the number of HCLK cycles to configure the
bogdanm	92:4fc01daae5a5	249	delay between ALE low and RE low.
bogdanm	92:4fc01daae5a5	250	This parameter can be a number between Min_Data = 0 and Max_Data = 255 */
bogdanm	92:4fc01daae5a5	251	}FMC_PCCARD_InitTypeDef;
bogdanm	92:4fc01daae5a5	252
bogdanm	92:4fc01daae5a5	253	/**
Kojto	99:dbbf35b96557	254	* @brief FMC SDRAM Configuration Structure definition
bogdanm	92:4fc01daae5a5	255	*/
bogdanm	92:4fc01daae5a5	256	typedef struct
bogdanm	92:4fc01daae5a5	257	{
bogdanm	92:4fc01daae5a5	258	uint32_t SDBank; /*!< Specifies the SDRAM memory device that will be used.
bogdanm	92:4fc01daae5a5	259	This parameter can be a value of @ref FMC_SDRAM_Bank */
bogdanm	92:4fc01daae5a5	260
bogdanm	92:4fc01daae5a5	261	uint32_t ColumnBitsNumber; /*!< Defines the number of bits of column address.
bogdanm	92:4fc01daae5a5	262	This parameter can be a value of @ref FMC_SDRAM_Column_Bits_number. */
bogdanm	92:4fc01daae5a5	263
bogdanm	92:4fc01daae5a5	264	uint32_t RowBitsNumber; /*!< Defines the number of bits of column address.
bogdanm	92:4fc01daae5a5	265	This parameter can be a value of @ref FMC_SDRAM_Row_Bits_number. */
bogdanm	92:4fc01daae5a5	266
bogdanm	92:4fc01daae5a5	267	uint32_t MemoryDataWidth; /*!< Defines the memory device width.
bogdanm	92:4fc01daae5a5	268	This parameter can be a value of @ref FMC_SDRAM_Memory_Bus_Width. */
bogdanm	92:4fc01daae5a5	269
bogdanm	92:4fc01daae5a5	270	uint32_t InternalBankNumber; /*!< Defines the number of the device's internal banks.
bogdanm	92:4fc01daae5a5	271	This parameter can be of @ref FMC_SDRAM_Internal_Banks_Number. */
bogdanm	92:4fc01daae5a5	272
bogdanm	92:4fc01daae5a5	273	uint32_t CASLatency; /*!< Defines the SDRAM CAS latency in number of memory clock cycles.
bogdanm	92:4fc01daae5a5	274	This parameter can be a value of @ref FMC_SDRAM_CAS_Latency. */
bogdanm	92:4fc01daae5a5	275
bogdanm	92:4fc01daae5a5	276	uint32_t WriteProtection; /*!< Enables the SDRAM device to be accessed in write mode.
bogdanm	92:4fc01daae5a5	277	This parameter can be a value of @ref FMC_SDRAM_Write_Protection. */
bogdanm	92:4fc01daae5a5	278
bogdanm	92:4fc01daae5a5	279	uint32_t SDClockPeriod; /*!< Define the SDRAM Clock Period for both SDRAM devices and they allow
bogdanm	92:4fc01daae5a5	280	to disable the clock before changing frequency.
bogdanm	92:4fc01daae5a5	281	This parameter can be a value of @ref FMC_SDRAM_Clock_Period. */
bogdanm	92:4fc01daae5a5	282
bogdanm	92:4fc01daae5a5	283	uint32_t ReadBurst; /*!< This bit enable the SDRAM controller to anticipate the next read
bogdanm	92:4fc01daae5a5	284	commands during the CAS latency and stores data in the Read FIFO.
bogdanm	92:4fc01daae5a5	285	This parameter can be a value of @ref FMC_SDRAM_Read_Burst. */
bogdanm	92:4fc01daae5a5	286
bogdanm	92:4fc01daae5a5	287	uint32_t ReadPipeDelay; /*!< Define the delay in system clock cycles on read data path.
bogdanm	92:4fc01daae5a5	288	This parameter can be a value of @ref FMC_SDRAM_Read_Pipe_Delay. */
bogdanm	92:4fc01daae5a5	289	}FMC_SDRAM_InitTypeDef;
bogdanm	92:4fc01daae5a5	290
bogdanm	92:4fc01daae5a5	291	/**
Kojto	99:dbbf35b96557	292	* @brief FMC SDRAM Timing parameters structure definition
bogdanm	92:4fc01daae5a5	293	*/
bogdanm	92:4fc01daae5a5	294	typedef struct
bogdanm	92:4fc01daae5a5	295	{
bogdanm	92:4fc01daae5a5	296	uint32_t LoadToActiveDelay; /*!< Defines the delay between a Load Mode Register command and
bogdanm	92:4fc01daae5a5	297	an active or Refresh command in number of memory clock cycles.
bogdanm	92:4fc01daae5a5	298	This parameter can be a value between Min_Data = 1 and Max_Data = 16 */
bogdanm	92:4fc01daae5a5	299
bogdanm	92:4fc01daae5a5	300	uint32_t ExitSelfRefreshDelay; /*!< Defines the delay from releasing the self refresh command to
bogdanm	92:4fc01daae5a5	301	issuing the Activate command in number of memory clock cycles.
bogdanm	92:4fc01daae5a5	302	This parameter can be a value between Min_Data = 1 and Max_Data = 16 */
bogdanm	92:4fc01daae5a5	303
bogdanm	92:4fc01daae5a5	304	uint32_t SelfRefreshTime; /*!< Defines the minimum Self Refresh period in number of memory clock
bogdanm	92:4fc01daae5a5	305	cycles.
bogdanm	92:4fc01daae5a5	306	This parameter can be a value between Min_Data = 1 and Max_Data = 16 */
bogdanm	92:4fc01daae5a5	307
bogdanm	92:4fc01daae5a5	308	uint32_t RowCycleDelay; /*!< Defines the delay between the Refresh command and the Activate command
bogdanm	92:4fc01daae5a5	309	and the delay between two consecutive Refresh commands in number of
bogdanm	92:4fc01daae5a5	310	memory clock cycles.
bogdanm	92:4fc01daae5a5	311	This parameter can be a value between Min_Data = 1 and Max_Data = 16 */
bogdanm	92:4fc01daae5a5	312
bogdanm	92:4fc01daae5a5	313	uint32_t WriteRecoveryTime; /*!< Defines the Write recovery Time in number of memory clock cycles.
bogdanm	92:4fc01daae5a5	314	This parameter can be a value between Min_Data = 1 and Max_Data = 16 */
bogdanm	92:4fc01daae5a5	315
bogdanm	92:4fc01daae5a5	316	uint32_t RPDelay; /*!< Defines the delay between a Precharge Command and an other command
bogdanm	92:4fc01daae5a5	317	in number of memory clock cycles.
bogdanm	92:4fc01daae5a5	318	This parameter can be a value between Min_Data = 1 and Max_Data = 16 */
bogdanm	92:4fc01daae5a5	319
bogdanm	92:4fc01daae5a5	320	uint32_t RCDDelay; /*!< Defines the delay between the Activate Command and a Read/Write
bogdanm	92:4fc01daae5a5	321	command in number of memory clock cycles.
bogdanm	92:4fc01daae5a5	322	This parameter can be a value between Min_Data = 1 and Max_Data = 16 */
bogdanm	92:4fc01daae5a5	323	}FMC_SDRAM_TimingTypeDef;
bogdanm	92:4fc01daae5a5	324
bogdanm	92:4fc01daae5a5	325	/**
Kojto	99:dbbf35b96557	326	* @brief SDRAM command parameters structure definition
bogdanm	92:4fc01daae5a5	327	*/
bogdanm	92:4fc01daae5a5	328	typedef struct
bogdanm	92:4fc01daae5a5	329	{
bogdanm	92:4fc01daae5a5	330	uint32_t CommandMode; /*!< Defines the command issued to the SDRAM device.
bogdanm	92:4fc01daae5a5	331	This parameter can be a value of @ref FMC_SDRAM_Command_Mode. */
bogdanm	92:4fc01daae5a5	332
bogdanm	92:4fc01daae5a5	333	uint32_t CommandTarget; /*!< Defines which device (1 or 2) the command will be issued to.
bogdanm	92:4fc01daae5a5	334	This parameter can be a value of @ref FMC_SDRAM_Command_Target. */
bogdanm	92:4fc01daae5a5	335
bogdanm	92:4fc01daae5a5	336	uint32_t AutoRefreshNumber; /*!< Defines the number of consecutive auto refresh command issued
bogdanm	92:4fc01daae5a5	337	in auto refresh mode.
bogdanm	92:4fc01daae5a5	338	This parameter can be a value between Min_Data = 1 and Max_Data = 16 */
bogdanm	92:4fc01daae5a5	339	uint32_t ModeRegisterDefinition; /!< Defines the SDRAM Mode register content /
bogdanm	92:4fc01daae5a5	340	}FMC_SDRAM_CommandTypeDef;
Kojto	99:dbbf35b96557	341	/**
Kojto	99:dbbf35b96557	342	* @}
Kojto	99:dbbf35b96557	343	*/
bogdanm	92:4fc01daae5a5	344
Kojto	99:dbbf35b96557	345	/* Private constants ---------------------------------------------------------*/
Kojto	99:dbbf35b96557	346	/** @defgroup FMC_LL_Private_Constants FMC Private Constants
bogdanm	92:4fc01daae5a5	347	* @{
bogdanm	92:4fc01daae5a5	348	*/
bogdanm	92:4fc01daae5a5	349
Kojto	99:dbbf35b96557	350	/** @defgroup FMC_LL_NOR_SRAM_Controller FMC NOR/SRAM Controller
Kojto	99:dbbf35b96557	351	* @{
Kojto	99:dbbf35b96557	352	*/
Kojto	99:dbbf35b96557	353	/** @defgroup FMC_NORSRAM_Bank FMC NOR/SRAM Bank
bogdanm	92:4fc01daae5a5	354	* @{
bogdanm	92:4fc01daae5a5	355	*/
bogdanm	92:4fc01daae5a5	356	#define FMC_NORSRAM_BANK1 ((uint32_t)0x00000000)
bogdanm	92:4fc01daae5a5	357	#define FMC_NORSRAM_BANK2 ((uint32_t)0x00000002)
bogdanm	92:4fc01daae5a5	358	#define FMC_NORSRAM_BANK3 ((uint32_t)0x00000004)
bogdanm	92:4fc01daae5a5	359	#define FMC_NORSRAM_BANK4 ((uint32_t)0x00000006)
bogdanm	92:4fc01daae5a5	360	/**
bogdanm	92:4fc01daae5a5	361	* @}
bogdanm	92:4fc01daae5a5	362	*/
bogdanm	92:4fc01daae5a5	363
Kojto	99:dbbf35b96557	364	/** @defgroup FMC_Data_Address_Bus_Multiplexing FMC Data Address Bus Multiplexing
bogdanm	92:4fc01daae5a5	365	* @{
bogdanm	92:4fc01daae5a5	366	*/
bogdanm	92:4fc01daae5a5	367	#define FMC_DATA_ADDRESS_MUX_DISABLE ((uint32_t)0x00000000)
bogdanm	92:4fc01daae5a5	368	#define FMC_DATA_ADDRESS_MUX_ENABLE ((uint32_t)0x00000002)
bogdanm	92:4fc01daae5a5	369	/**
bogdanm	92:4fc01daae5a5	370	* @}
bogdanm	92:4fc01daae5a5	371	*/
bogdanm	92:4fc01daae5a5	372
Kojto	99:dbbf35b96557	373	/** @defgroup FMC_Memory_Type FMC Memory Type
bogdanm	92:4fc01daae5a5	374	* @{
bogdanm	92:4fc01daae5a5	375	*/
bogdanm	92:4fc01daae5a5	376	#define FMC_MEMORY_TYPE_SRAM ((uint32_t)0x00000000)
bogdanm	92:4fc01daae5a5	377	#define FMC_MEMORY_TYPE_PSRAM ((uint32_t)0x00000004)
bogdanm	92:4fc01daae5a5	378	#define FMC_MEMORY_TYPE_NOR ((uint32_t)0x00000008)
bogdanm	92:4fc01daae5a5	379	/**
bogdanm	92:4fc01daae5a5	380	* @}
bogdanm	92:4fc01daae5a5	381	*/
bogdanm	92:4fc01daae5a5	382
Kojto	99:dbbf35b96557	383	/** @defgroup FMC_NORSRAM_Data_Width FMC NORSRAM Data Width
bogdanm	92:4fc01daae5a5	384	* @{
bogdanm	92:4fc01daae5a5	385	*/
bogdanm	92:4fc01daae5a5	386	#define FMC_NORSRAM_MEM_BUS_WIDTH_8 ((uint32_t)0x00000000)
bogdanm	92:4fc01daae5a5	387	#define FMC_NORSRAM_MEM_BUS_WIDTH_16 ((uint32_t)0x00000010)
bogdanm	92:4fc01daae5a5	388	#define FMC_NORSRAM_MEM_BUS_WIDTH_32 ((uint32_t)0x00000020)
bogdanm	92:4fc01daae5a5	389	/**
bogdanm	92:4fc01daae5a5	390	* @}
bogdanm	92:4fc01daae5a5	391	*/
bogdanm	92:4fc01daae5a5	392
Kojto	99:dbbf35b96557	393	/** @defgroup FMC_NORSRAM_Flash_Access FMC NOR/SRAM Flash Access
bogdanm	92:4fc01daae5a5	394	* @{
bogdanm	92:4fc01daae5a5	395	*/
bogdanm	92:4fc01daae5a5	396	#define FMC_NORSRAM_FLASH_ACCESS_ENABLE ((uint32_t)0x00000040)
bogdanm	92:4fc01daae5a5	397	#define FMC_NORSRAM_FLASH_ACCESS_DISABLE ((uint32_t)0x00000000)
bogdanm	92:4fc01daae5a5	398	/**
bogdanm	92:4fc01daae5a5	399	* @}
bogdanm	92:4fc01daae5a5	400	*/
bogdanm	92:4fc01daae5a5	401
Kojto	99:dbbf35b96557	402	/** @defgroup FMC_Burst_Access_Mode FMC Burst Access Mode
bogdanm	92:4fc01daae5a5	403	* @{
bogdanm	92:4fc01daae5a5	404	*/
bogdanm	92:4fc01daae5a5	405	#define FMC_BURST_ACCESS_MODE_DISABLE ((uint32_t)0x00000000)
bogdanm	92:4fc01daae5a5	406	#define FMC_BURST_ACCESS_MODE_ENABLE ((uint32_t)0x00000100)
bogdanm	92:4fc01daae5a5	407	/**
bogdanm	92:4fc01daae5a5	408	* @}
bogdanm	92:4fc01daae5a5	409	*/
bogdanm	92:4fc01daae5a5	410
Kojto	99:dbbf35b96557	411	/** @defgroup FMC_Wait_Signal_Polarity FMC Wait Signal Polarity
bogdanm	92:4fc01daae5a5	412	* @{
bogdanm	92:4fc01daae5a5	413	*/
bogdanm	92:4fc01daae5a5	414	#define FMC_WAIT_SIGNAL_POLARITY_LOW ((uint32_t)0x00000000)
bogdanm	92:4fc01daae5a5	415	#define FMC_WAIT_SIGNAL_POLARITY_HIGH ((uint32_t)0x00000200)
bogdanm	92:4fc01daae5a5	416	/**
bogdanm	92:4fc01daae5a5	417	* @}
bogdanm	92:4fc01daae5a5	418	*/
bogdanm	92:4fc01daae5a5	419
Kojto	99:dbbf35b96557	420	/** @defgroup FMC_Wrap_Mode FMC Wrap Mode
bogdanm	92:4fc01daae5a5	421	* @{
bogdanm	92:4fc01daae5a5	422	*/
Kojto	99:dbbf35b96557	423	/** @note This mode is not available for the STM32F446xx devices
Kojto	99:dbbf35b96557	424	*/
Kojto	99:dbbf35b96557	425	#define FMC_WRAP_MODE_DISABLE ((uint32_t)0x00000000)
Kojto	99:dbbf35b96557	426	#define FMC_WRAP_MODE_ENABLE ((uint32_t)0x00000400)
bogdanm	92:4fc01daae5a5	427	/**
bogdanm	92:4fc01daae5a5	428	* @}
bogdanm	92:4fc01daae5a5	429	*/
bogdanm	92:4fc01daae5a5	430
Kojto	99:dbbf35b96557	431	/** @defgroup FMC_Wait_Timing FMC Wait Timing
Kojto	99:dbbf35b96557	432	* @{
Kojto	99:dbbf35b96557	433	*/
Kojto	99:dbbf35b96557	434	#define FMC_WAIT_TIMING_BEFORE_WS ((uint32_t)0x00000000)
Kojto	99:dbbf35b96557	435	#define FMC_WAIT_TIMING_DURING_WS ((uint32_t)0x00000800)
Kojto	99:dbbf35b96557	436	/**
Kojto	99:dbbf35b96557	437	* @}
Kojto	99:dbbf35b96557	438	*/
Kojto	99:dbbf35b96557	439
Kojto	99:dbbf35b96557	440	/** @defgroup FMC_Write_Operation FMC Write Operation
bogdanm	92:4fc01daae5a5	441	* @{
bogdanm	92:4fc01daae5a5	442	*/
bogdanm	92:4fc01daae5a5	443	#define FMC_WRITE_OPERATION_DISABLE ((uint32_t)0x00000000)
bogdanm	92:4fc01daae5a5	444	#define FMC_WRITE_OPERATION_ENABLE ((uint32_t)0x00001000)
bogdanm	92:4fc01daae5a5	445	/**
bogdanm	92:4fc01daae5a5	446	* @}
bogdanm	92:4fc01daae5a5	447	*/
bogdanm	92:4fc01daae5a5	448
Kojto	99:dbbf35b96557	449	/** @defgroup FMC_Wait_Signal FMC Wait Signal
bogdanm	92:4fc01daae5a5	450	* @{
bogdanm	92:4fc01daae5a5	451	*/
bogdanm	92:4fc01daae5a5	452	#define FMC_WAIT_SIGNAL_DISABLE ((uint32_t)0x00000000)
bogdanm	92:4fc01daae5a5	453	#define FMC_WAIT_SIGNAL_ENABLE ((uint32_t)0x00002000)
bogdanm	92:4fc01daae5a5	454	/**
bogdanm	92:4fc01daae5a5	455	* @}
bogdanm	92:4fc01daae5a5	456	*/
bogdanm	92:4fc01daae5a5	457
Kojto	99:dbbf35b96557	458	/** @defgroup FMC_Extended_Mode FMC Extended Mode
Kojto	99:dbbf35b96557	459	* @{
Kojto	99:dbbf35b96557	460	*/
Kojto	99:dbbf35b96557	461	#define FMC_EXTENDED_MODE_DISABLE ((uint32_t)0x00000000)
Kojto	99:dbbf35b96557	462	#define FMC_EXTENDED_MODE_ENABLE ((uint32_t)0x00004000)
Kojto	99:dbbf35b96557	463	/**
Kojto	99:dbbf35b96557	464	* @}
Kojto	99:dbbf35b96557	465	*/
Kojto	99:dbbf35b96557	466
Kojto	99:dbbf35b96557	467	/** @defgroup FMC_AsynchronousWait FMC Asynchronous Wait
bogdanm	92:4fc01daae5a5	468	* @{
bogdanm	92:4fc01daae5a5	469	*/
bogdanm	92:4fc01daae5a5	470	#define FMC_ASYNCHRONOUS_WAIT_DISABLE ((uint32_t)0x00000000)
bogdanm	92:4fc01daae5a5	471	#define FMC_ASYNCHRONOUS_WAIT_ENABLE ((uint32_t)0x00008000)
bogdanm	92:4fc01daae5a5	472	/**
bogdanm	92:4fc01daae5a5	473	* @}
bogdanm	92:4fc01daae5a5	474	*/
bogdanm	92:4fc01daae5a5	475
Kojto	99:dbbf35b96557	476	/** @defgroup FMC_Page_Size FMC Page Size
Kojto	99:dbbf35b96557	477	* @note These values are available only for the STM32F446xx devices.
Kojto	99:dbbf35b96557	478	* @{
Kojto	99:dbbf35b96557	479	*/
Kojto	99:dbbf35b96557	480	#define FMC_PAGE_SIZE_NONE ((uint32_t)0x00000000)
Kojto	99:dbbf35b96557	481	#define FMC_PAGE_SIZE_128 ((uint32_t)FMC_BCR1_CPSIZE_0)
Kojto	99:dbbf35b96557	482	#define FMC_PAGE_SIZE_256 ((uint32_t)FMC_BCR1_CPSIZE_1)
Kojto	99:dbbf35b96557	483	#define FMC_PAGE_SIZE_1024 ((uint32_t)FMC_BCR1_CPSIZE_2)
Kojto	99:dbbf35b96557	484	/**
Kojto	99:dbbf35b96557	485	* @}
Kojto	99:dbbf35b96557	486	*/
Kojto	99:dbbf35b96557	487
Kojto	99:dbbf35b96557	488	/** @defgroup FMC_Write_FIFO FMC Write FIFO
Kojto	99:dbbf35b96557	489	* @note These values are available only for the STM32F446xx devices.
Kojto	99:dbbf35b96557	490	* @{
Kojto	99:dbbf35b96557	491	*/
Kojto	99:dbbf35b96557	492	#define FMC_WRITE_FIFO_DISABLE ((uint32_t)0x00000000)
Kojto	99:dbbf35b96557	493	#define FMC_WRITE_FIFO_ENABLE ((uint32_t)FMC_BCR1_WFDIS)
Kojto	99:dbbf35b96557	494	/**
Kojto	99:dbbf35b96557	495	* @}
Kojto	99:dbbf35b96557	496	*/
Kojto	99:dbbf35b96557	497
Kojto	99:dbbf35b96557	498	/** @defgroup FMC_Write_Burst FMC Write Burst
bogdanm	92:4fc01daae5a5	499	* @{
bogdanm	92:4fc01daae5a5	500	*/
bogdanm	92:4fc01daae5a5	501	#define FMC_WRITE_BURST_DISABLE ((uint32_t)0x00000000)
Kojto	99:dbbf35b96557	502	#define FMC_WRITE_BURST_ENABLE ((uint32_t)0x00080000)
bogdanm	92:4fc01daae5a5	503	/**
bogdanm	92:4fc01daae5a5	504	* @}
bogdanm	92:4fc01daae5a5	505	*/
bogdanm	92:4fc01daae5a5	506
Kojto	99:dbbf35b96557	507	/** @defgroup FMC_Continous_Clock FMC Continuous Clock
bogdanm	92:4fc01daae5a5	508	* @{
bogdanm	92:4fc01daae5a5	509	*/
Kojto	99:dbbf35b96557	510	#define FMC_CONTINUOUS_CLOCK_SYNC_ONLY ((uint32_t)0x00000000)
Kojto	99:dbbf35b96557	511	#define FMC_CONTINUOUS_CLOCK_SYNC_ASYNC ((uint32_t)0x00100000)
bogdanm	92:4fc01daae5a5	512	/**
bogdanm	92:4fc01daae5a5	513	* @}
bogdanm	92:4fc01daae5a5	514	*/
Kojto	99:dbbf35b96557	515
Kojto	99:dbbf35b96557	516	/** @defgroup FMC_Access_Mode FMC Access Mode
bogdanm	92:4fc01daae5a5	517	* @{
bogdanm	92:4fc01daae5a5	518	*/
bogdanm	92:4fc01daae5a5	519	#define FMC_ACCESS_MODE_A ((uint32_t)0x00000000)
bogdanm	92:4fc01daae5a5	520	#define FMC_ACCESS_MODE_B ((uint32_t)0x10000000)
bogdanm	92:4fc01daae5a5	521	#define FMC_ACCESS_MODE_C ((uint32_t)0x20000000)
bogdanm	92:4fc01daae5a5	522	#define FMC_ACCESS_MODE_D ((uint32_t)0x30000000)
bogdanm	92:4fc01daae5a5	523	/**
bogdanm	92:4fc01daae5a5	524	* @}
bogdanm	92:4fc01daae5a5	525	*/
bogdanm	92:4fc01daae5a5	526
bogdanm	92:4fc01daae5a5	527	/**
bogdanm	92:4fc01daae5a5	528	* @}
Kojto	99:dbbf35b96557	529	*/
bogdanm	92:4fc01daae5a5	530
Kojto	99:dbbf35b96557	531	/** @defgroup FMC_LL_NAND_Controller FMC NAND Controller
bogdanm	92:4fc01daae5a5	532	* @{
bogdanm	92:4fc01daae5a5	533	*/
Kojto	99:dbbf35b96557	534	/** @defgroup FMC_NAND_Bank FMC NAND Bank
bogdanm	92:4fc01daae5a5	535	* @{
Kojto	99:dbbf35b96557	536	*/
bogdanm	92:4fc01daae5a5	537	#define FMC_NAND_BANK2 ((uint32_t)0x00000010)
Kojto	99:dbbf35b96557	538	#define FMC_NAND_BANK3 ((uint32_t)0x00000100)
bogdanm	92:4fc01daae5a5	539	/**
bogdanm	92:4fc01daae5a5	540	* @}
bogdanm	92:4fc01daae5a5	541	*/
bogdanm	92:4fc01daae5a5	542
Kojto	99:dbbf35b96557	543	/** @defgroup FMC_Wait_feature FMC Wait feature
bogdanm	92:4fc01daae5a5	544	* @{
bogdanm	92:4fc01daae5a5	545	*/
bogdanm	92:4fc01daae5a5	546	#define FMC_NAND_PCC_WAIT_FEATURE_DISABLE ((uint32_t)0x00000000)
bogdanm	92:4fc01daae5a5	547	#define FMC_NAND_PCC_WAIT_FEATURE_ENABLE ((uint32_t)0x00000002)
bogdanm	92:4fc01daae5a5	548	/**
bogdanm	92:4fc01daae5a5	549	* @}
bogdanm	92:4fc01daae5a5	550	*/
bogdanm	92:4fc01daae5a5	551
Kojto	99:dbbf35b96557	552	/** @defgroup FMC_PCR_Memory_Type FMC PCR Memory Type
bogdanm	92:4fc01daae5a5	553	* @{
bogdanm	92:4fc01daae5a5	554	*/
bogdanm	92:4fc01daae5a5	555	#define FMC_PCR_MEMORY_TYPE_PCCARD ((uint32_t)0x00000000)
bogdanm	92:4fc01daae5a5	556	#define FMC_PCR_MEMORY_TYPE_NAND ((uint32_t)0x00000008)
bogdanm	92:4fc01daae5a5	557	/**
bogdanm	92:4fc01daae5a5	558	* @}
bogdanm	92:4fc01daae5a5	559	*/
bogdanm	92:4fc01daae5a5	560
Kojto	99:dbbf35b96557	561	/** @defgroup FMC_NAND_Data_Width FMC NAND Data Width
bogdanm	92:4fc01daae5a5	562	* @{
bogdanm	92:4fc01daae5a5	563	*/
bogdanm	92:4fc01daae5a5	564	#define FMC_NAND_PCC_MEM_BUS_WIDTH_8 ((uint32_t)0x00000000)
bogdanm	92:4fc01daae5a5	565	#define FMC_NAND_PCC_MEM_BUS_WIDTH_16 ((uint32_t)0x00000010)
bogdanm	92:4fc01daae5a5	566	/**
bogdanm	92:4fc01daae5a5	567	* @}
bogdanm	92:4fc01daae5a5	568	*/
bogdanm	92:4fc01daae5a5	569
Kojto	99:dbbf35b96557	570	/** @defgroup FMC_ECC FMC ECC
bogdanm	92:4fc01daae5a5	571	* @{
bogdanm	92:4fc01daae5a5	572	*/
bogdanm	92:4fc01daae5a5	573	#define FMC_NAND_ECC_DISABLE ((uint32_t)0x00000000)
bogdanm	92:4fc01daae5a5	574	#define FMC_NAND_ECC_ENABLE ((uint32_t)0x00000040)
bogdanm	92:4fc01daae5a5	575	/**
bogdanm	92:4fc01daae5a5	576	* @}
bogdanm	92:4fc01daae5a5	577	*/
bogdanm	92:4fc01daae5a5	578
Kojto	99:dbbf35b96557	579	/** @defgroup FMC_ECC_Page_Size FMC ECC Page Size
bogdanm	92:4fc01daae5a5	580	* @{
bogdanm	92:4fc01daae5a5	581	*/
bogdanm	92:4fc01daae5a5	582	#define FMC_NAND_ECC_PAGE_SIZE_256BYTE ((uint32_t)0x00000000)
bogdanm	92:4fc01daae5a5	583	#define FMC_NAND_ECC_PAGE_SIZE_512BYTE ((uint32_t)0x00020000)
bogdanm	92:4fc01daae5a5	584	#define FMC_NAND_ECC_PAGE_SIZE_1024BYTE ((uint32_t)0x00040000)
bogdanm	92:4fc01daae5a5	585	#define FMC_NAND_ECC_PAGE_SIZE_2048BYTE ((uint32_t)0x00060000)
bogdanm	92:4fc01daae5a5	586	#define FMC_NAND_ECC_PAGE_SIZE_4096BYTE ((uint32_t)0x00080000)
bogdanm	92:4fc01daae5a5	587	#define FMC_NAND_ECC_PAGE_SIZE_8192BYTE ((uint32_t)0x000A0000)
bogdanm	92:4fc01daae5a5	588	/**
bogdanm	92:4fc01daae5a5	589	* @}
bogdanm	92:4fc01daae5a5	590	*/
Kojto	99:dbbf35b96557	591
bogdanm	92:4fc01daae5a5	592	/**
bogdanm	92:4fc01daae5a5	593	* @}
Kojto	99:dbbf35b96557	594	*/
bogdanm	92:4fc01daae5a5	595
Kojto	99:dbbf35b96557	596	/** @defgroup FMC_LL_SDRAM_Controller FMC SDRAM Controller
bogdanm	92:4fc01daae5a5	597	* @{
bogdanm	92:4fc01daae5a5	598	*/
Kojto	99:dbbf35b96557	599	/** @defgroup FMC_SDRAM_Bank FMC SDRAM Bank
bogdanm	92:4fc01daae5a5	600	* @{
bogdanm	92:4fc01daae5a5	601	*/
Kojto	99:dbbf35b96557	602	#define FMC_SDRAM_BANK1 ((uint32_t)0x00000000)
Kojto	99:dbbf35b96557	603	#define FMC_SDRAM_BANK2 ((uint32_t)0x00000001)
bogdanm	92:4fc01daae5a5	604	/**
bogdanm	92:4fc01daae5a5	605	* @}
bogdanm	92:4fc01daae5a5	606	*/
bogdanm	92:4fc01daae5a5	607
Kojto	99:dbbf35b96557	608	/** @defgroup FMC_SDRAM_Column_Bits_number FMC SDRAM Column Bits number
bogdanm	92:4fc01daae5a5	609	* @{
bogdanm	92:4fc01daae5a5	610	*/
bogdanm	92:4fc01daae5a5	611	#define FMC_SDRAM_COLUMN_BITS_NUM_8 ((uint32_t)0x00000000)
bogdanm	92:4fc01daae5a5	612	#define FMC_SDRAM_COLUMN_BITS_NUM_9 ((uint32_t)0x00000001)
bogdanm	92:4fc01daae5a5	613	#define FMC_SDRAM_COLUMN_BITS_NUM_10 ((uint32_t)0x00000002)
bogdanm	92:4fc01daae5a5	614	#define FMC_SDRAM_COLUMN_BITS_NUM_11 ((uint32_t)0x00000003)
bogdanm	92:4fc01daae5a5	615	/**
bogdanm	92:4fc01daae5a5	616	* @}
bogdanm	92:4fc01daae5a5	617	*/
bogdanm	92:4fc01daae5a5	618
Kojto	99:dbbf35b96557	619	/** @defgroup FMC_SDRAM_Row_Bits_number FMC SDRAM Row Bits number
bogdanm	92:4fc01daae5a5	620	* @{
bogdanm	92:4fc01daae5a5	621	*/
bogdanm	92:4fc01daae5a5	622	#define FMC_SDRAM_ROW_BITS_NUM_11 ((uint32_t)0x00000000)
bogdanm	92:4fc01daae5a5	623	#define FMC_SDRAM_ROW_BITS_NUM_12 ((uint32_t)0x00000004)
bogdanm	92:4fc01daae5a5	624	#define FMC_SDRAM_ROW_BITS_NUM_13 ((uint32_t)0x00000008)
bogdanm	92:4fc01daae5a5	625	/**
bogdanm	92:4fc01daae5a5	626	* @}
bogdanm	92:4fc01daae5a5	627	*/
bogdanm	92:4fc01daae5a5	628
Kojto	99:dbbf35b96557	629	/** @defgroup FMC_SDRAM_Memory_Bus_Width FMC SDRAM Memory Bus Width
bogdanm	92:4fc01daae5a5	630	* @{
bogdanm	92:4fc01daae5a5	631	*/
bogdanm	92:4fc01daae5a5	632	#define FMC_SDRAM_MEM_BUS_WIDTH_8 ((uint32_t)0x00000000)
bogdanm	92:4fc01daae5a5	633	#define FMC_SDRAM_MEM_BUS_WIDTH_16 ((uint32_t)0x00000010)
bogdanm	92:4fc01daae5a5	634	#define FMC_SDRAM_MEM_BUS_WIDTH_32 ((uint32_t)0x00000020)
bogdanm	92:4fc01daae5a5	635	/**
bogdanm	92:4fc01daae5a5	636	* @}
bogdanm	92:4fc01daae5a5	637	*/
bogdanm	92:4fc01daae5a5	638
Kojto	99:dbbf35b96557	639	/** @defgroup FMC_SDRAM_Internal_Banks_Number FMC SDRAM Internal Banks Number
bogdanm	92:4fc01daae5a5	640	* @{
bogdanm	92:4fc01daae5a5	641	*/
bogdanm	92:4fc01daae5a5	642	#define FMC_SDRAM_INTERN_BANKS_NUM_2 ((uint32_t)0x00000000)
bogdanm	92:4fc01daae5a5	643	#define FMC_SDRAM_INTERN_BANKS_NUM_4 ((uint32_t)0x00000040)
bogdanm	92:4fc01daae5a5	644	/**
bogdanm	92:4fc01daae5a5	645	* @}
bogdanm	92:4fc01daae5a5	646	*/
bogdanm	92:4fc01daae5a5	647
Kojto	99:dbbf35b96557	648	/** @defgroup FMC_SDRAM_CAS_Latency FMC SDRAM CAS Latency
bogdanm	92:4fc01daae5a5	649	* @{
bogdanm	92:4fc01daae5a5	650	*/
bogdanm	92:4fc01daae5a5	651	#define FMC_SDRAM_CAS_LATENCY_1 ((uint32_t)0x00000080)
bogdanm	92:4fc01daae5a5	652	#define FMC_SDRAM_CAS_LATENCY_2 ((uint32_t)0x00000100)
bogdanm	92:4fc01daae5a5	653	#define FMC_SDRAM_CAS_LATENCY_3 ((uint32_t)0x00000180)
bogdanm	92:4fc01daae5a5	654	/**
bogdanm	92:4fc01daae5a5	655	* @}
bogdanm	92:4fc01daae5a5	656	*/
bogdanm	92:4fc01daae5a5	657
Kojto	99:dbbf35b96557	658	/** @defgroup FMC_SDRAM_Write_Protection FMC SDRAM Write Protection
bogdanm	92:4fc01daae5a5	659	* @{
bogdanm	92:4fc01daae5a5	660	*/
bogdanm	92:4fc01daae5a5	661	#define FMC_SDRAM_WRITE_PROTECTION_DISABLE ((uint32_t)0x00000000)
bogdanm	92:4fc01daae5a5	662	#define FMC_SDRAM_WRITE_PROTECTION_ENABLE ((uint32_t)0x00000200)
bogdanm	92:4fc01daae5a5	663
bogdanm	92:4fc01daae5a5	664	/**
bogdanm	92:4fc01daae5a5	665	* @}
bogdanm	92:4fc01daae5a5	666	*/
bogdanm	92:4fc01daae5a5	667
Kojto	99:dbbf35b96557	668	/** @defgroup FMC_SDRAM_Clock_Period FMC SDRAM Clock Period
bogdanm	92:4fc01daae5a5	669	* @{
bogdanm	92:4fc01daae5a5	670	*/
bogdanm	92:4fc01daae5a5	671	#define FMC_SDRAM_CLOCK_DISABLE ((uint32_t)0x00000000)
bogdanm	92:4fc01daae5a5	672	#define FMC_SDRAM_CLOCK_PERIOD_2 ((uint32_t)0x00000800)
bogdanm	92:4fc01daae5a5	673	#define FMC_SDRAM_CLOCK_PERIOD_3 ((uint32_t)0x00000C00)
bogdanm	92:4fc01daae5a5	674	/**
bogdanm	92:4fc01daae5a5	675	* @}
bogdanm	92:4fc01daae5a5	676	*/
bogdanm	92:4fc01daae5a5	677
Kojto	99:dbbf35b96557	678	/** @defgroup FMC_SDRAM_Read_Burst FMC SDRAM Read Burst
bogdanm	92:4fc01daae5a5	679	* @{
bogdanm	92:4fc01daae5a5	680	*/
bogdanm	92:4fc01daae5a5	681	#define FMC_SDRAM_RBURST_DISABLE ((uint32_t)0x00000000)
bogdanm	92:4fc01daae5a5	682	#define FMC_SDRAM_RBURST_ENABLE ((uint32_t)0x00001000)
bogdanm	92:4fc01daae5a5	683	/**
bogdanm	92:4fc01daae5a5	684	* @}
bogdanm	92:4fc01daae5a5	685	*/
bogdanm	92:4fc01daae5a5	686
Kojto	99:dbbf35b96557	687	/** @defgroup FMC_SDRAM_Read_Pipe_Delay FMC SDRAM Read Pipe Delay
bogdanm	92:4fc01daae5a5	688	* @{
bogdanm	92:4fc01daae5a5	689	*/
bogdanm	92:4fc01daae5a5	690	#define FMC_SDRAM_RPIPE_DELAY_0 ((uint32_t)0x00000000)
bogdanm	92:4fc01daae5a5	691	#define FMC_SDRAM_RPIPE_DELAY_1 ((uint32_t)0x00002000)
bogdanm	92:4fc01daae5a5	692	#define FMC_SDRAM_RPIPE_DELAY_2 ((uint32_t)0x00004000)
bogdanm	92:4fc01daae5a5	693	/**
bogdanm	92:4fc01daae5a5	694	* @}
bogdanm	92:4fc01daae5a5	695	*/
bogdanm	92:4fc01daae5a5	696
Kojto	99:dbbf35b96557	697	/** @defgroup FMC_SDRAM_Command_Mode FMC SDRAM Command Mode
bogdanm	92:4fc01daae5a5	698	* @{
bogdanm	92:4fc01daae5a5	699	*/
bogdanm	92:4fc01daae5a5	700	#define FMC_SDRAM_CMD_NORMAL_MODE ((uint32_t)0x00000000)
bogdanm	92:4fc01daae5a5	701	#define FMC_SDRAM_CMD_CLK_ENABLE ((uint32_t)0x00000001)
bogdanm	92:4fc01daae5a5	702	#define FMC_SDRAM_CMD_PALL ((uint32_t)0x00000002)
bogdanm	92:4fc01daae5a5	703	#define FMC_SDRAM_CMD_AUTOREFRESH_MODE ((uint32_t)0x00000003)
bogdanm	92:4fc01daae5a5	704	#define FMC_SDRAM_CMD_LOAD_MODE ((uint32_t)0x00000004)
bogdanm	92:4fc01daae5a5	705	#define FMC_SDRAM_CMD_SELFREFRESH_MODE ((uint32_t)0x00000005)
bogdanm	92:4fc01daae5a5	706	#define FMC_SDRAM_CMD_POWERDOWN_MODE ((uint32_t)0x00000006)
bogdanm	92:4fc01daae5a5	707	/**
bogdanm	92:4fc01daae5a5	708	* @}
bogdanm	92:4fc01daae5a5	709	*/
bogdanm	92:4fc01daae5a5	710
Kojto	99:dbbf35b96557	711	/** @defgroup FMC_SDRAM_Command_Target FMC SDRAM Command Target
bogdanm	92:4fc01daae5a5	712	* @{
bogdanm	92:4fc01daae5a5	713	*/
bogdanm	92:4fc01daae5a5	714	#define FMC_SDRAM_CMD_TARGET_BANK2 FMC_SDCMR_CTB2
bogdanm	92:4fc01daae5a5	715	#define FMC_SDRAM_CMD_TARGET_BANK1 FMC_SDCMR_CTB1
bogdanm	92:4fc01daae5a5	716	#define FMC_SDRAM_CMD_TARGET_BANK1_2 ((uint32_t)0x00000018)
bogdanm	92:4fc01daae5a5	717	/**
bogdanm	92:4fc01daae5a5	718	* @}
bogdanm	92:4fc01daae5a5	719	*/
bogdanm	92:4fc01daae5a5	720
Kojto	99:dbbf35b96557	721	/** @defgroup FMC_SDRAM_Mode_Status FMC SDRAM Mode Status
bogdanm	92:4fc01daae5a5	722	* @{
bogdanm	92:4fc01daae5a5	723	*/
bogdanm	92:4fc01daae5a5	724	#define FMC_SDRAM_NORMAL_MODE ((uint32_t)0x00000000)
bogdanm	92:4fc01daae5a5	725	#define FMC_SDRAM_SELF_REFRESH_MODE FMC_SDSR_MODES1_0
bogdanm	92:4fc01daae5a5	726	#define FMC_SDRAM_POWER_DOWN_MODE FMC_SDSR_MODES1_1
bogdanm	92:4fc01daae5a5	727	/**
bogdanm	92:4fc01daae5a5	728	* @}
bogdanm	92:4fc01daae5a5	729	*/
Kojto	99:dbbf35b96557	730
bogdanm	92:4fc01daae5a5	731	/**
bogdanm	92:4fc01daae5a5	732	* @}
bogdanm	92:4fc01daae5a5	733	*/
bogdanm	92:4fc01daae5a5	734
Kojto	99:dbbf35b96557	735	/** @defgroup FMC_LL_Interrupt_definition FMC Interrupt definition
bogdanm	92:4fc01daae5a5	736	* @{
bogdanm	92:4fc01daae5a5	737	*/
bogdanm	92:4fc01daae5a5	738	#define FMC_IT_RISING_EDGE ((uint32_t)0x00000008)
bogdanm	92:4fc01daae5a5	739	#define FMC_IT_LEVEL ((uint32_t)0x00000010)
bogdanm	92:4fc01daae5a5	740	#define FMC_IT_FALLING_EDGE ((uint32_t)0x00000020)
bogdanm	92:4fc01daae5a5	741	#define FMC_IT_REFRESH_ERROR ((uint32_t)0x00004000)
bogdanm	92:4fc01daae5a5	742	/**
bogdanm	92:4fc01daae5a5	743	* @}
bogdanm	92:4fc01daae5a5	744	*/
bogdanm	92:4fc01daae5a5	745
Kojto	99:dbbf35b96557	746	/** @defgroup FMC_LL_Flag_definition FMC Flag definition
bogdanm	92:4fc01daae5a5	747	* @{
bogdanm	92:4fc01daae5a5	748	*/
bogdanm	92:4fc01daae5a5	749	#define FMC_FLAG_RISING_EDGE ((uint32_t)0x00000001)
bogdanm	92:4fc01daae5a5	750	#define FMC_FLAG_LEVEL ((uint32_t)0x00000002)
bogdanm	92:4fc01daae5a5	751	#define FMC_FLAG_FALLING_EDGE ((uint32_t)0x00000004)
bogdanm	92:4fc01daae5a5	752	#define FMC_FLAG_FEMPT ((uint32_t)0x00000040)
bogdanm	92:4fc01daae5a5	753	#define FMC_SDRAM_FLAG_REFRESH_IT FMC_SDSR_RE
bogdanm	92:4fc01daae5a5	754	#define FMC_SDRAM_FLAG_BUSY FMC_SDSR_BUSY
bogdanm	92:4fc01daae5a5	755	#define FMC_SDRAM_FLAG_REFRESH_ERROR FMC_SDRTR_CRE
bogdanm	92:4fc01daae5a5	756	/**
bogdanm	92:4fc01daae5a5	757	* @}
bogdanm	92:4fc01daae5a5	758	*/
bogdanm	92:4fc01daae5a5	759
Kojto	99:dbbf35b96557	760	/** @defgroup FMC_LL_Alias_definition FMC Alias definition
Kojto	99:dbbf35b96557	761	* @{
Kojto	99:dbbf35b96557	762	*/
Kojto	99:dbbf35b96557	763	#if defined(STM32F446xx)
Kojto	99:dbbf35b96557	764	#define FMC_NAND_TypeDef FMC_Bank3_TypeDef
Kojto	99:dbbf35b96557	765	#else
Kojto	99:dbbf35b96557	766	#define FMC_NAND_TypeDef FMC_Bank2_3_TypeDef
Kojto	99:dbbf35b96557	767	#define FMC_PCCARD_TypeDef FMC_Bank4_TypeDef
Kojto	99:dbbf35b96557	768	#endif /* defined(STM32F446xx) */
Kojto	99:dbbf35b96557	769	#define FMC_NORSRAM_TypeDef FMC_Bank1_TypeDef
Kojto	99:dbbf35b96557	770	#define FMC_NORSRAM_EXTENDED_TypeDef FMC_Bank1E_TypeDef
Kojto	99:dbbf35b96557	771	#define FMC_SDRAM_TypeDef FMC_Bank5_6_TypeDef
Kojto	99:dbbf35b96557	772
bogdanm	92:4fc01daae5a5	773
Kojto	99:dbbf35b96557	774	#if defined(STM32F446xx)
Kojto	99:dbbf35b96557	775	#define FMC_NAND_DEVICE FMC_Bank3
Kojto	99:dbbf35b96557	776	#else
Kojto	99:dbbf35b96557	777	#define FMC_NAND_DEVICE FMC_Bank2_3
Kojto	99:dbbf35b96557	778	#define FMC_PCCARD_DEVICE FMC_Bank4
Kojto	99:dbbf35b96557	779	#endif /* defined(STM32F446xx) */
Kojto	99:dbbf35b96557	780	#define FMC_NORSRAM_DEVICE FMC_Bank1
Kojto	99:dbbf35b96557	781	#define FMC_NORSRAM_EXTENDED_DEVICE FMC_Bank1E
Kojto	99:dbbf35b96557	782	#define FMC_SDRAM_DEVICE FMC_Bank5_6
Kojto	99:dbbf35b96557	783	/**
Kojto	99:dbbf35b96557	784	* @}
Kojto	99:dbbf35b96557	785	*/
Kojto	99:dbbf35b96557	786
Kojto	99:dbbf35b96557	787	/**
Kojto	99:dbbf35b96557	788	* @}
Kojto	99:dbbf35b96557	789	*/
Kojto	99:dbbf35b96557	790
Kojto	99:dbbf35b96557	791	/* Private macro -------------------------------------------------------------*/
Kojto	99:dbbf35b96557	792	/** @defgroup FMC_LL_Private_Macros FMC Private Macros
Kojto	99:dbbf35b96557	793	* @{
Kojto	99:dbbf35b96557	794	*/
Kojto	99:dbbf35b96557	795
Kojto	99:dbbf35b96557	796	/** @defgroup FMC_LL_NOR_Macros FMC NOR/SRAM Macros
bogdanm	92:4fc01daae5a5	797	* @brief macros to handle NOR device enable/disable and read/write operations
bogdanm	92:4fc01daae5a5	798	* @{
bogdanm	92:4fc01daae5a5	799	*/
bogdanm	92:4fc01daae5a5	800	/**
bogdanm	92:4fc01daae5a5	801	* @brief Enable the NORSRAM device access.
bogdanm	92:4fc01daae5a5	802	* @param __INSTANCE__: FMC_NORSRAM Instance
bogdanm	92:4fc01daae5a5	803	* @param __BANK__: FMC_NORSRAM Bank
bogdanm	92:4fc01daae5a5	804	* @retval None
bogdanm	92:4fc01daae5a5	805	*/
bogdanm	92:4fc01daae5a5	806	#define __FMC_NORSRAM_ENABLE(__INSTANCE__, __BANK__) ((__INSTANCE__)->BTCR[(__BANK__)] \|= FMC_BCR1_MBKEN)
bogdanm	92:4fc01daae5a5	807
bogdanm	92:4fc01daae5a5	808	/**
bogdanm	92:4fc01daae5a5	809	* @brief Disable the NORSRAM device access.
bogdanm	92:4fc01daae5a5	810	* @param __INSTANCE__: FMC_NORSRAM Instance
bogdanm	92:4fc01daae5a5	811	* @param __BANK__: FMC_NORSRAM Bank
bogdanm	92:4fc01daae5a5	812	* @retval None
bogdanm	92:4fc01daae5a5	813	*/
bogdanm	92:4fc01daae5a5	814	#define __FMC_NORSRAM_DISABLE(__INSTANCE__, __BANK__) ((__INSTANCE__)->BTCR[(__BANK__)] &= ~FMC_BCR1_MBKEN)
bogdanm	92:4fc01daae5a5	815	/**
bogdanm	92:4fc01daae5a5	816	* @}
bogdanm	92:4fc01daae5a5	817	*/
bogdanm	92:4fc01daae5a5	818
Kojto	99:dbbf35b96557	819	/** @defgroup FMC_LL_NAND_Macros FMC NAND Macros
bogdanm	92:4fc01daae5a5	820	* @brief macros to handle NAND device enable/disable
bogdanm	92:4fc01daae5a5	821	* @{
bogdanm	92:4fc01daae5a5	822	*/
Kojto	99:dbbf35b96557	823	#if defined(STM32F446xx)
Kojto	99:dbbf35b96557	824	/**
Kojto	99:dbbf35b96557	825	* @brief Enable the NAND device access.
Kojto	99:dbbf35b96557	826	* @param __INSTANCE__: FMC_NAND Instance
Kojto	99:dbbf35b96557	827	* @param __BANK__: FMC_NAND Bank
Kojto	99:dbbf35b96557	828	* @retval None
Kojto	99:dbbf35b96557	829	*/
Kojto	99:dbbf35b96557	830	#define __FMC_NAND_ENABLE(__INSTANCE__, __BANK__) ((__INSTANCE__)->PCR \|= FMC_PCR_PBKEN)
Kojto	99:dbbf35b96557	831
Kojto	99:dbbf35b96557	832	/**
Kojto	99:dbbf35b96557	833	* @brief Disable the NAND device access.
Kojto	99:dbbf35b96557	834	* @param __INSTANCE__: FMC_NAND Instance
Kojto	99:dbbf35b96557	835	* @param __BANK__: FMC_NAND Bank
Kojto	99:dbbf35b96557	836	* @retval None
Kojto	99:dbbf35b96557	837	*/
Kojto	99:dbbf35b96557	838	#define __FMC_NAND_DISABLE(__INSTANCE__, __BANK__) ((__INSTANCE__)->PCR &= ~FMC_PCR_PBKEN)
Kojto	99:dbbf35b96557	839	#else /* defined(STM32F427xx) \|\| defined(STM32F437xx) \|\| defined(STM32F429xx) \|\| defined(STM32F439xx) */
bogdanm	92:4fc01daae5a5	840	/**
bogdanm	92:4fc01daae5a5	841	* @brief Enable the NAND device access.
bogdanm	92:4fc01daae5a5	842	* @param __INSTANCE__: FMC_NAND Instance
bogdanm	92:4fc01daae5a5	843	* @param __BANK__: FMC_NAND Bank
bogdanm	92:4fc01daae5a5	844	* @retval None
bogdanm	92:4fc01daae5a5	845	*/
bogdanm	92:4fc01daae5a5	846	#define __FMC_NAND_ENABLE(__INSTANCE__, __BANK__) (((__BANK__) == FMC_NAND_BANK2)? ((__INSTANCE__)->PCR2 \|= FMC_PCR2_PBKEN): \
bogdanm	92:4fc01daae5a5	847	((__INSTANCE__)->PCR3 \|= FMC_PCR3_PBKEN))
bogdanm	92:4fc01daae5a5	848
bogdanm	92:4fc01daae5a5	849	/**
bogdanm	92:4fc01daae5a5	850	* @brief Disable the NAND device access.
bogdanm	92:4fc01daae5a5	851	* @param __INSTANCE__: FMC_NAND Instance
bogdanm	92:4fc01daae5a5	852	* @param __BANK__: FMC_NAND Bank
bogdanm	92:4fc01daae5a5	853	* @retval None
bogdanm	92:4fc01daae5a5	854	*/
bogdanm	92:4fc01daae5a5	855	#define __FMC_NAND_DISABLE(__INSTANCE__, __BANK__) (((__BANK__) == FMC_NAND_BANK2)? ((__INSTANCE__)->PCR2 &= ~FMC_PCR2_PBKEN): \
bogdanm	92:4fc01daae5a5	856	((__INSTANCE__)->PCR3 &= ~FMC_PCR3_PBKEN))
Kojto	99:dbbf35b96557	857
Kojto	99:dbbf35b96557	858	#endif /* defined(STM32F446xx)*/
bogdanm	92:4fc01daae5a5	859	/**
bogdanm	92:4fc01daae5a5	860	* @}
bogdanm	92:4fc01daae5a5	861	*/
Kojto	99:dbbf35b96557	862	#if defined(STM32F427xx) \|\| defined(STM32F437xx) \|\| defined(STM32F429xx) \|\| defined(STM32F439xx)
Kojto	99:dbbf35b96557	863	/** @defgroup FMC_LL_PCCARD_Macros FMC PCCARD Macros
bogdanm	92:4fc01daae5a5	864	* @brief macros to handle SRAM read/write operations
bogdanm	92:4fc01daae5a5	865	* @{
bogdanm	92:4fc01daae5a5	866	*/
bogdanm	92:4fc01daae5a5	867	/**
bogdanm	92:4fc01daae5a5	868	* @brief Enable the PCCARD device access.
bogdanm	92:4fc01daae5a5	869	* @param __INSTANCE__: FMC_PCCARD Instance
bogdanm	92:4fc01daae5a5	870	* @retval None
bogdanm	92:4fc01daae5a5	871	*/
bogdanm	92:4fc01daae5a5	872	#define __FMC_PCCARD_ENABLE(__INSTANCE__) ((__INSTANCE__)->PCR4 \|= FMC_PCR4_PBKEN)
bogdanm	92:4fc01daae5a5	873
bogdanm	92:4fc01daae5a5	874	/**
bogdanm	92:4fc01daae5a5	875	* @brief Disable the PCCARD device access.
bogdanm	92:4fc01daae5a5	876	* @param __INSTANCE__: FMC_PCCARD Instance
bogdanm	92:4fc01daae5a5	877	* @retval None
bogdanm	92:4fc01daae5a5	878	*/
bogdanm	92:4fc01daae5a5	879	#define __FMC_PCCARD_DISABLE(__INSTANCE__) ((__INSTANCE__)->PCR4 &= ~FMC_PCR4_PBKEN)
bogdanm	92:4fc01daae5a5	880	/**
bogdanm	92:4fc01daae5a5	881	* @}
bogdanm	92:4fc01daae5a5	882	*/
Kojto	99:dbbf35b96557	883	#endif /* defined(STM32F427xx) \|\| defined(STM32F437xx) \|\| defined(STM32F429xx) \|\| defined(STM32F439xx) */
Kojto	99:dbbf35b96557	884
Kojto	99:dbbf35b96557	885	/** @defgroup FMC_LL_Flag_Interrupt_Macros FMC Flag&Interrupt Macros
Kojto	99:dbbf35b96557	886	* @brief macros to handle FMC flags and interrupts
bogdanm	92:4fc01daae5a5	887	* @{
bogdanm	92:4fc01daae5a5	888	*/
Kojto	99:dbbf35b96557	889	#if defined(STM32F446xx)
Kojto	99:dbbf35b96557	890	/**
Kojto	99:dbbf35b96557	891	* @brief Enable the NAND device interrupt.
Kojto	99:dbbf35b96557	892	* @param __INSTANCE__: FMC_NAND instance
Kojto	99:dbbf35b96557	893	* @param __BANK__: FMC_NAND Bank
Kojto	99:dbbf35b96557	894	* @param __INTERRUPT__: FMC_NAND interrupt
Kojto	99:dbbf35b96557	895	* This parameter can be any combination of the following values:
Kojto	99:dbbf35b96557	896	* @arg FMC_IT_RISING_EDGE: Interrupt rising edge.
Kojto	99:dbbf35b96557	897	* @arg FMC_IT_LEVEL: Interrupt level.
Kojto	99:dbbf35b96557	898	* @arg FMC_IT_FALLING_EDGE: Interrupt falling edge.
Kojto	99:dbbf35b96557	899	* @retval None
Kojto	99:dbbf35b96557	900	*/
Kojto	99:dbbf35b96557	901	#define __FMC_NAND_ENABLE_IT(__INSTANCE__, __BANK__, __INTERRUPT__) ((__INSTANCE__)->SR \|= (__INTERRUPT__))
bogdanm	92:4fc01daae5a5	902
bogdanm	92:4fc01daae5a5	903	/**
Kojto	99:dbbf35b96557	904	* @brief Disable the NAND device interrupt.
Kojto	99:dbbf35b96557	905	* @param __INSTANCE__: FMC_NAND Instance
Kojto	99:dbbf35b96557	906	* @param __BANK__: FMC_NAND Bank
Kojto	99:dbbf35b96557	907	* @param __INTERRUPT__: FMC_NAND interrupt
Kojto	99:dbbf35b96557	908	* This parameter can be any combination of the following values:
Kojto	99:dbbf35b96557	909	* @arg FMC_IT_RISING_EDGE: Interrupt rising edge.
Kojto	99:dbbf35b96557	910	* @arg FMC_IT_LEVEL: Interrupt level.
Kojto	99:dbbf35b96557	911	* @arg FMC_IT_FALLING_EDGE: Interrupt falling edge.
Kojto	99:dbbf35b96557	912	* @retval None
Kojto	99:dbbf35b96557	913	*/
Kojto	99:dbbf35b96557	914	#define __FMC_NAND_DISABLE_IT(__INSTANCE__, __BANK__, __INTERRUPT__) ((__INSTANCE__)->SR &= ~(__INTERRUPT__))
Kojto	99:dbbf35b96557	915
Kojto	99:dbbf35b96557	916	/**
Kojto	99:dbbf35b96557	917	* @brief Get flag status of the NAND device.
Kojto	99:dbbf35b96557	918	* @param __INSTANCE__: FMC_NAND Instance
Kojto	99:dbbf35b96557	919	* @param __BANK__: FMC_NAND Bank
Kojto	99:dbbf35b96557	920	* @param __FLAG__: FMC_NAND flag
Kojto	99:dbbf35b96557	921	* This parameter can be any combination of the following values:
Kojto	99:dbbf35b96557	922	* @arg FMC_FLAG_RISING_EDGE: Interrupt rising edge flag.
Kojto	99:dbbf35b96557	923	* @arg FMC_FLAG_LEVEL: Interrupt level edge flag.
Kojto	99:dbbf35b96557	924	* @arg FMC_FLAG_FALLING_EDGE: Interrupt falling edge flag.
Kojto	99:dbbf35b96557	925	* @arg FMC_FLAG_FEMPT: FIFO empty flag.
Kojto	99:dbbf35b96557	926	* @retval The state of FLAG (SET or RESET).
Kojto	99:dbbf35b96557	927	*/
Kojto	99:dbbf35b96557	928	#define __FMC_NAND_GET_FLAG(__INSTANCE__, __BANK__, __FLAG__) (((__INSTANCE__)->SR &(__FLAG__)) == (__FLAG__))
Kojto	99:dbbf35b96557	929	/**
Kojto	99:dbbf35b96557	930	* @brief Clear flag status of the NAND device.
Kojto	99:dbbf35b96557	931	* @param __INSTANCE__: FMC_NAND Instance
Kojto	99:dbbf35b96557	932	* @param __BANK__: FMC_NAND Bank
Kojto	99:dbbf35b96557	933	* @param __FLAG__: FMC_NAND flag
Kojto	99:dbbf35b96557	934	* This parameter can be any combination of the following values:
Kojto	99:dbbf35b96557	935	* @arg FMC_FLAG_RISING_EDGE: Interrupt rising edge flag.
Kojto	99:dbbf35b96557	936	* @arg FMC_FLAG_LEVEL: Interrupt level edge flag.
Kojto	99:dbbf35b96557	937	* @arg FMC_FLAG_FALLING_EDGE: Interrupt falling edge flag.
Kojto	99:dbbf35b96557	938	* @arg FMC_FLAG_FEMPT: FIFO empty flag.
Kojto	99:dbbf35b96557	939	* @retval None
Kojto	99:dbbf35b96557	940	*/
Kojto	99:dbbf35b96557	941	#define __FMC_NAND_CLEAR_FLAG(__INSTANCE__, __BANK__, __FLAG__) ((__INSTANCE__)->SR &= ~(__FLAG__))
Kojto	99:dbbf35b96557	942	#else /* defined(STM32F427xx) \|\| defined(STM32F437xx) \|\| defined(STM32F429xx) \|\| defined(STM32F439xx) */
Kojto	99:dbbf35b96557	943	/**
bogdanm	92:4fc01daae5a5	944	* @brief Enable the NAND device interrupt.
bogdanm	92:4fc01daae5a5	945	* @param __INSTANCE__: FMC_NAND instance
bogdanm	92:4fc01daae5a5	946	* @param __BANK__: FMC_NAND Bank
bogdanm	92:4fc01daae5a5	947	* @param __INTERRUPT__: FMC_NAND interrupt
bogdanm	92:4fc01daae5a5	948	* This parameter can be any combination of the following values:
bogdanm	92:4fc01daae5a5	949	* @arg FMC_IT_RISING_EDGE: Interrupt rising edge.
bogdanm	92:4fc01daae5a5	950	* @arg FMC_IT_LEVEL: Interrupt level.
bogdanm	92:4fc01daae5a5	951	* @arg FMC_IT_FALLING_EDGE: Interrupt falling edge.
bogdanm	92:4fc01daae5a5	952	* @retval None
bogdanm	92:4fc01daae5a5	953	*/
bogdanm	92:4fc01daae5a5	954	#define __FMC_NAND_ENABLE_IT(__INSTANCE__, __BANK__, __INTERRUPT__) (((__BANK__) == FMC_NAND_BANK2)? ((__INSTANCE__)->SR2 \|= (__INTERRUPT__)): \
bogdanm	92:4fc01daae5a5	955	((__INSTANCE__)->SR3 \|= (__INTERRUPT__)))
bogdanm	92:4fc01daae5a5	956
bogdanm	92:4fc01daae5a5	957	/**
bogdanm	92:4fc01daae5a5	958	* @brief Disable the NAND device interrupt.
Kojto	99:dbbf35b96557	959	* @param __INSTANCE__: FMC_NAND Instance
bogdanm	92:4fc01daae5a5	960	* @param __BANK__: FMC_NAND Bank
bogdanm	92:4fc01daae5a5	961	* @param __INTERRUPT__: FMC_NAND interrupt
bogdanm	92:4fc01daae5a5	962	* This parameter can be any combination of the following values:
bogdanm	92:4fc01daae5a5	963	* @arg FMC_IT_RISING_EDGE: Interrupt rising edge.
bogdanm	92:4fc01daae5a5	964	* @arg FMC_IT_LEVEL: Interrupt level.
bogdanm	92:4fc01daae5a5	965	* @arg FMC_IT_FALLING_EDGE: Interrupt falling edge.
bogdanm	92:4fc01daae5a5	966	* @retval None
bogdanm	92:4fc01daae5a5	967	*/
bogdanm	92:4fc01daae5a5	968	#define __FMC_NAND_DISABLE_IT(__INSTANCE__, __BANK__, __INTERRUPT__) (((__BANK__) == FMC_NAND_BANK2)? ((__INSTANCE__)->SR2 &= ~(__INTERRUPT__)): \
bogdanm	92:4fc01daae5a5	969	((__INSTANCE__)->SR3 &= ~(__INTERRUPT__)))
bogdanm	92:4fc01daae5a5	970
bogdanm	92:4fc01daae5a5	971	/**
bogdanm	92:4fc01daae5a5	972	* @brief Get flag status of the NAND device.
Kojto	99:dbbf35b96557	973	* @param __INSTANCE__: FMC_NAND Instance
bogdanm	92:4fc01daae5a5	974	* @param __BANK__: FMC_NAND Bank
bogdanm	92:4fc01daae5a5	975	* @param __FLAG__: FMC_NAND flag
bogdanm	92:4fc01daae5a5	976	* This parameter can be any combination of the following values:
bogdanm	92:4fc01daae5a5	977	* @arg FMC_FLAG_RISING_EDGE: Interrupt rising edge flag.
bogdanm	92:4fc01daae5a5	978	* @arg FMC_FLAG_LEVEL: Interrupt level edge flag.
bogdanm	92:4fc01daae5a5	979	* @arg FMC_FLAG_FALLING_EDGE: Interrupt falling edge flag.
bogdanm	92:4fc01daae5a5	980	* @arg FMC_FLAG_FEMPT: FIFO empty flag.
bogdanm	92:4fc01daae5a5	981	* @retval The state of FLAG (SET or RESET).
bogdanm	92:4fc01daae5a5	982	*/
bogdanm	92:4fc01daae5a5	983	#define __FMC_NAND_GET_FLAG(__INSTANCE__, __BANK__, __FLAG__) (((__BANK__) == FMC_NAND_BANK2)? (((__INSTANCE__)->SR2 &(__FLAG__)) == (__FLAG__)): \
bogdanm	92:4fc01daae5a5	984	(((__INSTANCE__)->SR3 &(__FLAG__)) == (__FLAG__)))
bogdanm	92:4fc01daae5a5	985	/**
bogdanm	92:4fc01daae5a5	986	* @brief Clear flag status of the NAND device.
Kojto	99:dbbf35b96557	987	* @param __INSTANCE__: FMC_NAND Instance
bogdanm	92:4fc01daae5a5	988	* @param __BANK__: FMC_NAND Bank
bogdanm	92:4fc01daae5a5	989	* @param __FLAG__: FMC_NAND flag
bogdanm	92:4fc01daae5a5	990	* This parameter can be any combination of the following values:
bogdanm	92:4fc01daae5a5	991	* @arg FMC_FLAG_RISING_EDGE: Interrupt rising edge flag.
bogdanm	92:4fc01daae5a5	992	* @arg FMC_FLAG_LEVEL: Interrupt level edge flag.
bogdanm	92:4fc01daae5a5	993	* @arg FMC_FLAG_FALLING_EDGE: Interrupt falling edge flag.
bogdanm	92:4fc01daae5a5	994	* @arg FMC_FLAG_FEMPT: FIFO empty flag.
bogdanm	92:4fc01daae5a5	995	* @retval None
bogdanm	92:4fc01daae5a5	996	*/
bogdanm	92:4fc01daae5a5	997	#define __FMC_NAND_CLEAR_FLAG(__INSTANCE__, __BANK__, __FLAG__) (((__BANK__) == FMC_NAND_BANK2)? ((__INSTANCE__)->SR2 &= ~(__FLAG__)): \
Kojto	99:dbbf35b96557	998	((__INSTANCE__)->SR3 &= ~(__FLAG__)))
Kojto	99:dbbf35b96557	999	#endif /* defined(STM32F446xx) */
Kojto	99:dbbf35b96557	1000
Kojto	99:dbbf35b96557	1001	#if defined(STM32F427xx) \|\| defined(STM32F437xx) \|\| defined(STM32F429xx) \|\| defined(STM32F439xx)
bogdanm	92:4fc01daae5a5	1002	/**
bogdanm	92:4fc01daae5a5	1003	* @brief Enable the PCCARD device interrupt.
bogdanm	92:4fc01daae5a5	1004	* @param __INSTANCE__: FMC_PCCARD instance
bogdanm	92:4fc01daae5a5	1005	* @param __INTERRUPT__: FMC_PCCARD interrupt
bogdanm	92:4fc01daae5a5	1006	* This parameter can be any combination of the following values:
bogdanm	92:4fc01daae5a5	1007	* @arg FMC_IT_RISING_EDGE: Interrupt rising edge.
bogdanm	92:4fc01daae5a5	1008	* @arg FMC_IT_LEVEL: Interrupt level.
bogdanm	92:4fc01daae5a5	1009	* @arg FMC_IT_FALLING_EDGE: Interrupt falling edge.
bogdanm	92:4fc01daae5a5	1010	* @retval None
bogdanm	92:4fc01daae5a5	1011	*/
bogdanm	92:4fc01daae5a5	1012	#define __FMC_PCCARD_ENABLE_IT(__INSTANCE__, __INTERRUPT__) ((__INSTANCE__)->SR4 \|= (__INTERRUPT__))
bogdanm	92:4fc01daae5a5	1013
bogdanm	92:4fc01daae5a5	1014	/**
bogdanm	92:4fc01daae5a5	1015	* @brief Disable the PCCARD device interrupt.
bogdanm	92:4fc01daae5a5	1016	* @param __INSTANCE__: FMC_PCCARD instance
bogdanm	92:4fc01daae5a5	1017	* @param __INTERRUPT__: FMC_PCCARD interrupt
bogdanm	92:4fc01daae5a5	1018	* This parameter can be any combination of the following values:
bogdanm	92:4fc01daae5a5	1019	* @arg FMC_IT_RISING_EDGE: Interrupt rising edge.
bogdanm	92:4fc01daae5a5	1020	* @arg FMC_IT_LEVEL: Interrupt level.
bogdanm	92:4fc01daae5a5	1021	* @arg FMC_IT_FALLING_EDGE: Interrupt falling edge.
bogdanm	92:4fc01daae5a5	1022	* @retval None
bogdanm	92:4fc01daae5a5	1023	*/
bogdanm	92:4fc01daae5a5	1024	#define __FMC_PCCARD_DISABLE_IT(__INSTANCE__, __INTERRUPT__) ((__INSTANCE__)->SR4 &= ~(__INTERRUPT__))
bogdanm	92:4fc01daae5a5	1025
bogdanm	92:4fc01daae5a5	1026	/**
bogdanm	92:4fc01daae5a5	1027	* @brief Get flag status of the PCCARD device.
bogdanm	92:4fc01daae5a5	1028	* @param __INSTANCE__: FMC_PCCARD instance
bogdanm	92:4fc01daae5a5	1029	* @param __FLAG__: FMC_PCCARD flag
bogdanm	92:4fc01daae5a5	1030	* This parameter can be any combination of the following values:
bogdanm	92:4fc01daae5a5	1031	* @arg FMC_FLAG_RISING_EDGE: Interrupt rising edge flag.
bogdanm	92:4fc01daae5a5	1032	* @arg FMC_FLAG_LEVEL: Interrupt level edge flag.
bogdanm	92:4fc01daae5a5	1033	* @arg FMC_FLAG_FALLING_EDGE: Interrupt falling edge flag.
bogdanm	92:4fc01daae5a5	1034	* @arg FMC_FLAG_FEMPT: FIFO empty flag.
bogdanm	92:4fc01daae5a5	1035	* @retval The state of FLAG (SET or RESET).
bogdanm	92:4fc01daae5a5	1036	*/
bogdanm	92:4fc01daae5a5	1037	#define __FMC_PCCARD_GET_FLAG(__INSTANCE__, __FLAG__) (((__INSTANCE__)->SR4 &(__FLAG__)) == (__FLAG__))
bogdanm	92:4fc01daae5a5	1038
bogdanm	92:4fc01daae5a5	1039	/**
bogdanm	92:4fc01daae5a5	1040	* @brief Clear flag status of the PCCARD device.
bogdanm	92:4fc01daae5a5	1041	* @param __INSTANCE__: FMC_PCCARD instance
bogdanm	92:4fc01daae5a5	1042	* @param __FLAG__: FMC_PCCARD flag
bogdanm	92:4fc01daae5a5	1043	* This parameter can be any combination of the following values:
bogdanm	92:4fc01daae5a5	1044	* @arg FMC_FLAG_RISING_EDGE: Interrupt rising edge flag.
bogdanm	92:4fc01daae5a5	1045	* @arg FMC_FLAG_LEVEL: Interrupt level edge flag.
bogdanm	92:4fc01daae5a5	1046	* @arg FMC_FLAG_FALLING_EDGE: Interrupt falling edge flag.
bogdanm	92:4fc01daae5a5	1047	* @arg FMC_FLAG_FEMPT: FIFO empty flag.
bogdanm	92:4fc01daae5a5	1048	* @retval None
bogdanm	92:4fc01daae5a5	1049	*/
bogdanm	92:4fc01daae5a5	1050	#define __FMC_PCCARD_CLEAR_FLAG(__INSTANCE__, __FLAG__) ((__INSTANCE__)->SR4 &= ~(__FLAG__))
Kojto	99:dbbf35b96557	1051	#endif /* defined(STM32F427xx) \|\| defined(STM32F437xx) \|\| defined(STM32F429xx) \|\| defined(STM32F439xx) */
Kojto	99:dbbf35b96557	1052
bogdanm	92:4fc01daae5a5	1053	/**
bogdanm	92:4fc01daae5a5	1054	* @brief Enable the SDRAM device interrupt.
bogdanm	92:4fc01daae5a5	1055	* @param __INSTANCE__: FMC_SDRAM instance
bogdanm	92:4fc01daae5a5	1056	* @param __INTERRUPT__: FMC_SDRAM interrupt
bogdanm	92:4fc01daae5a5	1057	* This parameter can be any combination of the following values:
bogdanm	92:4fc01daae5a5	1058	* @arg FMC_IT_REFRESH_ERROR: Interrupt refresh error
bogdanm	92:4fc01daae5a5	1059	* @retval None
bogdanm	92:4fc01daae5a5	1060	*/
bogdanm	92:4fc01daae5a5	1061	#define __FMC_SDRAM_ENABLE_IT(__INSTANCE__, __INTERRUPT__) ((__INSTANCE__)->SDRTR \|= (__INTERRUPT__))
bogdanm	92:4fc01daae5a5	1062
bogdanm	92:4fc01daae5a5	1063	/**
bogdanm	92:4fc01daae5a5	1064	* @brief Disable the SDRAM device interrupt.
bogdanm	92:4fc01daae5a5	1065	* @param __INSTANCE__: FMC_SDRAM instance
bogdanm	92:4fc01daae5a5	1066	* @param __INTERRUPT__: FMC_SDRAM interrupt
bogdanm	92:4fc01daae5a5	1067	* This parameter can be any combination of the following values:
bogdanm	92:4fc01daae5a5	1068	* @arg FMC_IT_REFRESH_ERROR: Interrupt refresh error
bogdanm	92:4fc01daae5a5	1069	* @retval None
bogdanm	92:4fc01daae5a5	1070	*/
bogdanm	92:4fc01daae5a5	1071	#define __FMC_SDRAM_DISABLE_IT(__INSTANCE__, __INTERRUPT__) ((__INSTANCE__)->SDRTR &= ~(__INTERRUPT__))
bogdanm	92:4fc01daae5a5	1072
bogdanm	92:4fc01daae5a5	1073	/**
bogdanm	92:4fc01daae5a5	1074	* @brief Get flag status of the SDRAM device.
bogdanm	92:4fc01daae5a5	1075	* @param __INSTANCE__: FMC_SDRAM instance
bogdanm	92:4fc01daae5a5	1076	* @param __FLAG__: FMC_SDRAM flag
bogdanm	92:4fc01daae5a5	1077	* This parameter can be any combination of the following values:
bogdanm	92:4fc01daae5a5	1078	* @arg FMC_SDRAM_FLAG_REFRESH_IT: Interrupt refresh error.
bogdanm	92:4fc01daae5a5	1079	* @arg FMC_SDRAM_FLAG_BUSY: SDRAM busy flag.
bogdanm	92:4fc01daae5a5	1080	* @arg FMC_SDRAM_FLAG_REFRESH_ERROR: Refresh error flag.
bogdanm	92:4fc01daae5a5	1081	* @retval The state of FLAG (SET or RESET).
bogdanm	92:4fc01daae5a5	1082	*/
bogdanm	92:4fc01daae5a5	1083	#define __FMC_SDRAM_GET_FLAG(__INSTANCE__, __FLAG__) (((__INSTANCE__)->SDSR &(__FLAG__)) == (__FLAG__))
bogdanm	92:4fc01daae5a5	1084
bogdanm	92:4fc01daae5a5	1085	/**
bogdanm	92:4fc01daae5a5	1086	* @brief Clear flag status of the SDRAM device.
bogdanm	92:4fc01daae5a5	1087	* @param __INSTANCE__: FMC_SDRAM instance
bogdanm	92:4fc01daae5a5	1088	* @param __FLAG__: FMC_SDRAM flag
bogdanm	92:4fc01daae5a5	1089	* This parameter can be any combination of the following values:
bogdanm	92:4fc01daae5a5	1090	* @arg FMC_SDRAM_FLAG_REFRESH_ERROR
bogdanm	92:4fc01daae5a5	1091	* @retval None
bogdanm	92:4fc01daae5a5	1092	*/
bogdanm	92:4fc01daae5a5	1093	#define __FMC_SDRAM_CLEAR_FLAG(__INSTANCE__, __FLAG__) ((__INSTANCE__)->SDRTR \|= (__FLAG__))
bogdanm	92:4fc01daae5a5	1094	/**
bogdanm	92:4fc01daae5a5	1095	* @}
Kojto	99:dbbf35b96557	1096	*/
Kojto	99:dbbf35b96557	1097
Kojto	99:dbbf35b96557	1098	/** @defgroup FSMC_LL_Assert_Macros FSMC Assert Macros
Kojto	99:dbbf35b96557	1099	* @{
Kojto	99:dbbf35b96557	1100	*/
Kojto	99:dbbf35b96557	1101	#define IS_FMC_NORSRAM_BANK(BANK) (((BANK) == FMC_NORSRAM_BANK1) \|\| \
Kojto	99:dbbf35b96557	1102	((BANK) == FMC_NORSRAM_BANK2) \|\| \
Kojto	99:dbbf35b96557	1103	((BANK) == FMC_NORSRAM_BANK3) \|\| \
Kojto	99:dbbf35b96557	1104	((BANK) == FMC_NORSRAM_BANK4))
Kojto	99:dbbf35b96557	1105
Kojto	99:dbbf35b96557	1106	#define IS_FMC_MUX(__MUX__) (((__MUX__) == FMC_DATA_ADDRESS_MUX_DISABLE) \|\| \
Kojto	99:dbbf35b96557	1107	((__MUX__) == FMC_DATA_ADDRESS_MUX_ENABLE))
Kojto	99:dbbf35b96557	1108
Kojto	99:dbbf35b96557	1109	#define IS_FMC_MEMORY(__MEMORY__) (((__MEMORY__) == FMC_MEMORY_TYPE_SRAM) \|\| \
Kojto	99:dbbf35b96557	1110	((__MEMORY__) == FMC_MEMORY_TYPE_PSRAM)\|\| \
Kojto	99:dbbf35b96557	1111	((__MEMORY__) == FMC_MEMORY_TYPE_NOR))
Kojto	99:dbbf35b96557	1112
Kojto	99:dbbf35b96557	1113	#define IS_FMC_NORSRAM_MEMORY_WIDTH(__WIDTH__) (((__WIDTH__) == FMC_NORSRAM_MEM_BUS_WIDTH_8) \|\| \
Kojto	99:dbbf35b96557	1114	((__WIDTH__) == FMC_NORSRAM_MEM_BUS_WIDTH_16) \|\| \
Kojto	99:dbbf35b96557	1115	((__WIDTH__) == FMC_NORSRAM_MEM_BUS_WIDTH_32))
Kojto	99:dbbf35b96557	1116
Kojto	99:dbbf35b96557	1117	#define IS_FMC_ACCESS_MODE(__MODE__) (((__MODE__) == FMC_ACCESS_MODE_A) \|\| \
Kojto	99:dbbf35b96557	1118	((__MODE__) == FMC_ACCESS_MODE_B) \|\| \
Kojto	99:dbbf35b96557	1119	((__MODE__) == FMC_ACCESS_MODE_C) \|\| \
Kojto	99:dbbf35b96557	1120	((__MODE__) == FMC_ACCESS_MODE_D))
Kojto	99:dbbf35b96557	1121
Kojto	99:dbbf35b96557	1122	#define IS_FMC_NAND_BANK(BANK) (((BANK) == FMC_NAND_BANK2) \|\| \
Kojto	99:dbbf35b96557	1123	((BANK) == FMC_NAND_BANK3))
Kojto	99:dbbf35b96557	1124
Kojto	99:dbbf35b96557	1125	#define IS_FMC_WAIT_FEATURE(FEATURE) (((FEATURE) == FMC_NAND_PCC_WAIT_FEATURE_DISABLE) \|\| \
Kojto	99:dbbf35b96557	1126	((FEATURE) == FMC_NAND_PCC_WAIT_FEATURE_ENABLE))
Kojto	99:dbbf35b96557	1127
Kojto	99:dbbf35b96557	1128	#define IS_FMC_NAND_MEMORY_WIDTH(WIDTH) (((WIDTH) == FMC_NAND_PCC_MEM_BUS_WIDTH_8) \|\| \
Kojto	99:dbbf35b96557	1129	((WIDTH) == FMC_NAND_PCC_MEM_BUS_WIDTH_16))
Kojto	99:dbbf35b96557	1130
Kojto	99:dbbf35b96557	1131	#define IS_FMC_ECC_STATE(STATE) (((STATE) == FMC_NAND_ECC_DISABLE) \|\| \
Kojto	99:dbbf35b96557	1132	((STATE) == FMC_NAND_ECC_ENABLE))
Kojto	99:dbbf35b96557	1133
Kojto	99:dbbf35b96557	1134	#define IS_FMC_ECCPAGE_SIZE(SIZE) (((SIZE) == FMC_NAND_ECC_PAGE_SIZE_256BYTE) \|\| \
Kojto	99:dbbf35b96557	1135	((SIZE) == FMC_NAND_ECC_PAGE_SIZE_512BYTE) \|\| \
Kojto	99:dbbf35b96557	1136	((SIZE) == FMC_NAND_ECC_PAGE_SIZE_1024BYTE) \|\| \
Kojto	99:dbbf35b96557	1137	((SIZE) == FMC_NAND_ECC_PAGE_SIZE_2048BYTE) \|\| \
Kojto	99:dbbf35b96557	1138	((SIZE) == FMC_NAND_ECC_PAGE_SIZE_4096BYTE) \|\| \
Kojto	99:dbbf35b96557	1139	((SIZE) == FMC_NAND_ECC_PAGE_SIZE_8192BYTE))
Kojto	99:dbbf35b96557	1140
Kojto	99:dbbf35b96557	1141	#define IS_FMC_TCLR_TIME(TIME) ((TIME) <= 255)
Kojto	99:dbbf35b96557	1142
Kojto	99:dbbf35b96557	1143	#define IS_FMC_TAR_TIME(TIME) ((TIME) <= 255)
Kojto	99:dbbf35b96557	1144
Kojto	99:dbbf35b96557	1145	#define IS_FMC_SETUP_TIME(TIME) ((TIME) <= 255)
Kojto	99:dbbf35b96557	1146
Kojto	99:dbbf35b96557	1147	#define IS_FMC_WAIT_TIME(TIME) ((TIME) <= 255)
Kojto	99:dbbf35b96557	1148
Kojto	99:dbbf35b96557	1149	#define IS_FMC_HOLD_TIME(TIME) ((TIME) <= 255)
Kojto	99:dbbf35b96557	1150
Kojto	99:dbbf35b96557	1151	#define IS_FMC_HIZ_TIME(TIME) ((TIME) <= 255)
Kojto	99:dbbf35b96557	1152
Kojto	99:dbbf35b96557	1153	#define IS_FMC_NORSRAM_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_NORSRAM_DEVICE)
Kojto	99:dbbf35b96557	1154
Kojto	99:dbbf35b96557	1155	#define IS_FMC_NORSRAM_EXTENDED_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_NORSRAM_EXTENDED_DEVICE)
Kojto	99:dbbf35b96557	1156
Kojto	99:dbbf35b96557	1157	#define IS_FMC_NAND_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_NAND_DEVICE)
Kojto	99:dbbf35b96557	1158
Kojto	99:dbbf35b96557	1159	#define IS_FMC_PCCARD_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_PCCARD_DEVICE)
Kojto	99:dbbf35b96557	1160
Kojto	99:dbbf35b96557	1161	#define IS_FMC_BURSTMODE(__STATE__) (((__STATE__) == FMC_BURST_ACCESS_MODE_DISABLE) \|\| \
Kojto	99:dbbf35b96557	1162	((__STATE__) == FMC_BURST_ACCESS_MODE_ENABLE))
Kojto	99:dbbf35b96557	1163
Kojto	99:dbbf35b96557	1164	#define IS_FMC_WAIT_POLARITY(__POLARITY__) (((__POLARITY__) == FMC_WAIT_SIGNAL_POLARITY_LOW) \|\| \
Kojto	99:dbbf35b96557	1165	((__POLARITY__) == FMC_WAIT_SIGNAL_POLARITY_HIGH))
Kojto	99:dbbf35b96557	1166
Kojto	99:dbbf35b96557	1167	#if !defined (STM32F446xx)
Kojto	99:dbbf35b96557	1168	#define IS_FMC_WRAP_MODE(__MODE__) (((__MODE__) == FMC_WRAP_MODE_DISABLE) \|\| \
Kojto	99:dbbf35b96557	1169	((__MODE__) == FMC_WRAP_MODE_ENABLE))
Kojto	99:dbbf35b96557	1170	#endif /* !defined (STM32F446xx) */
Kojto	99:dbbf35b96557	1171
Kojto	99:dbbf35b96557	1172	#define IS_FMC_WAIT_SIGNAL_ACTIVE(__ACTIVE__) (((__ACTIVE__) == FMC_WAIT_TIMING_BEFORE_WS) \|\| \
Kojto	99:dbbf35b96557	1173	((__ACTIVE__) == FMC_WAIT_TIMING_DURING_WS))
Kojto	99:dbbf35b96557	1174
Kojto	99:dbbf35b96557	1175	#define IS_FMC_WRITE_OPERATION(__OPERATION__) (((__OPERATION__) == FMC_WRITE_OPERATION_DISABLE) \|\| \
Kojto	99:dbbf35b96557	1176	((__OPERATION__) == FMC_WRITE_OPERATION_ENABLE))
Kojto	99:dbbf35b96557	1177
Kojto	99:dbbf35b96557	1178	#define IS_FMC_WAITE_SIGNAL(__SIGNAL__) (((__SIGNAL__) == FMC_WAIT_SIGNAL_DISABLE) \|\| \
Kojto	99:dbbf35b96557	1179	((__SIGNAL__) == FMC_WAIT_SIGNAL_ENABLE))
Kojto	99:dbbf35b96557	1180
Kojto	99:dbbf35b96557	1181	#define IS_FMC_EXTENDED_MODE(__MODE__) (((__MODE__) == FMC_EXTENDED_MODE_DISABLE) \|\| \
Kojto	99:dbbf35b96557	1182	((__MODE__) == FMC_EXTENDED_MODE_ENABLE))
Kojto	99:dbbf35b96557	1183
Kojto	99:dbbf35b96557	1184	#define IS_FMC_ASYNWAIT(__STATE__) (((__STATE__) == FMC_ASYNCHRONOUS_WAIT_DISABLE) \|\| \
Kojto	99:dbbf35b96557	1185	((__STATE__) == FMC_ASYNCHRONOUS_WAIT_ENABLE))
Kojto	99:dbbf35b96557	1186
Kojto	99:dbbf35b96557	1187	#define IS_FMC_WRITE_BURST(__BURST__) (((__BURST__) == FMC_WRITE_BURST_DISABLE) \|\| \
Kojto	99:dbbf35b96557	1188	((__BURST__) == FMC_WRITE_BURST_ENABLE))
Kojto	99:dbbf35b96557	1189
Kojto	99:dbbf35b96557	1190	#define IS_FMC_CONTINOUS_CLOCK(CCLOCK) (((CCLOCK) == FMC_CONTINUOUS_CLOCK_SYNC_ONLY) \|\| \
Kojto	99:dbbf35b96557	1191	((CCLOCK) == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC))
Kojto	99:dbbf35b96557	1192
Kojto	99:dbbf35b96557	1193	#define IS_FMC_ADDRESS_SETUP_TIME(__TIME__) ((__TIME__) <= 15)
Kojto	99:dbbf35b96557	1194
Kojto	99:dbbf35b96557	1195	#define IS_FMC_ADDRESS_HOLD_TIME(__TIME__) (((__TIME__) > 0) && ((__TIME__) <= 15))
Kojto	99:dbbf35b96557	1196
Kojto	99:dbbf35b96557	1197	#define IS_FMC_DATASETUP_TIME(__TIME__) (((__TIME__) > 0) && ((__TIME__) <= 255))
Kojto	99:dbbf35b96557	1198
Kojto	99:dbbf35b96557	1199	#define IS_FMC_TURNAROUND_TIME(__TIME__) ((__TIME__) <= 15)
Kojto	99:dbbf35b96557	1200
Kojto	99:dbbf35b96557	1201	#define IS_FMC_DATA_LATENCY(__LATENCY__) (((__LATENCY__) > 1) && ((__LATENCY__) <= 17))
Kojto	99:dbbf35b96557	1202
Kojto	99:dbbf35b96557	1203	#define IS_FMC_CLK_DIV(DIV) (((DIV) > 1) && ((DIV) <= 16))
Kojto	99:dbbf35b96557	1204
Kojto	99:dbbf35b96557	1205	#define IS_FMC_SDRAM_BANK(BANK) (((BANK) == FMC_SDRAM_BANK1) \|\| \
Kojto	99:dbbf35b96557	1206	((BANK) == FMC_SDRAM_BANK2))
Kojto	99:dbbf35b96557	1207
Kojto	99:dbbf35b96557	1208	#define IS_FMC_COLUMNBITS_NUMBER(COLUMN) (((COLUMN) == FMC_SDRAM_COLUMN_BITS_NUM_8) \|\| \
Kojto	99:dbbf35b96557	1209	((COLUMN) == FMC_SDRAM_COLUMN_BITS_NUM_9) \|\| \
Kojto	99:dbbf35b96557	1210	((COLUMN) == FMC_SDRAM_COLUMN_BITS_NUM_10) \|\| \
Kojto	99:dbbf35b96557	1211	((COLUMN) == FMC_SDRAM_COLUMN_BITS_NUM_11))
Kojto	99:dbbf35b96557	1212
Kojto	99:dbbf35b96557	1213	#define IS_FMC_ROWBITS_NUMBER(ROW) (((ROW) == FMC_SDRAM_ROW_BITS_NUM_11) \|\| \
Kojto	99:dbbf35b96557	1214	((ROW) == FMC_SDRAM_ROW_BITS_NUM_12) \|\| \
Kojto	99:dbbf35b96557	1215	((ROW) == FMC_SDRAM_ROW_BITS_NUM_13))
Kojto	99:dbbf35b96557	1216
Kojto	99:dbbf35b96557	1217	#define IS_FMC_SDMEMORY_WIDTH(WIDTH) (((WIDTH) == FMC_SDRAM_MEM_BUS_WIDTH_8) \|\| \
Kojto	99:dbbf35b96557	1218	((WIDTH) == FMC_SDRAM_MEM_BUS_WIDTH_16) \|\| \
Kojto	99:dbbf35b96557	1219	((WIDTH) == FMC_SDRAM_MEM_BUS_WIDTH_32))
Kojto	99:dbbf35b96557	1220
Kojto	99:dbbf35b96557	1221	#define IS_FMC_INTERNALBANK_NUMBER(NUMBER) (((NUMBER) == FMC_SDRAM_INTERN_BANKS_NUM_2) \|\| \
Kojto	99:dbbf35b96557	1222	((NUMBER) == FMC_SDRAM_INTERN_BANKS_NUM_4))
Kojto	99:dbbf35b96557	1223
Kojto	99:dbbf35b96557	1224
Kojto	99:dbbf35b96557	1225	#define IS_FMC_CAS_LATENCY(LATENCY) (((LATENCY) == FMC_SDRAM_CAS_LATENCY_1) \|\| \
Kojto	99:dbbf35b96557	1226	((LATENCY) == FMC_SDRAM_CAS_LATENCY_2) \|\| \
Kojto	99:dbbf35b96557	1227	((LATENCY) == FMC_SDRAM_CAS_LATENCY_3))
Kojto	99:dbbf35b96557	1228
Kojto	99:dbbf35b96557	1229	#define IS_FMC_SDCLOCK_PERIOD(PERIOD) (((PERIOD) == FMC_SDRAM_CLOCK_DISABLE) \|\| \
Kojto	99:dbbf35b96557	1230	((PERIOD) == FMC_SDRAM_CLOCK_PERIOD_2) \|\| \
Kojto	99:dbbf35b96557	1231	((PERIOD) == FMC_SDRAM_CLOCK_PERIOD_3))
Kojto	99:dbbf35b96557	1232
Kojto	99:dbbf35b96557	1233	#define IS_FMC_READ_BURST(RBURST) (((RBURST) == FMC_SDRAM_RBURST_DISABLE) \|\| \
Kojto	99:dbbf35b96557	1234	((RBURST) == FMC_SDRAM_RBURST_ENABLE))
Kojto	99:dbbf35b96557	1235
Kojto	99:dbbf35b96557	1236
Kojto	99:dbbf35b96557	1237	#define IS_FMC_READPIPE_DELAY(DELAY) (((DELAY) == FMC_SDRAM_RPIPE_DELAY_0) \|\| \
Kojto	99:dbbf35b96557	1238	((DELAY) == FMC_SDRAM_RPIPE_DELAY_1) \|\| \
Kojto	99:dbbf35b96557	1239	((DELAY) == FMC_SDRAM_RPIPE_DELAY_2))
Kojto	99:dbbf35b96557	1240
Kojto	99:dbbf35b96557	1241	#define IS_FMC_LOADTOACTIVE_DELAY(DELAY) (((DELAY) > 0) && ((DELAY) <= 16))
Kojto	99:dbbf35b96557	1242
Kojto	99:dbbf35b96557	1243	#define IS_FMC_EXITSELFREFRESH_DELAY(DELAY) (((DELAY) > 0) && ((DELAY) <= 16))
Kojto	99:dbbf35b96557	1244
Kojto	99:dbbf35b96557	1245	#define IS_FMC_SELFREFRESH_TIME(TIME) (((TIME) > 0) && ((TIME) <= 16))
Kojto	99:dbbf35b96557	1246
Kojto	99:dbbf35b96557	1247	#define IS_FMC_ROWCYCLE_DELAY(DELAY) (((DELAY) > 0) && ((DELAY) <= 16))
Kojto	99:dbbf35b96557	1248
Kojto	99:dbbf35b96557	1249	#define IS_FMC_WRITE_RECOVERY_TIME(TIME) (((TIME) > 0) && ((TIME) <= 16))
Kojto	99:dbbf35b96557	1250
Kojto	99:dbbf35b96557	1251	#define IS_FMC_RP_DELAY(DELAY) (((DELAY) > 0) && ((DELAY) <= 16))
Kojto	99:dbbf35b96557	1252
Kojto	99:dbbf35b96557	1253	#define IS_FMC_RCD_DELAY(DELAY) (((DELAY) > 0) && ((DELAY) <= 16))
Kojto	99:dbbf35b96557	1254
Kojto	99:dbbf35b96557	1255	#define IS_FMC_COMMAND_MODE(COMMAND) (((COMMAND) == FMC_SDRAM_CMD_NORMAL_MODE) \|\| \
Kojto	99:dbbf35b96557	1256	((COMMAND) == FMC_SDRAM_CMD_CLK_ENABLE) \|\| \
Kojto	99:dbbf35b96557	1257	((COMMAND) == FMC_SDRAM_CMD_PALL) \|\| \
Kojto	99:dbbf35b96557	1258	((COMMAND) == FMC_SDRAM_CMD_AUTOREFRESH_MODE) \|\| \
Kojto	99:dbbf35b96557	1259	((COMMAND) == FMC_SDRAM_CMD_LOAD_MODE) \|\| \
Kojto	99:dbbf35b96557	1260	((COMMAND) == FMC_SDRAM_CMD_SELFREFRESH_MODE) \|\| \
Kojto	99:dbbf35b96557	1261	((COMMAND) == FMC_SDRAM_CMD_POWERDOWN_MODE))
Kojto	99:dbbf35b96557	1262
Kojto	99:dbbf35b96557	1263	#define IS_FMC_COMMAND_TARGET(TARGET) (((TARGET) == FMC_SDRAM_CMD_TARGET_BANK1) \|\| \
Kojto	99:dbbf35b96557	1264	((TARGET) == FMC_SDRAM_CMD_TARGET_BANK2) \|\| \
Kojto	99:dbbf35b96557	1265	((TARGET) == FMC_SDRAM_CMD_TARGET_BANK1_2))
Kojto	99:dbbf35b96557	1266
Kojto	99:dbbf35b96557	1267	#define IS_FMC_AUTOREFRESH_NUMBER(NUMBER) (((NUMBER) > 0) && ((NUMBER) <= 16))
Kojto	99:dbbf35b96557	1268
Kojto	99:dbbf35b96557	1269	#define IS_FMC_MODE_REGISTER(CONTENT) ((CONTENT) <= 8191)
Kojto	99:dbbf35b96557	1270
Kojto	99:dbbf35b96557	1271	#define IS_FMC_REFRESH_RATE(RATE) ((RATE) <= 8191)
Kojto	99:dbbf35b96557	1272
Kojto	99:dbbf35b96557	1273	#define IS_FMC_SDRAM_DEVICE(INSTANCE) ((INSTANCE) == FMC_SDRAM_DEVICE)
Kojto	99:dbbf35b96557	1274
Kojto	99:dbbf35b96557	1275	#define IS_FMC_WRITE_PROTECTION(WRITE) (((WRITE) == FMC_SDRAM_WRITE_PROTECTION_DISABLE) \|\| \
Kojto	99:dbbf35b96557	1276	((WRITE) == FMC_SDRAM_WRITE_PROTECTION_ENABLE))
Kojto	99:dbbf35b96557	1277
Kojto	99:dbbf35b96557	1278	#if defined (STM32F446xx)
Kojto	99:dbbf35b96557	1279	#define IS_FMC_PAGESIZE(SIZE) (((SIZE) == FMC_PAGE_SIZE_NONE) \|\| \
Kojto	99:dbbf35b96557	1280	((SIZE) == FMC_PAGE_SIZE_128) \|\| \
Kojto	99:dbbf35b96557	1281	((SIZE) == FMC_PAGE_SIZE_256) \|\| \
Kojto	99:dbbf35b96557	1282	((SIZE) == FMC_PAGE_SIZE_1024))
Kojto	99:dbbf35b96557	1283
Kojto	99:dbbf35b96557	1284	#define IS_FMC_WRITE_FIFO(FIFO) (((FIFO) == FMC_WRITE_FIFO_DISABLE) \|\| \
Kojto	99:dbbf35b96557	1285	((FIFO) == FMC_WRITE_FIFO_ENABLE))
Kojto	99:dbbf35b96557	1286	#endif /* defined (STM32F446xx) */
Kojto	99:dbbf35b96557	1287
Kojto	99:dbbf35b96557	1288	/**
Kojto	99:dbbf35b96557	1289	* @}
Kojto	99:dbbf35b96557	1290	*/
Kojto	99:dbbf35b96557	1291
Kojto	99:dbbf35b96557	1292	/**
Kojto	99:dbbf35b96557	1293	* @}
bogdanm	92:4fc01daae5a5	1294	*/
bogdanm	92:4fc01daae5a5	1295
Kojto	99:dbbf35b96557	1296	/* Private functions ---------------------------------------------------------*/
Kojto	99:dbbf35b96557	1297	/** @defgroup FMC_LL_Private_Functions FMC LL Private Functions
Kojto	99:dbbf35b96557	1298	* @{
Kojto	99:dbbf35b96557	1299	*/
bogdanm	92:4fc01daae5a5	1300
Kojto	99:dbbf35b96557	1301	/** @defgroup FMC_LL_NORSRAM NOR SRAM
Kojto	99:dbbf35b96557	1302	* @{
Kojto	99:dbbf35b96557	1303	*/
Kojto	99:dbbf35b96557	1304	/** @defgroup FMC_LL_NORSRAM_Private_Functions_Group1 NOR SRAM Initialization/de-initialization functions
Kojto	99:dbbf35b96557	1305	* @{
Kojto	99:dbbf35b96557	1306	*/
bogdanm	92:4fc01daae5a5	1307	HAL_StatusTypeDef FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef Device, FMC_NORSRAM_InitTypeDef Init);
bogdanm	92:4fc01daae5a5	1308	HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef Device, FMC_NORSRAM_TimingTypeDef Timing, uint32_t Bank);
bogdanm	92:4fc01daae5a5	1309	HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef Device, FMC_NORSRAM_TimingTypeDef Timing, uint32_t Bank, uint32_t ExtendedMode);
bogdanm	92:4fc01daae5a5	1310	HAL_StatusTypeDef FMC_NORSRAM_DeInit(FMC_NORSRAM_TypeDef Device, FMC_NORSRAM_EXTENDED_TypeDef ExDevice, uint32_t Bank);
Kojto	99:dbbf35b96557	1311	/**
Kojto	99:dbbf35b96557	1312	* @}
Kojto	99:dbbf35b96557	1313	*/
bogdanm	92:4fc01daae5a5	1314
Kojto	99:dbbf35b96557	1315	/** @defgroup FMC_LL_NORSRAM_Private_Functions_Group2 NOR SRAM Control functions
Kojto	99:dbbf35b96557	1316	* @{
Kojto	99:dbbf35b96557	1317	*/
bogdanm	92:4fc01daae5a5	1318	HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Enable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank);
bogdanm	92:4fc01daae5a5	1319	HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Disable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank);
Kojto	99:dbbf35b96557	1320	/**
Kojto	99:dbbf35b96557	1321	* @}
Kojto	99:dbbf35b96557	1322	*/
Kojto	99:dbbf35b96557	1323	/**
Kojto	99:dbbf35b96557	1324	* @}
Kojto	99:dbbf35b96557	1325	*/
bogdanm	92:4fc01daae5a5	1326
Kojto	99:dbbf35b96557	1327	/** @defgroup FMC_LL_NAND NAND
Kojto	99:dbbf35b96557	1328	* @{
Kojto	99:dbbf35b96557	1329	*/
Kojto	99:dbbf35b96557	1330	/** @defgroup FMC_LL_NAND_Private_Functions_Group1 NAND Initialization/de-initialization functions
Kojto	99:dbbf35b96557	1331	* @{
Kojto	99:dbbf35b96557	1332	*/
bogdanm	92:4fc01daae5a5	1333	HAL_StatusTypeDef FMC_NAND_Init(FMC_NAND_TypeDef Device, FMC_NAND_InitTypeDef Init);
bogdanm	92:4fc01daae5a5	1334	HAL_StatusTypeDef FMC_NAND_CommonSpace_Timing_Init(FMC_NAND_TypeDef Device, FMC_NAND_PCC_TimingTypeDef Timing, uint32_t Bank);
bogdanm	92:4fc01daae5a5	1335	HAL_StatusTypeDef FMC_NAND_AttributeSpace_Timing_Init(FMC_NAND_TypeDef Device, FMC_NAND_PCC_TimingTypeDef Timing, uint32_t Bank);
bogdanm	92:4fc01daae5a5	1336	HAL_StatusTypeDef FMC_NAND_DeInit(FMC_NAND_TypeDef *Device, uint32_t Bank);
Kojto	99:dbbf35b96557	1337	/**
Kojto	99:dbbf35b96557	1338	* @}
Kojto	99:dbbf35b96557	1339	*/
bogdanm	92:4fc01daae5a5	1340
Kojto	99:dbbf35b96557	1341	/** @defgroup FMC_LL_NAND_Private_Functions_Group2 NAND Control functions
Kojto	99:dbbf35b96557	1342	* @{
Kojto	99:dbbf35b96557	1343	*/
bogdanm	92:4fc01daae5a5	1344	HAL_StatusTypeDef FMC_NAND_ECC_Enable(FMC_NAND_TypeDef *Device, uint32_t Bank);
bogdanm	92:4fc01daae5a5	1345	HAL_StatusTypeDef FMC_NAND_ECC_Disable(FMC_NAND_TypeDef *Device, uint32_t Bank);
bogdanm	92:4fc01daae5a5	1346	HAL_StatusTypeDef FMC_NAND_GetECC(FMC_NAND_TypeDef Device, uint32_t ECCval, uint32_t Bank, uint32_t Timeout);
bogdanm	92:4fc01daae5a5	1347
Kojto	99:dbbf35b96557	1348	/**
Kojto	99:dbbf35b96557	1349	* @}
Kojto	99:dbbf35b96557	1350	*/
Kojto	99:dbbf35b96557	1351	/**
Kojto	99:dbbf35b96557	1352	* @}
Kojto	99:dbbf35b96557	1353	*/
Kojto	99:dbbf35b96557	1354	#if defined(STM32F427xx) \|\| defined(STM32F437xx) \|\| defined(STM32F429xx) \|\| defined(STM32F439xx)
Kojto	99:dbbf35b96557	1355	/** @defgroup FMC_LL_PCCARD PCCARD
Kojto	99:dbbf35b96557	1356	* @{
Kojto	99:dbbf35b96557	1357	*/
Kojto	99:dbbf35b96557	1358	/** @defgroup FMC_LL_PCCARD_Private_Functions_Group1 PCCARD Initialization/de-initialization functions
Kojto	99:dbbf35b96557	1359	* @{
Kojto	99:dbbf35b96557	1360	*/
bogdanm	92:4fc01daae5a5	1361	HAL_StatusTypeDef FMC_PCCARD_Init(FMC_PCCARD_TypeDef Device, FMC_PCCARD_InitTypeDef Init);
bogdanm	92:4fc01daae5a5	1362	HAL_StatusTypeDef FMC_PCCARD_CommonSpace_Timing_Init(FMC_PCCARD_TypeDef Device, FMC_NAND_PCC_TimingTypeDef Timing);
bogdanm	92:4fc01daae5a5	1363	HAL_StatusTypeDef FMC_PCCARD_AttributeSpace_Timing_Init(FMC_PCCARD_TypeDef Device, FMC_NAND_PCC_TimingTypeDef Timing);
bogdanm	92:4fc01daae5a5	1364	HAL_StatusTypeDef FMC_PCCARD_IOSpace_Timing_Init(FMC_PCCARD_TypeDef Device, FMC_NAND_PCC_TimingTypeDef Timing);
bogdanm	92:4fc01daae5a5	1365	HAL_StatusTypeDef FMC_PCCARD_DeInit(FMC_PCCARD_TypeDef *Device);
Kojto	99:dbbf35b96557	1366	/**
Kojto	99:dbbf35b96557	1367	* @}
Kojto	99:dbbf35b96557	1368	*/
Kojto	99:dbbf35b96557	1369	/**
Kojto	99:dbbf35b96557	1370	* @}
Kojto	99:dbbf35b96557	1371	*/
Kojto	99:dbbf35b96557	1372	#endif /* STM32F427xx \|\| STM32F437xx \|\| STM32F429xx \|\| STM32F439xx */
bogdanm	92:4fc01daae5a5	1373
Kojto	99:dbbf35b96557	1374	/** @defgroup FMC_LL_SDRAM SDRAM
Kojto	99:dbbf35b96557	1375	* @{
Kojto	99:dbbf35b96557	1376	*/
Kojto	99:dbbf35b96557	1377	/** @defgroup FMC_LL_SDRAM_Private_Functions_Group1 SDRAM Initialization/de-initialization functions
Kojto	99:dbbf35b96557	1378	* @{
Kojto	99:dbbf35b96557	1379	*/
bogdanm	92:4fc01daae5a5	1380	HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef Device, FMC_SDRAM_InitTypeDef Init);
bogdanm	92:4fc01daae5a5	1381	HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef Device, FMC_SDRAM_TimingTypeDef Timing, uint32_t Bank);
bogdanm	92:4fc01daae5a5	1382	HAL_StatusTypeDef FMC_SDRAM_DeInit(FMC_SDRAM_TypeDef *Device, uint32_t Bank);
Kojto	99:dbbf35b96557	1383	/**
Kojto	99:dbbf35b96557	1384	* @}
Kojto	99:dbbf35b96557	1385	*/
bogdanm	92:4fc01daae5a5	1386
Kojto	99:dbbf35b96557	1387	/** @defgroup FMC_LL_SDRAM_Private_Functions_Group2 SDRAM Control functions
Kojto	99:dbbf35b96557	1388	* @{
Kojto	99:dbbf35b96557	1389	*/
bogdanm	92:4fc01daae5a5	1390	HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Enable(FMC_SDRAM_TypeDef *Device, uint32_t Bank);
bogdanm	92:4fc01daae5a5	1391	HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Disable(FMC_SDRAM_TypeDef *Device, uint32_t Bank);
bogdanm	92:4fc01daae5a5	1392	HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef Device, FMC_SDRAM_CommandTypeDef Command, uint32_t Timeout);
bogdanm	92:4fc01daae5a5	1393	HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate);
bogdanm	92:4fc01daae5a5	1394	HAL_StatusTypeDef FMC_SDRAM_SetAutoRefreshNumber(FMC_SDRAM_TypeDef *Device, uint32_t AutoRefreshNumber);
bogdanm	92:4fc01daae5a5	1395	uint32_t FMC_SDRAM_GetModeStatus(FMC_SDRAM_TypeDef *Device, uint32_t Bank);
bogdanm	92:4fc01daae5a5	1396	/**
bogdanm	92:4fc01daae5a5	1397	* @}
Kojto	99:dbbf35b96557	1398	*/
Kojto	99:dbbf35b96557	1399	/**
Kojto	99:dbbf35b96557	1400	* @}
Kojto	99:dbbf35b96557	1401	*/
bogdanm	92:4fc01daae5a5	1402
bogdanm	92:4fc01daae5a5	1403	/**
bogdanm	92:4fc01daae5a5	1404	* @}
bogdanm	92:4fc01daae5a5	1405	*/
Kojto	99:dbbf35b96557	1406
Kojto	99:dbbf35b96557	1407	#endif /* STM32F427xx \|\| STM32F437xx \|\| STM32F429xx \|\| STM32F439xx \|\| STM32F446xx */
Kojto	99:dbbf35b96557	1408	/**
Kojto	99:dbbf35b96557	1409	* @}
Kojto	99:dbbf35b96557	1410	*/
Kojto	99:dbbf35b96557	1411
Kojto	99:dbbf35b96557	1412	/**
Kojto	99:dbbf35b96557	1413	* @}
Kojto	99:dbbf35b96557	1414	*/
bogdanm	92:4fc01daae5a5	1415	#ifdef __cplusplus
bogdanm	92:4fc01daae5a5	1416	}
bogdanm	92:4fc01daae5a5	1417	#endif
bogdanm	92:4fc01daae5a5	1418
bogdanm	92:4fc01daae5a5	1419	#endif /* __STM32F4xx_LL_FMC_H */
bogdanm	92:4fc01daae5a5	1420
bogdanm	92:4fc01daae5a5	1421	/********************** (C) COPYRIGHT STMicroelectronics *END OF FILE**/

Repository toolbox

Export to desktop IDE

Repository details

Type:	Library
Created:	05 Apr 2016
Imports:	0
Forks:	0
Commits:	119
Dependents:	0
Dependencies:	0
Followers:	1

TARGET_MTS_MDOT_F405RG/stm32f4xx_ll_fmc.h@106:ba1f97679dad, 2015-09-02 (annotated)

Who changed what in which revision?

Repository toolbox

Repository details

Important Information for this Arm website

Access Warning