Ricardo Benitez / mbed

meh

Fork of mbed by mbed official

TARGET_LPC11U68/core_cm0.h@118:16969dd821af, 2016-04-05 (annotated)

Committer:
ricardobtez
Date:
Tue Apr 05 23:51:21 2016 +0000
Revision:
118:16969dd821af
Parent:
84:0b3ab51c8877
Child:
110:165afa46840b
dgdgr

Who changed what in which revision?

UserRevisionLine numberNew contents of line
bogdanm 84:0b3ab51c8877 1 /**************************************************************************//**
bogdanm 84:0b3ab51c8877 2 * @file core_cm0.h
bogdanm 84:0b3ab51c8877 3 * @brief CMSIS Cortex-M0 Core Peripheral Access Layer Header File
bogdanm 84:0b3ab51c8877 4 * @version V3.20
bogdanm 84:0b3ab51c8877 5 * @date 25. February 2013
bogdanm 84:0b3ab51c8877 6 *
bogdanm 84:0b3ab51c8877 7 * @note
bogdanm 84:0b3ab51c8877 8 *
bogdanm 84:0b3ab51c8877 9 ******************************************************************************/
bogdanm 84:0b3ab51c8877 10 /* Copyright (c) 2009 - 2013 ARM LIMITED
bogdanm 84:0b3ab51c8877 11
bogdanm 84:0b3ab51c8877 12 All rights reserved.
bogdanm 84:0b3ab51c8877 13 Redistribution and use in source and binary forms, with or without
bogdanm 84:0b3ab51c8877 14 modification, are permitted provided that the following conditions are met:
bogdanm 84:0b3ab51c8877 15 - Redistributions of source code must retain the above copyright
bogdanm 84:0b3ab51c8877 16 notice, this list of conditions and the following disclaimer.
bogdanm 84:0b3ab51c8877 17 - Redistributions in binary form must reproduce the above copyright
bogdanm 84:0b3ab51c8877 18 notice, this list of conditions and the following disclaimer in the
bogdanm 84:0b3ab51c8877 19 documentation and/or other materials provided with the distribution.
bogdanm 84:0b3ab51c8877 20 - Neither the name of ARM nor the names of its contributors may be used
bogdanm 84:0b3ab51c8877 21 to endorse or promote products derived from this software without
bogdanm 84:0b3ab51c8877 22 specific prior written permission.
bogdanm 84:0b3ab51c8877 23 *
bogdanm 84:0b3ab51c8877 24 THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
bogdanm 84:0b3ab51c8877 25 AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
bogdanm 84:0b3ab51c8877 26 IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
bogdanm 84:0b3ab51c8877 27 ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
bogdanm 84:0b3ab51c8877 28 LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
bogdanm 84:0b3ab51c8877 29 CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
bogdanm 84:0b3ab51c8877 30 SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
bogdanm 84:0b3ab51c8877 31 INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
bogdanm 84:0b3ab51c8877 32 CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
bogdanm 84:0b3ab51c8877 33 ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
bogdanm 84:0b3ab51c8877 34 POSSIBILITY OF SUCH DAMAGE.
bogdanm 84:0b3ab51c8877 35 ---------------------------------------------------------------------------*/
bogdanm 84:0b3ab51c8877 36
bogdanm 84:0b3ab51c8877 37
bogdanm 84:0b3ab51c8877 38 #if defined ( __ICCARM__ )
bogdanm 84:0b3ab51c8877 39 #pragma system_include /* treat file as system include file for MISRA check */
bogdanm 84:0b3ab51c8877 40 #endif
bogdanm 84:0b3ab51c8877 41
bogdanm 84:0b3ab51c8877 42 #ifdef __cplusplus
bogdanm 84:0b3ab51c8877 43 extern "C" {
bogdanm 84:0b3ab51c8877 44 #endif
bogdanm 84:0b3ab51c8877 45
bogdanm 84:0b3ab51c8877 46 #ifndef __CORE_CM0_H_GENERIC
bogdanm 84:0b3ab51c8877 47 #define __CORE_CM0_H_GENERIC
bogdanm 84:0b3ab51c8877 48
bogdanm 84:0b3ab51c8877 49 /** \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions
bogdanm 84:0b3ab51c8877 50 CMSIS violates the following MISRA-C:2004 rules:
bogdanm 84:0b3ab51c8877 51
bogdanm 84:0b3ab51c8877 52 \li Required Rule 8.5, object/function definition in header file.<br>
bogdanm 84:0b3ab51c8877 53 Function definitions in header files are used to allow 'inlining'.
bogdanm 84:0b3ab51c8877 54
bogdanm 84:0b3ab51c8877 55 \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
bogdanm 84:0b3ab51c8877 56 Unions are used for effective representation of core registers.
bogdanm 84:0b3ab51c8877 57
bogdanm 84:0b3ab51c8877 58 \li Advisory Rule 19.7, Function-like macro defined.<br>
bogdanm 84:0b3ab51c8877 59 Function-like macros are used to allow more efficient code.
bogdanm 84:0b3ab51c8877 60 */
bogdanm 84:0b3ab51c8877 61
bogdanm 84:0b3ab51c8877 62
bogdanm 84:0b3ab51c8877 63 /*******************************************************************************
bogdanm 84:0b3ab51c8877 64 * CMSIS definitions
bogdanm 84:0b3ab51c8877 65 ******************************************************************************/
bogdanm 84:0b3ab51c8877 66 /** \ingroup Cortex_M0
bogdanm 84:0b3ab51c8877 67 @{
bogdanm 84:0b3ab51c8877 68 */
bogdanm 84:0b3ab51c8877 69
bogdanm 84:0b3ab51c8877 70 /* CMSIS CM0 definitions */
bogdanm 84:0b3ab51c8877 71 #define __CM0_CMSIS_VERSION_MAIN (0x03) /*!< [31:16] CMSIS HAL main version */
bogdanm 84:0b3ab51c8877 72 #define __CM0_CMSIS_VERSION_SUB (0x20) /*!< [15:0] CMSIS HAL sub version */
bogdanm 84:0b3ab51c8877 73 #define __CM0_CMSIS_VERSION ((__CM0_CMSIS_VERSION_MAIN << 16) | \
bogdanm 84:0b3ab51c8877 74 __CM0_CMSIS_VERSION_SUB ) /*!< CMSIS HAL version number */
bogdanm 84:0b3ab51c8877 75
bogdanm 84:0b3ab51c8877 76 #define __CORTEX_M (0x00) /*!< Cortex-M Core */
bogdanm 84:0b3ab51c8877 77
bogdanm 84:0b3ab51c8877 78
bogdanm 84:0b3ab51c8877 79 #if defined ( __CC_ARM )
bogdanm 84:0b3ab51c8877 80 #define __ASM __asm /*!< asm keyword for ARM Compiler */
bogdanm 84:0b3ab51c8877 81 #define __INLINE __inline /*!< inline keyword for ARM Compiler */
bogdanm 84:0b3ab51c8877 82 #define __STATIC_INLINE static __inline
bogdanm 84:0b3ab51c8877 83
bogdanm 84:0b3ab51c8877 84 #elif defined ( __ICCARM__ )
bogdanm 84:0b3ab51c8877 85 #define __ASM __asm /*!< asm keyword for IAR Compiler */
bogdanm 84:0b3ab51c8877 86 #define __INLINE inline /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */
bogdanm 84:0b3ab51c8877 87 #define __STATIC_INLINE static inline
bogdanm 84:0b3ab51c8877 88
bogdanm 84:0b3ab51c8877 89 #elif defined ( __GNUC__ )
bogdanm 84:0b3ab51c8877 90 #define __ASM __asm /*!< asm keyword for GNU Compiler */
bogdanm 84:0b3ab51c8877 91 #define __INLINE inline /*!< inline keyword for GNU Compiler */
bogdanm 84:0b3ab51c8877 92 #define __STATIC_INLINE static inline
bogdanm 84:0b3ab51c8877 93
bogdanm 84:0b3ab51c8877 94 #elif defined ( __TASKING__ )
bogdanm 84:0b3ab51c8877 95 #define __ASM __asm /*!< asm keyword for TASKING Compiler */
bogdanm 84:0b3ab51c8877 96 #define __INLINE inline /*!< inline keyword for TASKING Compiler */
bogdanm 84:0b3ab51c8877 97 #define __STATIC_INLINE static inline
bogdanm 84:0b3ab51c8877 98
bogdanm 84:0b3ab51c8877 99 #endif
bogdanm 84:0b3ab51c8877 100
bogdanm 84:0b3ab51c8877 101 /** __FPU_USED indicates whether an FPU is used or not. This core does not support an FPU at all
bogdanm 84:0b3ab51c8877 102 */
bogdanm 84:0b3ab51c8877 103 #define __FPU_USED 0
bogdanm 84:0b3ab51c8877 104
bogdanm 84:0b3ab51c8877 105 #if defined ( __CC_ARM )
bogdanm 84:0b3ab51c8877 106 #if defined __TARGET_FPU_VFP
bogdanm 84:0b3ab51c8877 107 #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
bogdanm 84:0b3ab51c8877 108 #endif
bogdanm 84:0b3ab51c8877 109
bogdanm 84:0b3ab51c8877 110 #elif defined ( __ICCARM__ )
bogdanm 84:0b3ab51c8877 111 #if defined __ARMVFP__
bogdanm 84:0b3ab51c8877 112 #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
bogdanm 84:0b3ab51c8877 113 #endif
bogdanm 84:0b3ab51c8877 114
bogdanm 84:0b3ab51c8877 115 #elif defined ( __GNUC__ )
bogdanm 84:0b3ab51c8877 116 #if defined (__VFP_FP__) && !defined(__SOFTFP__)
bogdanm 84:0b3ab51c8877 117 #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
bogdanm 84:0b3ab51c8877 118 #endif
bogdanm 84:0b3ab51c8877 119
bogdanm 84:0b3ab51c8877 120 #elif defined ( __TASKING__ )
bogdanm 84:0b3ab51c8877 121 #if defined __FPU_VFP__
bogdanm 84:0b3ab51c8877 122 #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
bogdanm 84:0b3ab51c8877 123 #endif
bogdanm 84:0b3ab51c8877 124 #endif
bogdanm 84:0b3ab51c8877 125
bogdanm 84:0b3ab51c8877 126 #include <stdint.h> /* standard types definitions */
bogdanm 84:0b3ab51c8877 127 #include <core_cmInstr.h> /* Core Instruction Access */
bogdanm 84:0b3ab51c8877 128 #include <core_cmFunc.h> /* Core Function Access */
bogdanm 84:0b3ab51c8877 129
bogdanm 84:0b3ab51c8877 130 #endif /* __CORE_CM0_H_GENERIC */
bogdanm 84:0b3ab51c8877 131
bogdanm 84:0b3ab51c8877 132 #ifndef __CMSIS_GENERIC
bogdanm 84:0b3ab51c8877 133
bogdanm 84:0b3ab51c8877 134 #ifndef __CORE_CM0_H_DEPENDANT
bogdanm 84:0b3ab51c8877 135 #define __CORE_CM0_H_DEPENDANT
bogdanm 84:0b3ab51c8877 136
bogdanm 84:0b3ab51c8877 137 /* check device defines and use defaults */
bogdanm 84:0b3ab51c8877 138 #if defined __CHECK_DEVICE_DEFINES
bogdanm 84:0b3ab51c8877 139 #ifndef __CM0_REV
bogdanm 84:0b3ab51c8877 140 #define __CM0_REV 0x0000
bogdanm 84:0b3ab51c8877 141 #warning "__CM0_REV not defined in device header file; using default!"
bogdanm 84:0b3ab51c8877 142 #endif
bogdanm 84:0b3ab51c8877 143
bogdanm 84:0b3ab51c8877 144 #ifndef __NVIC_PRIO_BITS
bogdanm 84:0b3ab51c8877 145 #define __NVIC_PRIO_BITS 2
bogdanm 84:0b3ab51c8877 146 #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
bogdanm 84:0b3ab51c8877 147 #endif
bogdanm 84:0b3ab51c8877 148
bogdanm 84:0b3ab51c8877 149 #ifndef __Vendor_SysTickConfig
bogdanm 84:0b3ab51c8877 150 #define __Vendor_SysTickConfig 0
bogdanm 84:0b3ab51c8877 151 #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
bogdanm 84:0b3ab51c8877 152 #endif
bogdanm 84:0b3ab51c8877 153 #endif
bogdanm 84:0b3ab51c8877 154
bogdanm 84:0b3ab51c8877 155 /* IO definitions (access restrictions to peripheral registers) */
bogdanm 84:0b3ab51c8877 156 /**
bogdanm 84:0b3ab51c8877 157 \defgroup CMSIS_glob_defs CMSIS Global Defines
bogdanm 84:0b3ab51c8877 158
bogdanm 84:0b3ab51c8877 159 <strong>IO Type Qualifiers</strong> are used
bogdanm 84:0b3ab51c8877 160 \li to specify the access to peripheral variables.
bogdanm 84:0b3ab51c8877 161 \li for automatic generation of peripheral register debug information.
bogdanm 84:0b3ab51c8877 162 */
bogdanm 84:0b3ab51c8877 163 #ifdef __cplusplus
bogdanm 84:0b3ab51c8877 164 #define __I volatile /*!< Defines 'read only' permissions */
bogdanm 84:0b3ab51c8877 165 #else
bogdanm 84:0b3ab51c8877 166 #define __I volatile const /*!< Defines 'read only' permissions */
bogdanm 84:0b3ab51c8877 167 #endif
bogdanm 84:0b3ab51c8877 168 #define __O volatile /*!< Defines 'write only' permissions */
bogdanm 84:0b3ab51c8877 169 #define __IO volatile /*!< Defines 'read / write' permissions */
bogdanm 84:0b3ab51c8877 170
bogdanm 84:0b3ab51c8877 171 /*@} end of group Cortex_M0 */
bogdanm 84:0b3ab51c8877 172
bogdanm 84:0b3ab51c8877 173
bogdanm 84:0b3ab51c8877 174
bogdanm 84:0b3ab51c8877 175 /*******************************************************************************
bogdanm 84:0b3ab51c8877 176 * Register Abstraction
bogdanm 84:0b3ab51c8877 177 Core Register contain:
bogdanm 84:0b3ab51c8877 178 - Core Register
bogdanm 84:0b3ab51c8877 179 - Core NVIC Register
bogdanm 84:0b3ab51c8877 180 - Core SCB Register
bogdanm 84:0b3ab51c8877 181 - Core SysTick Register
bogdanm 84:0b3ab51c8877 182 ******************************************************************************/
bogdanm 84:0b3ab51c8877 183 /** \defgroup CMSIS_core_register Defines and Type Definitions
bogdanm 84:0b3ab51c8877 184 \brief Type definitions and defines for Cortex-M processor based devices.
bogdanm 84:0b3ab51c8877 185 */
bogdanm 84:0b3ab51c8877 186
bogdanm 84:0b3ab51c8877 187 /** \ingroup CMSIS_core_register
bogdanm 84:0b3ab51c8877 188 \defgroup CMSIS_CORE Status and Control Registers
bogdanm 84:0b3ab51c8877 189 \brief Core Register type definitions.
bogdanm 84:0b3ab51c8877 190 @{
bogdanm 84:0b3ab51c8877 191 */
bogdanm 84:0b3ab51c8877 192
bogdanm 84:0b3ab51c8877 193 /** \brief Union type to access the Application Program Status Register (APSR).
bogdanm 84:0b3ab51c8877 194 */
bogdanm 84:0b3ab51c8877 195 typedef union
bogdanm 84:0b3ab51c8877 196 {
bogdanm 84:0b3ab51c8877 197 struct
bogdanm 84:0b3ab51c8877 198 {
bogdanm 84:0b3ab51c8877 199 #if (__CORTEX_M != 0x04)
bogdanm 84:0b3ab51c8877 200 uint32_t _reserved0:27; /*!< bit: 0..26 Reserved */
bogdanm 84:0b3ab51c8877 201 #else
bogdanm 84:0b3ab51c8877 202 uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */
bogdanm 84:0b3ab51c8877 203 uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */
bogdanm 84:0b3ab51c8877 204 uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */
bogdanm 84:0b3ab51c8877 205 #endif
bogdanm 84:0b3ab51c8877 206 uint32_t Q:1; /*!< bit: 27 Saturation condition flag */
bogdanm 84:0b3ab51c8877 207 uint32_t V:1; /*!< bit: 28 Overflow condition code flag */
bogdanm 84:0b3ab51c8877 208 uint32_t C:1; /*!< bit: 29 Carry condition code flag */
bogdanm 84:0b3ab51c8877 209 uint32_t Z:1; /*!< bit: 30 Zero condition code flag */
bogdanm 84:0b3ab51c8877 210 uint32_t N:1; /*!< bit: 31 Negative condition code flag */
bogdanm 84:0b3ab51c8877 211 } b; /*!< Structure used for bit access */
bogdanm 84:0b3ab51c8877 212 uint32_t w; /*!< Type used for word access */
bogdanm 84:0b3ab51c8877 213 } APSR_Type;
bogdanm 84:0b3ab51c8877 214
bogdanm 84:0b3ab51c8877 215
bogdanm 84:0b3ab51c8877 216 /** \brief Union type to access the Interrupt Program Status Register (IPSR).
bogdanm 84:0b3ab51c8877 217 */
bogdanm 84:0b3ab51c8877 218 typedef union
bogdanm 84:0b3ab51c8877 219 {
bogdanm 84:0b3ab51c8877 220 struct
bogdanm 84:0b3ab51c8877 221 {
bogdanm 84:0b3ab51c8877 222 uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */
bogdanm 84:0b3ab51c8877 223 uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */
bogdanm 84:0b3ab51c8877 224 } b; /*!< Structure used for bit access */
bogdanm 84:0b3ab51c8877 225 uint32_t w; /*!< Type used for word access */
bogdanm 84:0b3ab51c8877 226 } IPSR_Type;
bogdanm 84:0b3ab51c8877 227
bogdanm 84:0b3ab51c8877 228
bogdanm 84:0b3ab51c8877 229 /** \brief Union type to access the Special-Purpose Program Status Registers (xPSR).
bogdanm 84:0b3ab51c8877 230 */
bogdanm 84:0b3ab51c8877 231 typedef union
bogdanm 84:0b3ab51c8877 232 {
bogdanm 84:0b3ab51c8877 233 struct
bogdanm 84:0b3ab51c8877 234 {
bogdanm 84:0b3ab51c8877 235 uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */
bogdanm 84:0b3ab51c8877 236 #if (__CORTEX_M != 0x04)
bogdanm 84:0b3ab51c8877 237 uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */
bogdanm 84:0b3ab51c8877 238 #else
bogdanm 84:0b3ab51c8877 239 uint32_t _reserved0:7; /*!< bit: 9..15 Reserved */
bogdanm 84:0b3ab51c8877 240 uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */
bogdanm 84:0b3ab51c8877 241 uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */
bogdanm 84:0b3ab51c8877 242 #endif
bogdanm 84:0b3ab51c8877 243 uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */
bogdanm 84:0b3ab51c8877 244 uint32_t IT:2; /*!< bit: 25..26 saved IT state (read 0) */
bogdanm 84:0b3ab51c8877 245 uint32_t Q:1; /*!< bit: 27 Saturation condition flag */
bogdanm 84:0b3ab51c8877 246 uint32_t V:1; /*!< bit: 28 Overflow condition code flag */
bogdanm 84:0b3ab51c8877 247 uint32_t C:1; /*!< bit: 29 Carry condition code flag */
bogdanm 84:0b3ab51c8877 248 uint32_t Z:1; /*!< bit: 30 Zero condition code flag */
bogdanm 84:0b3ab51c8877 249 uint32_t N:1; /*!< bit: 31 Negative condition code flag */
bogdanm 84:0b3ab51c8877 250 } b; /*!< Structure used for bit access */
bogdanm 84:0b3ab51c8877 251 uint32_t w; /*!< Type used for word access */
bogdanm 84:0b3ab51c8877 252 } xPSR_Type;
bogdanm 84:0b3ab51c8877 253
bogdanm 84:0b3ab51c8877 254
bogdanm 84:0b3ab51c8877 255 /** \brief Union type to access the Control Registers (CONTROL).
bogdanm 84:0b3ab51c8877 256 */
bogdanm 84:0b3ab51c8877 257 typedef union
bogdanm 84:0b3ab51c8877 258 {
bogdanm 84:0b3ab51c8877 259 struct
bogdanm 84:0b3ab51c8877 260 {
bogdanm 84:0b3ab51c8877 261 uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */
bogdanm 84:0b3ab51c8877 262 uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */
bogdanm 84:0b3ab51c8877 263 uint32_t FPCA:1; /*!< bit: 2 FP extension active flag */
bogdanm 84:0b3ab51c8877 264 uint32_t _reserved0:29; /*!< bit: 3..31 Reserved */
bogdanm 84:0b3ab51c8877 265 } b; /*!< Structure used for bit access */
bogdanm 84:0b3ab51c8877 266 uint32_t w; /*!< Type used for word access */
bogdanm 84:0b3ab51c8877 267 } CONTROL_Type;
bogdanm 84:0b3ab51c8877 268
bogdanm 84:0b3ab51c8877 269 /*@} end of group CMSIS_CORE */
bogdanm 84:0b3ab51c8877 270
bogdanm 84:0b3ab51c8877 271
bogdanm 84:0b3ab51c8877 272 /** \ingroup CMSIS_core_register
bogdanm 84:0b3ab51c8877 273 \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC)
bogdanm 84:0b3ab51c8877 274 \brief Type definitions for the NVIC Registers
bogdanm 84:0b3ab51c8877 275 @{
bogdanm 84:0b3ab51c8877 276 */
bogdanm 84:0b3ab51c8877 277
bogdanm 84:0b3ab51c8877 278 /** \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC).
bogdanm 84:0b3ab51c8877 279 */
bogdanm 84:0b3ab51c8877 280 typedef struct
bogdanm 84:0b3ab51c8877 281 {
bogdanm 84:0b3ab51c8877 282 __IO uint32_t ISER[1]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */
bogdanm 84:0b3ab51c8877 283 uint32_t RESERVED0[31];
bogdanm 84:0b3ab51c8877 284 __IO uint32_t ICER[1]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */
bogdanm 84:0b3ab51c8877 285 uint32_t RSERVED1[31];
bogdanm 84:0b3ab51c8877 286 __IO uint32_t ISPR[1]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */
bogdanm 84:0b3ab51c8877 287 uint32_t RESERVED2[31];
bogdanm 84:0b3ab51c8877 288 __IO uint32_t ICPR[1]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */
bogdanm 84:0b3ab51c8877 289 uint32_t RESERVED3[31];
bogdanm 84:0b3ab51c8877 290 uint32_t RESERVED4[64];
bogdanm 84:0b3ab51c8877 291 __IO uint32_t IP[8]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */
bogdanm 84:0b3ab51c8877 292 } NVIC_Type;
bogdanm 84:0b3ab51c8877 293
bogdanm 84:0b3ab51c8877 294 /*@} end of group CMSIS_NVIC */
bogdanm 84:0b3ab51c8877 295
bogdanm 84:0b3ab51c8877 296
bogdanm 84:0b3ab51c8877 297 /** \ingroup CMSIS_core_register
bogdanm 84:0b3ab51c8877 298 \defgroup CMSIS_SCB System Control Block (SCB)
bogdanm 84:0b3ab51c8877 299 \brief Type definitions for the System Control Block Registers
bogdanm 84:0b3ab51c8877 300 @{
bogdanm 84:0b3ab51c8877 301 */
bogdanm 84:0b3ab51c8877 302
bogdanm 84:0b3ab51c8877 303 /** \brief Structure type to access the System Control Block (SCB).
bogdanm 84:0b3ab51c8877 304 */
bogdanm 84:0b3ab51c8877 305 typedef struct
bogdanm 84:0b3ab51c8877 306 {
bogdanm 84:0b3ab51c8877 307 __I uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */
bogdanm 84:0b3ab51c8877 308 __IO uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */
bogdanm 84:0b3ab51c8877 309 uint32_t RESERVED0;
bogdanm 84:0b3ab51c8877 310 __IO uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */
bogdanm 84:0b3ab51c8877 311 __IO uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */
bogdanm 84:0b3ab51c8877 312 __IO uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */
bogdanm 84:0b3ab51c8877 313 uint32_t RESERVED1;
bogdanm 84:0b3ab51c8877 314 __IO uint32_t SHP[2]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */
bogdanm 84:0b3ab51c8877 315 __IO uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */
bogdanm 84:0b3ab51c8877 316 } SCB_Type;
bogdanm 84:0b3ab51c8877 317
bogdanm 84:0b3ab51c8877 318 /* SCB CPUID Register Definitions */
bogdanm 84:0b3ab51c8877 319 #define SCB_CPUID_IMPLEMENTER_Pos 24 /*!< SCB CPUID: IMPLEMENTER Position */
bogdanm 84:0b3ab51c8877 320 #define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */
bogdanm 84:0b3ab51c8877 321
bogdanm 84:0b3ab51c8877 322 #define SCB_CPUID_VARIANT_Pos 20 /*!< SCB CPUID: VARIANT Position */
bogdanm 84:0b3ab51c8877 323 #define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */
bogdanm 84:0b3ab51c8877 324
bogdanm 84:0b3ab51c8877 325 #define SCB_CPUID_ARCHITECTURE_Pos 16 /*!< SCB CPUID: ARCHITECTURE Position */
bogdanm 84:0b3ab51c8877 326 #define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */
bogdanm 84:0b3ab51c8877 327
bogdanm 84:0b3ab51c8877 328 #define SCB_CPUID_PARTNO_Pos 4 /*!< SCB CPUID: PARTNO Position */
bogdanm 84:0b3ab51c8877 329 #define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */
bogdanm 84:0b3ab51c8877 330
bogdanm 84:0b3ab51c8877 331 #define SCB_CPUID_REVISION_Pos 0 /*!< SCB CPUID: REVISION Position */
bogdanm 84:0b3ab51c8877 332 #define SCB_CPUID_REVISION_Msk (0xFUL << SCB_CPUID_REVISION_Pos) /*!< SCB CPUID: REVISION Mask */
bogdanm 84:0b3ab51c8877 333
bogdanm 84:0b3ab51c8877 334 /* SCB Interrupt Control State Register Definitions */
bogdanm 84:0b3ab51c8877 335 #define SCB_ICSR_NMIPENDSET_Pos 31 /*!< SCB ICSR: NMIPENDSET Position */
bogdanm 84:0b3ab51c8877 336 #define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */
bogdanm 84:0b3ab51c8877 337
bogdanm 84:0b3ab51c8877 338 #define SCB_ICSR_PENDSVSET_Pos 28 /*!< SCB ICSR: PENDSVSET Position */
bogdanm 84:0b3ab51c8877 339 #define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */
bogdanm 84:0b3ab51c8877 340
bogdanm 84:0b3ab51c8877 341 #define SCB_ICSR_PENDSVCLR_Pos 27 /*!< SCB ICSR: PENDSVCLR Position */
bogdanm 84:0b3ab51c8877 342 #define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */
bogdanm 84:0b3ab51c8877 343
bogdanm 84:0b3ab51c8877 344 #define SCB_ICSR_PENDSTSET_Pos 26 /*!< SCB ICSR: PENDSTSET Position */
bogdanm 84:0b3ab51c8877 345 #define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */
bogdanm 84:0b3ab51c8877 346
bogdanm 84:0b3ab51c8877 347 #define SCB_ICSR_PENDSTCLR_Pos 25 /*!< SCB ICSR: PENDSTCLR Position */
bogdanm 84:0b3ab51c8877 348 #define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */
bogdanm 84:0b3ab51c8877 349
bogdanm 84:0b3ab51c8877 350 #define SCB_ICSR_ISRPREEMPT_Pos 23 /*!< SCB ICSR: ISRPREEMPT Position */
bogdanm 84:0b3ab51c8877 351 #define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */
bogdanm 84:0b3ab51c8877 352
bogdanm 84:0b3ab51c8877 353 #define SCB_ICSR_ISRPENDING_Pos 22 /*!< SCB ICSR: ISRPENDING Position */
bogdanm 84:0b3ab51c8877 354 #define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */
bogdanm 84:0b3ab51c8877 355
bogdanm 84:0b3ab51c8877 356 #define SCB_ICSR_VECTPENDING_Pos 12 /*!< SCB ICSR: VECTPENDING Position */
bogdanm 84:0b3ab51c8877 357 #define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */
bogdanm 84:0b3ab51c8877 358
bogdanm 84:0b3ab51c8877 359 #define SCB_ICSR_VECTACTIVE_Pos 0 /*!< SCB ICSR: VECTACTIVE Position */
bogdanm 84:0b3ab51c8877 360 #define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos) /*!< SCB ICSR: VECTACTIVE Mask */
bogdanm 84:0b3ab51c8877 361
bogdanm 84:0b3ab51c8877 362 /* SCB Application Interrupt and Reset Control Register Definitions */
bogdanm 84:0b3ab51c8877 363 #define SCB_AIRCR_VECTKEY_Pos 16 /*!< SCB AIRCR: VECTKEY Position */
bogdanm 84:0b3ab51c8877 364 #define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */
bogdanm 84:0b3ab51c8877 365
bogdanm 84:0b3ab51c8877 366 #define SCB_AIRCR_VECTKEYSTAT_Pos 16 /*!< SCB AIRCR: VECTKEYSTAT Position */
bogdanm 84:0b3ab51c8877 367 #define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */
bogdanm 84:0b3ab51c8877 368
bogdanm 84:0b3ab51c8877 369 #define SCB_AIRCR_ENDIANESS_Pos 15 /*!< SCB AIRCR: ENDIANESS Position */
bogdanm 84:0b3ab51c8877 370 #define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */
bogdanm 84:0b3ab51c8877 371
bogdanm 84:0b3ab51c8877 372 #define SCB_AIRCR_SYSRESETREQ_Pos 2 /*!< SCB AIRCR: SYSRESETREQ Position */
bogdanm 84:0b3ab51c8877 373 #define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */
bogdanm 84:0b3ab51c8877 374
bogdanm 84:0b3ab51c8877 375 #define SCB_AIRCR_VECTCLRACTIVE_Pos 1 /*!< SCB AIRCR: VECTCLRACTIVE Position */
bogdanm 84:0b3ab51c8877 376 #define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */
bogdanm 84:0b3ab51c8877 377
bogdanm 84:0b3ab51c8877 378 /* SCB System Control Register Definitions */
bogdanm 84:0b3ab51c8877 379 #define SCB_SCR_SEVONPEND_Pos 4 /*!< SCB SCR: SEVONPEND Position */
bogdanm 84:0b3ab51c8877 380 #define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */
bogdanm 84:0b3ab51c8877 381
bogdanm 84:0b3ab51c8877 382 #define SCB_SCR_SLEEPDEEP_Pos 2 /*!< SCB SCR: SLEEPDEEP Position */
bogdanm 84:0b3ab51c8877 383 #define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */
bogdanm 84:0b3ab51c8877 384
bogdanm 84:0b3ab51c8877 385 #define SCB_SCR_SLEEPONEXIT_Pos 1 /*!< SCB SCR: SLEEPONEXIT Position */
bogdanm 84:0b3ab51c8877 386 #define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */
bogdanm 84:0b3ab51c8877 387
bogdanm 84:0b3ab51c8877 388 /* SCB Configuration Control Register Definitions */
bogdanm 84:0b3ab51c8877 389 #define SCB_CCR_STKALIGN_Pos 9 /*!< SCB CCR: STKALIGN Position */
bogdanm 84:0b3ab51c8877 390 #define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */
bogdanm 84:0b3ab51c8877 391
bogdanm 84:0b3ab51c8877 392 #define SCB_CCR_UNALIGN_TRP_Pos 3 /*!< SCB CCR: UNALIGN_TRP Position */
bogdanm 84:0b3ab51c8877 393 #define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */
bogdanm 84:0b3ab51c8877 394
bogdanm 84:0b3ab51c8877 395 /* SCB System Handler Control and State Register Definitions */
bogdanm 84:0b3ab51c8877 396 #define SCB_SHCSR_SVCALLPENDED_Pos 15 /*!< SCB SHCSR: SVCALLPENDED Position */
bogdanm 84:0b3ab51c8877 397 #define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */
bogdanm 84:0b3ab51c8877 398
bogdanm 84:0b3ab51c8877 399 /*@} end of group CMSIS_SCB */
bogdanm 84:0b3ab51c8877 400
bogdanm 84:0b3ab51c8877 401
bogdanm 84:0b3ab51c8877 402 /** \ingroup CMSIS_core_register
bogdanm 84:0b3ab51c8877 403 \defgroup CMSIS_SysTick System Tick Timer (SysTick)
bogdanm 84:0b3ab51c8877 404 \brief Type definitions for the System Timer Registers.
bogdanm 84:0b3ab51c8877 405 @{
bogdanm 84:0b3ab51c8877 406 */
bogdanm 84:0b3ab51c8877 407
bogdanm 84:0b3ab51c8877 408 /** \brief Structure type to access the System Timer (SysTick).
bogdanm 84:0b3ab51c8877 409 */
bogdanm 84:0b3ab51c8877 410 typedef struct
bogdanm 84:0b3ab51c8877 411 {
bogdanm 84:0b3ab51c8877 412 __IO uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */
bogdanm 84:0b3ab51c8877 413 __IO uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */
bogdanm 84:0b3ab51c8877 414 __IO uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */
bogdanm 84:0b3ab51c8877 415 __I uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */
bogdanm 84:0b3ab51c8877 416 } SysTick_Type;
bogdanm 84:0b3ab51c8877 417
bogdanm 84:0b3ab51c8877 418 /* SysTick Control / Status Register Definitions */
bogdanm 84:0b3ab51c8877 419 #define SysTick_CTRL_COUNTFLAG_Pos 16 /*!< SysTick CTRL: COUNTFLAG Position */
bogdanm 84:0b3ab51c8877 420 #define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */
bogdanm 84:0b3ab51c8877 421
bogdanm 84:0b3ab51c8877 422 #define SysTick_CTRL_CLKSOURCE_Pos 2 /*!< SysTick CTRL: CLKSOURCE Position */
bogdanm 84:0b3ab51c8877 423 #define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */
bogdanm 84:0b3ab51c8877 424
bogdanm 84:0b3ab51c8877 425 #define SysTick_CTRL_TICKINT_Pos 1 /*!< SysTick CTRL: TICKINT Position */
bogdanm 84:0b3ab51c8877 426 #define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */
bogdanm 84:0b3ab51c8877 427
bogdanm 84:0b3ab51c8877 428 #define SysTick_CTRL_ENABLE_Pos 0 /*!< SysTick CTRL: ENABLE Position */
bogdanm 84:0b3ab51c8877 429 #define SysTick_CTRL_ENABLE_Msk (1UL << SysTick_CTRL_ENABLE_Pos) /*!< SysTick CTRL: ENABLE Mask */
bogdanm 84:0b3ab51c8877 430
bogdanm 84:0b3ab51c8877 431 /* SysTick Reload Register Definitions */
bogdanm 84:0b3ab51c8877 432 #define SysTick_LOAD_RELOAD_Pos 0 /*!< SysTick LOAD: RELOAD Position */
bogdanm 84:0b3ab51c8877 433 #define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos) /*!< SysTick LOAD: RELOAD Mask */
bogdanm 84:0b3ab51c8877 434
bogdanm 84:0b3ab51c8877 435 /* SysTick Current Register Definitions */
bogdanm 84:0b3ab51c8877 436 #define SysTick_VAL_CURRENT_Pos 0 /*!< SysTick VAL: CURRENT Position */
bogdanm 84:0b3ab51c8877 437 #define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /*!< SysTick VAL: CURRENT Mask */
bogdanm 84:0b3ab51c8877 438
bogdanm 84:0b3ab51c8877 439 /* SysTick Calibration Register Definitions */
bogdanm 84:0b3ab51c8877 440 #define SysTick_CALIB_NOREF_Pos 31 /*!< SysTick CALIB: NOREF Position */
bogdanm 84:0b3ab51c8877 441 #define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */
bogdanm 84:0b3ab51c8877 442
bogdanm 84:0b3ab51c8877 443 #define SysTick_CALIB_SKEW_Pos 30 /*!< SysTick CALIB: SKEW Position */
bogdanm 84:0b3ab51c8877 444 #define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */
bogdanm 84:0b3ab51c8877 445
bogdanm 84:0b3ab51c8877 446 #define SysTick_CALIB_TENMS_Pos 0 /*!< SysTick CALIB: TENMS Position */
bogdanm 84:0b3ab51c8877 447 #define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /*!< SysTick CALIB: TENMS Mask */
bogdanm 84:0b3ab51c8877 448
bogdanm 84:0b3ab51c8877 449 /*@} end of group CMSIS_SysTick */
bogdanm 84:0b3ab51c8877 450
bogdanm 84:0b3ab51c8877 451
bogdanm 84:0b3ab51c8877 452 /** \ingroup CMSIS_core_register
bogdanm 84:0b3ab51c8877 453 \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug)
bogdanm 84:0b3ab51c8877 454 \brief Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR)
bogdanm 84:0b3ab51c8877 455 are only accessible over DAP and not via processor. Therefore
bogdanm 84:0b3ab51c8877 456 they are not covered by the Cortex-M0 header file.
bogdanm 84:0b3ab51c8877 457 @{
bogdanm 84:0b3ab51c8877 458 */
bogdanm 84:0b3ab51c8877 459 /*@} end of group CMSIS_CoreDebug */
bogdanm 84:0b3ab51c8877 460
bogdanm 84:0b3ab51c8877 461
bogdanm 84:0b3ab51c8877 462 /** \ingroup CMSIS_core_register
bogdanm 84:0b3ab51c8877 463 \defgroup CMSIS_core_base Core Definitions
bogdanm 84:0b3ab51c8877 464 \brief Definitions for base addresses, unions, and structures.
bogdanm 84:0b3ab51c8877 465 @{
bogdanm 84:0b3ab51c8877 466 */
bogdanm 84:0b3ab51c8877 467
bogdanm 84:0b3ab51c8877 468 /* Memory mapping of Cortex-M0 Hardware */
bogdanm 84:0b3ab51c8877 469 #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */
bogdanm 84:0b3ab51c8877 470 #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */
bogdanm 84:0b3ab51c8877 471 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */
bogdanm 84:0b3ab51c8877 472 #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */
bogdanm 84:0b3ab51c8877 473
bogdanm 84:0b3ab51c8877 474 #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */
bogdanm 84:0b3ab51c8877 475 #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */
bogdanm 84:0b3ab51c8877 476 #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */
bogdanm 84:0b3ab51c8877 477
bogdanm 84:0b3ab51c8877 478
bogdanm 84:0b3ab51c8877 479 /*@} */
bogdanm 84:0b3ab51c8877 480
bogdanm 84:0b3ab51c8877 481
bogdanm 84:0b3ab51c8877 482
bogdanm 84:0b3ab51c8877 483 /*******************************************************************************
bogdanm 84:0b3ab51c8877 484 * Hardware Abstraction Layer
bogdanm 84:0b3ab51c8877 485 Core Function Interface contains:
bogdanm 84:0b3ab51c8877 486 - Core NVIC Functions
bogdanm 84:0b3ab51c8877 487 - Core SysTick Functions
bogdanm 84:0b3ab51c8877 488 - Core Register Access Functions
bogdanm 84:0b3ab51c8877 489 ******************************************************************************/
bogdanm 84:0b3ab51c8877 490 /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
bogdanm 84:0b3ab51c8877 491 */
bogdanm 84:0b3ab51c8877 492
bogdanm 84:0b3ab51c8877 493
bogdanm 84:0b3ab51c8877 494
bogdanm 84:0b3ab51c8877 495 /* ########################## NVIC functions #################################### */
bogdanm 84:0b3ab51c8877 496 /** \ingroup CMSIS_Core_FunctionInterface
bogdanm 84:0b3ab51c8877 497 \defgroup CMSIS_Core_NVICFunctions NVIC Functions
bogdanm 84:0b3ab51c8877 498 \brief Functions that manage interrupts and exceptions via the NVIC.
bogdanm 84:0b3ab51c8877 499 @{
bogdanm 84:0b3ab51c8877 500 */
bogdanm 84:0b3ab51c8877 501
bogdanm 84:0b3ab51c8877 502 /* Interrupt Priorities are WORD accessible only under ARMv6M */
bogdanm 84:0b3ab51c8877 503 /* The following MACROS handle generation of the register offset and byte masks */
bogdanm 84:0b3ab51c8877 504 #define _BIT_SHIFT(IRQn) ( (((uint32_t)(IRQn) ) & 0x03) * 8 )
bogdanm 84:0b3ab51c8877 505 #define _SHP_IDX(IRQn) ( ((((uint32_t)(IRQn) & 0x0F)-8) >> 2) )
bogdanm 84:0b3ab51c8877 506 #define _IP_IDX(IRQn) ( ((uint32_t)(IRQn) >> 2) )
bogdanm 84:0b3ab51c8877 507
bogdanm 84:0b3ab51c8877 508
bogdanm 84:0b3ab51c8877 509 /** \brief Enable External Interrupt
bogdanm 84:0b3ab51c8877 510
bogdanm 84:0b3ab51c8877 511 The function enables a device-specific interrupt in the NVIC interrupt controller.
bogdanm 84:0b3ab51c8877 512
bogdanm 84:0b3ab51c8877 513 \param [in] IRQn External interrupt number. Value cannot be negative.
bogdanm 84:0b3ab51c8877 514 */
bogdanm 84:0b3ab51c8877 515 __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
bogdanm 84:0b3ab51c8877 516 {
bogdanm 84:0b3ab51c8877 517 NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
bogdanm 84:0b3ab51c8877 518 }
bogdanm 84:0b3ab51c8877 519
bogdanm 84:0b3ab51c8877 520
bogdanm 84:0b3ab51c8877 521 /** \brief Disable External Interrupt
bogdanm 84:0b3ab51c8877 522
bogdanm 84:0b3ab51c8877 523 The function disables a device-specific interrupt in the NVIC interrupt controller.
bogdanm 84:0b3ab51c8877 524
bogdanm 84:0b3ab51c8877 525 \param [in] IRQn External interrupt number. Value cannot be negative.
bogdanm 84:0b3ab51c8877 526 */
bogdanm 84:0b3ab51c8877 527 __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
bogdanm 84:0b3ab51c8877 528 {
bogdanm 84:0b3ab51c8877 529 NVIC->ICER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
bogdanm 84:0b3ab51c8877 530 }
bogdanm 84:0b3ab51c8877 531
bogdanm 84:0b3ab51c8877 532
bogdanm 84:0b3ab51c8877 533 /** \brief Get Pending Interrupt
bogdanm 84:0b3ab51c8877 534
bogdanm 84:0b3ab51c8877 535 The function reads the pending register in the NVIC and returns the pending bit
bogdanm 84:0b3ab51c8877 536 for the specified interrupt.
bogdanm 84:0b3ab51c8877 537
bogdanm 84:0b3ab51c8877 538 \param [in] IRQn Interrupt number.
bogdanm 84:0b3ab51c8877 539
bogdanm 84:0b3ab51c8877 540 \return 0 Interrupt status is not pending.
bogdanm 84:0b3ab51c8877 541 \return 1 Interrupt status is pending.
bogdanm 84:0b3ab51c8877 542 */
bogdanm 84:0b3ab51c8877 543 __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
bogdanm 84:0b3ab51c8877 544 {
bogdanm 84:0b3ab51c8877 545 return((uint32_t) ((NVIC->ISPR[0] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));
bogdanm 84:0b3ab51c8877 546 }
bogdanm 84:0b3ab51c8877 547
bogdanm 84:0b3ab51c8877 548
bogdanm 84:0b3ab51c8877 549 /** \brief Set Pending Interrupt
bogdanm 84:0b3ab51c8877 550
bogdanm 84:0b3ab51c8877 551 The function sets the pending bit of an external interrupt.
bogdanm 84:0b3ab51c8877 552
bogdanm 84:0b3ab51c8877 553 \param [in] IRQn Interrupt number. Value cannot be negative.
bogdanm 84:0b3ab51c8877 554 */
bogdanm 84:0b3ab51c8877 555 __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
bogdanm 84:0b3ab51c8877 556 {
bogdanm 84:0b3ab51c8877 557 NVIC->ISPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
bogdanm 84:0b3ab51c8877 558 }
bogdanm 84:0b3ab51c8877 559
bogdanm 84:0b3ab51c8877 560
bogdanm 84:0b3ab51c8877 561 /** \brief Clear Pending Interrupt
bogdanm 84:0b3ab51c8877 562
bogdanm 84:0b3ab51c8877 563 The function clears the pending bit of an external interrupt.
bogdanm 84:0b3ab51c8877 564
bogdanm 84:0b3ab51c8877 565 \param [in] IRQn External interrupt number. Value cannot be negative.
bogdanm 84:0b3ab51c8877 566 */
bogdanm 84:0b3ab51c8877 567 __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
bogdanm 84:0b3ab51c8877 568 {
bogdanm 84:0b3ab51c8877 569 NVIC->ICPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
bogdanm 84:0b3ab51c8877 570 }
bogdanm 84:0b3ab51c8877 571
bogdanm 84:0b3ab51c8877 572
bogdanm 84:0b3ab51c8877 573 /** \brief Set Interrupt Priority
bogdanm 84:0b3ab51c8877 574
bogdanm 84:0b3ab51c8877 575 The function sets the priority of an interrupt.
bogdanm 84:0b3ab51c8877 576
bogdanm 84:0b3ab51c8877 577 \note The priority cannot be set for every core interrupt.
bogdanm 84:0b3ab51c8877 578
bogdanm 84:0b3ab51c8877 579 \param [in] IRQn Interrupt number.
bogdanm 84:0b3ab51c8877 580 \param [in] priority Priority to set.
bogdanm 84:0b3ab51c8877 581 */
bogdanm 84:0b3ab51c8877 582 __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
bogdanm 84:0b3ab51c8877 583 {
bogdanm 84:0b3ab51c8877 584 if(IRQn < 0) {
bogdanm 84:0b3ab51c8877 585 SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
bogdanm 84:0b3ab51c8877 586 (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
bogdanm 84:0b3ab51c8877 587 else {
bogdanm 84:0b3ab51c8877 588 NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
bogdanm 84:0b3ab51c8877 589 (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
bogdanm 84:0b3ab51c8877 590 }
bogdanm 84:0b3ab51c8877 591
bogdanm 84:0b3ab51c8877 592
bogdanm 84:0b3ab51c8877 593 /** \brief Get Interrupt Priority
bogdanm 84:0b3ab51c8877 594
bogdanm 84:0b3ab51c8877 595 The function reads the priority of an interrupt. The interrupt
bogdanm 84:0b3ab51c8877 596 number can be positive to specify an external (device specific)
bogdanm 84:0b3ab51c8877 597 interrupt, or negative to specify an internal (core) interrupt.
bogdanm 84:0b3ab51c8877 598
bogdanm 84:0b3ab51c8877 599
bogdanm 84:0b3ab51c8877 600 \param [in] IRQn Interrupt number.
bogdanm 84:0b3ab51c8877 601 \return Interrupt Priority. Value is aligned automatically to the implemented
bogdanm 84:0b3ab51c8877 602 priority bits of the microcontroller.
bogdanm 84:0b3ab51c8877 603 */
bogdanm 84:0b3ab51c8877 604 __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
bogdanm 84:0b3ab51c8877 605 {
bogdanm 84:0b3ab51c8877 606
bogdanm 84:0b3ab51c8877 607 if(IRQn < 0) {
bogdanm 84:0b3ab51c8877 608 return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & 0xFF) >> (8 - __NVIC_PRIO_BITS))); } /* get priority for Cortex-M0 system interrupts */
bogdanm 84:0b3ab51c8877 609 else {
bogdanm 84:0b3ab51c8877 610 return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & 0xFF) >> (8 - __NVIC_PRIO_BITS))); } /* get priority for device specific interrupts */
bogdanm 84:0b3ab51c8877 611 }
bogdanm 84:0b3ab51c8877 612
bogdanm 84:0b3ab51c8877 613
bogdanm 84:0b3ab51c8877 614 /** \brief System Reset
bogdanm 84:0b3ab51c8877 615
bogdanm 84:0b3ab51c8877 616 The function initiates a system reset request to reset the MCU.
bogdanm 84:0b3ab51c8877 617 */
bogdanm 84:0b3ab51c8877 618 __STATIC_INLINE void NVIC_SystemReset(void)
bogdanm 84:0b3ab51c8877 619 {
bogdanm 84:0b3ab51c8877 620 __DSB(); /* Ensure all outstanding memory accesses included
bogdanm 84:0b3ab51c8877 621 buffered write are completed before reset */
bogdanm 84:0b3ab51c8877 622 SCB->AIRCR = ((0x5FA << SCB_AIRCR_VECTKEY_Pos) |
bogdanm 84:0b3ab51c8877 623 SCB_AIRCR_SYSRESETREQ_Msk);
bogdanm 84:0b3ab51c8877 624 __DSB(); /* Ensure completion of memory access */
bogdanm 84:0b3ab51c8877 625 while(1); /* wait until reset */
bogdanm 84:0b3ab51c8877 626 }
bogdanm 84:0b3ab51c8877 627
bogdanm 84:0b3ab51c8877 628 /*@} end of CMSIS_Core_NVICFunctions */
bogdanm 84:0b3ab51c8877 629
bogdanm 84:0b3ab51c8877 630
bogdanm 84:0b3ab51c8877 631
bogdanm 84:0b3ab51c8877 632 /* ################################## SysTick function ############################################ */
bogdanm 84:0b3ab51c8877 633 /** \ingroup CMSIS_Core_FunctionInterface
bogdanm 84:0b3ab51c8877 634 \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
bogdanm 84:0b3ab51c8877 635 \brief Functions that configure the System.
bogdanm 84:0b3ab51c8877 636 @{
bogdanm 84:0b3ab51c8877 637 */
bogdanm 84:0b3ab51c8877 638
bogdanm 84:0b3ab51c8877 639 #if (__Vendor_SysTickConfig == 0)
bogdanm 84:0b3ab51c8877 640
bogdanm 84:0b3ab51c8877 641 /** \brief System Tick Configuration
bogdanm 84:0b3ab51c8877 642
bogdanm 84:0b3ab51c8877 643 The function initializes the System Timer and its interrupt, and starts the System Tick Timer.
bogdanm 84:0b3ab51c8877 644 Counter is in free running mode to generate periodic interrupts.
bogdanm 84:0b3ab51c8877 645
bogdanm 84:0b3ab51c8877 646 \param [in] ticks Number of ticks between two interrupts.
bogdanm 84:0b3ab51c8877 647
bogdanm 84:0b3ab51c8877 648 \return 0 Function succeeded.
bogdanm 84:0b3ab51c8877 649 \return 1 Function failed.
bogdanm 84:0b3ab51c8877 650
bogdanm 84:0b3ab51c8877 651 \note When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
bogdanm 84:0b3ab51c8877 652 function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
bogdanm 84:0b3ab51c8877 653 must contain a vendor-specific implementation of this function.
bogdanm 84:0b3ab51c8877 654
bogdanm 84:0b3ab51c8877 655 */
bogdanm 84:0b3ab51c8877 656 __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
bogdanm 84:0b3ab51c8877 657 {
bogdanm 84:0b3ab51c8877 658 if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk) return (1); /* Reload value impossible */
bogdanm 84:0b3ab51c8877 659
bogdanm 84:0b3ab51c8877 660 SysTick->LOAD = ticks - 1; /* set reload register */
bogdanm 84:0b3ab51c8877 661 NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1); /* set Priority for Systick Interrupt */
bogdanm 84:0b3ab51c8877 662 SysTick->VAL = 0; /* Load the SysTick Counter Value */
bogdanm 84:0b3ab51c8877 663 SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
bogdanm 84:0b3ab51c8877 664 SysTick_CTRL_TICKINT_Msk |
bogdanm 84:0b3ab51c8877 665 SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */
bogdanm 84:0b3ab51c8877 666 return (0); /* Function successful */
bogdanm 84:0b3ab51c8877 667 }
bogdanm 84:0b3ab51c8877 668
bogdanm 84:0b3ab51c8877 669 #endif
bogdanm 84:0b3ab51c8877 670
bogdanm 84:0b3ab51c8877 671 /*@} end of CMSIS_Core_SysTickFunctions */
bogdanm 84:0b3ab51c8877 672
bogdanm 84:0b3ab51c8877 673
bogdanm 84:0b3ab51c8877 674
bogdanm 84:0b3ab51c8877 675
bogdanm 84:0b3ab51c8877 676 #endif /* __CORE_CM0_H_DEPENDANT */
bogdanm 84:0b3ab51c8877 677
bogdanm 84:0b3ab51c8877 678 #endif /* __CMSIS_GENERIC */
bogdanm 84:0b3ab51c8877 679
bogdanm 84:0b3ab51c8877 680 #ifdef __cplusplus
bogdanm 84:0b3ab51c8877 681 }
bogdanm 84:0b3ab51c8877 682 #endif