en 129 / mbed-dev

fix LPC812 PWM

Dependents:   IR_LED_Send

Fork of mbed-dev by mbed official

targets/cmsis/TARGET_STM/TARGET_STM32L0/stm32l0xx_hal_tim_ex.c@129:2e517c56bcfb, 2016-05-16 (annotated)

Committer:
nameless129
Date:
Mon May 16 16:50:30 2016 +0000
Revision:
129:2e517c56bcfb
Parent:
113:b3775bf36a83 
PWM Fix:Duty 0%??H???????????????

Who changed what in which revision?

UserRevisionLine numberNew contents of line
bogdanm 0:9b334a45a8ff 1 /**
bogdanm 0:9b334a45a8ff 2 ******************************************************************************
bogdanm 0:9b334a45a8ff 3 * @file stm32l0xx_hal_tim_ex.c
bogdanm 0:9b334a45a8ff 4 * @author MCD Application Team
mbed_official 113:b3775bf36a83 5 * @version V1.5.0
mbed_official 113:b3775bf36a83 6 * @date 8-January-2016
bogdanm 0:9b334a45a8ff 7 * @brief TIM HAL module driver.
bogdanm 0:9b334a45a8ff 8 * @brief This file provides firmware functions to manage the following
bogdanm 0:9b334a45a8ff 9 * functionalities of the Timer (TIM) peripheral:
bogdanm 0:9b334a45a8ff 10 * + Time Hall Sensor Interface Initialization
bogdanm 0:9b334a45a8ff 11 * + Time Hall Sensor Interface Start
bogdanm 0:9b334a45a8ff 12 * + Time Master and Slave synchronization configuration
bogdanm 0:9b334a45a8ff 13 @verbatim
bogdanm 0:9b334a45a8ff 14 ================================================================================
bogdanm 0:9b334a45a8ff 15 ##### TIM specific features integration #####
bogdanm 0:9b334a45a8ff 16 ================================================================================
bogdanm 0:9b334a45a8ff 17
bogdanm 0:9b334a45a8ff 18 [..] The Timer features include:
bogdanm 0:9b334a45a8ff 19 (#) 16-bit up, down, up/down auto-reload counter.
bogdanm 0:9b334a45a8ff 20 (#) 16-bit programmable prescaler allowing dividing (also on the fly) the counter clock
bogdanm 0:9b334a45a8ff 21 frequency either by any factor between 1 and 65536.
bogdanm 0:9b334a45a8ff 22 (#) Up to 4 independent channels for:
bogdanm 0:9b334a45a8ff 23 Input Capture
bogdanm 0:9b334a45a8ff 24 Output Compare
bogdanm 0:9b334a45a8ff 25 PWM generation (Edge and Center-aligned Mode)
bogdanm 0:9b334a45a8ff 26 One-pulse mode output
bogdanm 0:9b334a45a8ff 27 (#) Synchronization circuit to control the timer with external signals and to interconnect
bogdanm 0:9b334a45a8ff 28 several timers together.
bogdanm 0:9b334a45a8ff 29 (#) Supports incremental (quadrature) encoder and hall-sensor circuitry for positioning
bogdanm 0:9b334a45a8ff 30 purposes
bogdanm 0:9b334a45a8ff 31
bogdanm 0:9b334a45a8ff 32 ##### How to use this driver #####
bogdanm 0:9b334a45a8ff 33 ================================================================================
bogdanm 0:9b334a45a8ff 34 [..]
bogdanm 0:9b334a45a8ff 35 (#) Enable the TIM interface clock using
bogdanm 0:9b334a45a8ff 36 __HAL_RCC_TIMx_CLK_ENABLE();
bogdanm 0:9b334a45a8ff 37
bogdanm 0:9b334a45a8ff 38 (#) TIM pins configuration
bogdanm 0:9b334a45a8ff 39 (++) Enable the clock for the TIM GPIOs using the following function:
bogdanm 0:9b334a45a8ff 40 __HAL_RCC_GPIOx_CLK_ENABLE();
bogdanm 0:9b334a45a8ff 41 (++) Configure these TIM pins in Alternate function mode using HAL_GPIO_Init();
bogdanm 0:9b334a45a8ff 42
bogdanm 0:9b334a45a8ff 43 (#) The external Clock can be configured, if needed (the default clock is the internal clock from the APBx),
bogdanm 0:9b334a45a8ff 44 using the following function:
bogdanm 0:9b334a45a8ff 45 HAL_TIM_ConfigClockSource, the clock configuration should be done before any start function.
bogdanm 0:9b334a45a8ff 46
bogdanm 0:9b334a45a8ff 47 (#) Configure the TIM in the desired operating mode using one of the
bogdanm 0:9b334a45a8ff 48 configuration function of this driver:
bogdanm 0:9b334a45a8ff 49 (++) HAL_TIMEx_MasterConfigSynchronization() to configure the peripheral in master mode.
bogdanm 0:9b334a45a8ff 50
bogdanm 0:9b334a45a8ff 51 (#) Remap the Timer I/O using HAL_TIMEx_RemapConfig() API.
bogdanm 0:9b334a45a8ff 52
bogdanm 0:9b334a45a8ff 53
bogdanm 0:9b334a45a8ff 54 @endverbatim
bogdanm 0:9b334a45a8ff 55 ******************************************************************************
bogdanm 0:9b334a45a8ff 56 * @attention
bogdanm 0:9b334a45a8ff 57 *
mbed_official 113:b3775bf36a83 58 * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
bogdanm 0:9b334a45a8ff 59 *
bogdanm 0:9b334a45a8ff 60 * Redistribution and use in source and binary forms, with or without modification,
bogdanm 0:9b334a45a8ff 61 * are permitted provided that the following conditions are met:
bogdanm 0:9b334a45a8ff 62 * 1. Redistributions of source code must retain the above copyright notice,
bogdanm 0:9b334a45a8ff 63 * this list of conditions and the following disclaimer.
bogdanm 0:9b334a45a8ff 64 * 2. Redistributions in binary form must reproduce the above copyright notice,
bogdanm 0:9b334a45a8ff 65 * this list of conditions and the following disclaimer in the documentation
bogdanm 0:9b334a45a8ff 66 * and/or other materials provided with the distribution.
bogdanm 0:9b334a45a8ff 67 * 3. Neither the name of STMicroelectronics nor the names of its contributors
bogdanm 0:9b334a45a8ff 68 * may be used to endorse or promote products derived from this software
bogdanm 0:9b334a45a8ff 69 * without specific prior written permission.
bogdanm 0:9b334a45a8ff 70 *
bogdanm 0:9b334a45a8ff 71 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
bogdanm 0:9b334a45a8ff 72 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
bogdanm 0:9b334a45a8ff 73 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
bogdanm 0:9b334a45a8ff 74 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
bogdanm 0:9b334a45a8ff 75 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
bogdanm 0:9b334a45a8ff 76 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
bogdanm 0:9b334a45a8ff 77 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
bogdanm 0:9b334a45a8ff 78 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
bogdanm 0:9b334a45a8ff 79 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
bogdanm 0:9b334a45a8ff 80 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
bogdanm 0:9b334a45a8ff 81 *
bogdanm 0:9b334a45a8ff 82 ******************************************************************************
bogdanm 0:9b334a45a8ff 83 */
bogdanm 0:9b334a45a8ff 84
bogdanm 0:9b334a45a8ff 85 /* Includes ------------------------------------------------------------------*/
bogdanm 0:9b334a45a8ff 86 #include "stm32l0xx_hal.h"
bogdanm 0:9b334a45a8ff 87
bogdanm 0:9b334a45a8ff 88 /** @addtogroup STM32L0xx_HAL_Driver
bogdanm 0:9b334a45a8ff 89 * @{
bogdanm 0:9b334a45a8ff 90 */
bogdanm 0:9b334a45a8ff 91
bogdanm 0:9b334a45a8ff 92 /** @addtogroup TIMEx
bogdanm 0:9b334a45a8ff 93 * @brief TIMEx HAL module driver
bogdanm 0:9b334a45a8ff 94 * @{
bogdanm 0:9b334a45a8ff 95 */
bogdanm 0:9b334a45a8ff 96
bogdanm 0:9b334a45a8ff 97 #ifdef HAL_TIM_MODULE_ENABLED
bogdanm 0:9b334a45a8ff 98
bogdanm 0:9b334a45a8ff 99
bogdanm 0:9b334a45a8ff 100 /** @addtogroup TIMEx_Exported_Functions
bogdanm 0:9b334a45a8ff 101 * @{
bogdanm 0:9b334a45a8ff 102 */
bogdanm 0:9b334a45a8ff 103
bogdanm 0:9b334a45a8ff 104
bogdanm 0:9b334a45a8ff 105 /** @addtogroup TIMEx_Exported_Functions_Group1
bogdanm 0:9b334a45a8ff 106 * @brief Peripheral Control functions
bogdanm 0:9b334a45a8ff 107 *
bogdanm 0:9b334a45a8ff 108 @verbatim
bogdanm 0:9b334a45a8ff 109 ===============================================================================
bogdanm 0:9b334a45a8ff 110 ##### Peripheral Control functions #####
bogdanm 0:9b334a45a8ff 111 ===============================================================================
bogdanm 0:9b334a45a8ff 112 [..] This section provides functions allowing to:
bogdanm 0:9b334a45a8ff 113 (+) Configure Master and the Slave synchronization.
bogdanm 0:9b334a45a8ff 114
bogdanm 0:9b334a45a8ff 115 @endverbatim
bogdanm 0:9b334a45a8ff 116 * @{
bogdanm 0:9b334a45a8ff 117 */
bogdanm 0:9b334a45a8ff 118
bogdanm 0:9b334a45a8ff 119 /**
bogdanm 0:9b334a45a8ff 120 * @brief Configures the TIM in master mode.
bogdanm 0:9b334a45a8ff 121 * @param htim: TIM handle.
bogdanm 0:9b334a45a8ff 122 * @param sMasterConfig: pointer to a TIM_MasterConfigTypeDef structure that
bogdanm 0:9b334a45a8ff 123 * contains the selected trigger output (TRGO) and the Master/Slave
bogdanm 0:9b334a45a8ff 124 * mode.
bogdanm 0:9b334a45a8ff 125 * @retval HAL status
bogdanm 0:9b334a45a8ff 126 */
bogdanm 0:9b334a45a8ff 127 HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
bogdanm 0:9b334a45a8ff 128 {
bogdanm 0:9b334a45a8ff 129 /* Check the parameters */
bogdanm 0:9b334a45a8ff 130 assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
bogdanm 0:9b334a45a8ff 131 assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
bogdanm 0:9b334a45a8ff 132 assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
bogdanm 0:9b334a45a8ff 133
bogdanm 0:9b334a45a8ff 134 __HAL_LOCK(htim);
bogdanm 0:9b334a45a8ff 135
bogdanm 0:9b334a45a8ff 136 /* Change the handler state */
bogdanm 0:9b334a45a8ff 137 htim->State = HAL_TIM_STATE_BUSY;
bogdanm 0:9b334a45a8ff 138
bogdanm 0:9b334a45a8ff 139 /* Reset the MMS Bits */
bogdanm 0:9b334a45a8ff 140 htim->Instance->CR2 &= ~TIM_CR2_MMS;
bogdanm 0:9b334a45a8ff 141 /* Select the TRGO source */
bogdanm 0:9b334a45a8ff 142 htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
bogdanm 0:9b334a45a8ff 143
bogdanm 0:9b334a45a8ff 144 /* Reset the MSM Bit */
bogdanm 0:9b334a45a8ff 145 htim->Instance->SMCR &= ~TIM_SMCR_MSM;
bogdanm 0:9b334a45a8ff 146 /* Set or Reset the MSM Bit */
bogdanm 0:9b334a45a8ff 147 htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
bogdanm 0:9b334a45a8ff 148
bogdanm 0:9b334a45a8ff 149 htim->State = HAL_TIM_STATE_READY;
bogdanm 0:9b334a45a8ff 150
bogdanm 0:9b334a45a8ff 151 __HAL_UNLOCK(htim);
bogdanm 0:9b334a45a8ff 152
bogdanm 0:9b334a45a8ff 153 return HAL_OK;
bogdanm 0:9b334a45a8ff 154 }
bogdanm 0:9b334a45a8ff 155
bogdanm 0:9b334a45a8ff 156
bogdanm 0:9b334a45a8ff 157 #if defined (STM32L071xx) || defined (STM32L072xx) || defined (STM32L073xx) \
bogdanm 0:9b334a45a8ff 158 || defined (STM32L081xx) || defined (STM32L082xx) || defined (STM32L083xx)
bogdanm 0:9b334a45a8ff 159
bogdanm 0:9b334a45a8ff 160 /**
bogdanm 0:9b334a45a8ff 161 * @brief Configures the remapping of the TIM2, TIM3, TIM21 and TIM22 inputs.
bogdanm 0:9b334a45a8ff 162 * The channel inputs (T1..T4) and the Trigger input (ETR) of the
bogdanm 0:9b334a45a8ff 163 * timers can be remaped thanks to this function. When an input is
bogdanm 0:9b334a45a8ff 164 * mapped, on a GPIO, refer yourself to the GPIO alternate functions
bogdanm 0:9b334a45a8ff 165 * for more details.
bogdanm 0:9b334a45a8ff 166 * @note It is not possible to connect TIM2 and TIM21 on
bogdanm 0:9b334a45a8ff 167 * GPIOB5_AF4 at the same time.
bogdanm 0:9b334a45a8ff 168 * When selecting TIM3_TI2_GPIOB5_AF4, Channel2 of TIM3 will be
bogdanm 0:9b334a45a8ff 169 * connected to GPIOB5_AF4 and Channel2 of TIM22 will be connected to
bogdanm 0:9b334a45a8ff 170 * some other GPIOs. (refer to alternate functions for more details)
bogdanm 0:9b334a45a8ff 171 * When selecting TIM3_TI2_GPIO_DEF, Channel2 of Timer 3 will be
bogdanm 0:9b334a45a8ff 172 * connected an GPIO (other than GPIOB5_AF4) and Channel2 of TIM22
bogdanm 0:9b334a45a8ff 173 * will be connected to GPIOB5_AF4.
bogdanm 0:9b334a45a8ff 174 *
bogdanm 0:9b334a45a8ff 175 * @param htim: pointer to a TIM_HandleTypeDef structure that contains
bogdanm 0:9b334a45a8ff 176 * the configuration information for TIM module.
bogdanm 0:9b334a45a8ff 177 * @param Remap: specifies the TIM input remapping source.
bogdanm 0:9b334a45a8ff 178 * This parameter is a combination of the following values
bogdanm 0:9b334a45a8ff 179 * depending on TIM instance:
bogdanm 0:9b334a45a8ff 180 *
bogdanm 0:9b334a45a8ff 181 * For TIM2, the parameter can have the following values:
bogdanm 0:9b334a45a8ff 182 * @arg TIM2_ETR_GPIO: TIM2 ETR connected to GPIO (default):
bogdanm 0:9b334a45a8ff 183 * GPIOA(0)_AF5 or GPIOA(5)_AF2 or
bogdanm 0:9b334a45a8ff 184 * GPIOA(15)_AF2 or GPIOE(9)_AF2
bogdanm 0:9b334a45a8ff 185 * @arg TIM2_ETR_HSI48: TIM2 ETR connected to HSI48
mbed_official 113:b3775bf36a83 186 * @arg TIM2_ETR_HSI16: TIM2 ETR connected to HSI16
bogdanm 0:9b334a45a8ff 187 * @arg TIM2_ETR_LSE: TIM2 ETR connected to LSE
bogdanm 0:9b334a45a8ff 188 * @arg TIM2_ETR_COMP2_OUT: TIM2 ETR connected to COMP2 output
bogdanm 0:9b334a45a8ff 189 * @arg TIM2_ETR_COMP1_OUT: TIM2 ETR connected to COMP1 output
bogdanm 0:9b334a45a8ff 190 * @arg TIM2_TI4_GPIO : TIM2 TI4 connected to GPIO1(default):
bogdanm 0:9b334a45a8ff 191 * GPIOA(3)_AF2 or GPIOB(11)_AF2 or
bogdanm 0:9b334a45a8ff 192 * GPIOE(12)_AF0
bogdanm 0:9b334a45a8ff 193 * @arg TIM2_TI4_COMP1: TIM2 TI4 connected to COMP1
bogdanm 0:9b334a45a8ff 194 * @arg TIM2_TI4_COMP2: TIM2 TI4 connected to COMP2
bogdanm 0:9b334a45a8ff 195 *
bogdanm 0:9b334a45a8ff 196 * For TIM3, the parameter can have the following values:
bogdanm 0:9b334a45a8ff 197 * @arg TIM3_ETR_GPIO: TIM3 ETR connected to GPIO (default):
bogdanm 0:9b334a45a8ff 198 * GPIOE(2)_AF2 or GPIOD(2)_AF2 or
bogdanm 0:9b334a45a8ff 199 * GPIOE(2)AF2
bogdanm 0:9b334a45a8ff 200 * @arg TIM3_ETR_HSI: TIM3 ETR connected to HSI
bogdanm 0:9b334a45a8ff 201 * @arg TIM3_TI1_USB_SOF: TIM3 TI1 connected to USB_SOF (default)
bogdanm 0:9b334a45a8ff 202 * @arg TIM3_TI1_GPIO: TIM3 TI1 connected to GPIO :
bogdanm 0:9b334a45a8ff 203 * GPIOE(3)_AF2 or GPIOA(6)_AF2 or
bogdanm 0:9b334a45a8ff 204 * GPIOC(6)_AF2 or GPIOB(4)_AF2
bogdanm 0:9b334a45a8ff 205 * @arg TIM3_TI2_GPIOB5_AF4:TIM3 TI3 connected to GPIOB(5)_AF4
bogdanm 0:9b334a45a8ff 206 * (refer to note)
bogdanm 0:9b334a45a8ff 207 * @arg TIM3_TI2_GPIO_DEF: TIM3 TI3 connected to GPIO (default):
bogdanm 0:9b334a45a8ff 208 * GPIO_A(7)_AF2 or GPIO_B(5)_AF4 or
bogdanm 0:9b334a45a8ff 209 * GPIOC(7)_AF2 or GPIOE(7)_AF2
bogdanm 0:9b334a45a8ff 210 * @arg TIM3_TI4_GPIO_DEF: TIM3 TI4 connected to GPIO:
bogdanm 0:9b334a45a8ff 211 * GPIO_B(1)_AF2 or GPIO_E(6)_AF2
bogdanm 0:9b334a45a8ff 212 * @arg TIM3_TI4_GPIOC9_AF2:TIM3 TI4 connected to GPIOC(9)_AF2
bogdanm 0:9b334a45a8ff 213 *
bogdanm 0:9b334a45a8ff 214 * For TIM21, the parameter can have the following values:
bogdanm 0:9b334a45a8ff 215 * @arg TIM21_ETR_GPIO: TIM21 ETR connected to GPIO(default) :
bogdanm 0:9b334a45a8ff 216 * APB2_PC(9)_AF0 or APB2_PA(1)_AF5
bogdanm 0:9b334a45a8ff 217 * @arg TIM21_ETR_COMP2_OUT:TIM21 ETR connected to COMP2 output
bogdanm 0:9b334a45a8ff 218 * @arg TIM21_ETR_COMP1_OUT:TIM21 ETR connected to COMP1 output
bogdanm 0:9b334a45a8ff 219 * @arg TIM21_ETR_LSE: TIM21 ETR connected to LSE
bogdanm 0:9b334a45a8ff 220 * @arg TIM21_TI1_MCO: TIM21 TI1 connected to MCO
bogdanm 0:9b334a45a8ff 221 * @arg TIM21_TI1_RTC_WKUT_IT: TIM21 TI1 connected to RTC WAKEUP interrupt
bogdanm 0:9b334a45a8ff 222 * @arg TIM21_TI1_HSE_RTC: TIM21 TI1 connected to HSE_RTC
bogdanm 0:9b334a45a8ff 223 * @arg TIM21_TI1_MSI: TIM21 TI1 connected to MSI clock
bogdanm 0:9b334a45a8ff 224 * @arg TIM21_TI1_LSE: TIM21 TI1 connected to LSE
bogdanm 0:9b334a45a8ff 225 * @arg TIM21_TI1_LSI: TIM21 TI1 connected to LSI
bogdanm 0:9b334a45a8ff 226 * @arg TIM21_TI1_COMP1_OUT:TIM21 TI1 connected to COMP1_OUT
bogdanm 0:9b334a45a8ff 227 * @arg TIM21_TI1_GPIO: TIM21 TI1 connected to GPIO(default):
bogdanm 0:9b334a45a8ff 228 * GPIOA(2)_AF0 or GPIOB(13)_AF6 or
bogdanm 0:9b334a45a8ff 229 * GPIOE(5)_AF0 or GPIOD(0)_AF0
bogdanm 0:9b334a45a8ff 230 * @arg TIM21_TI2_GPIO: TIM21 TI2 connected to GPIO(default):
bogdanm 0:9b334a45a8ff 231 * GPIOA(3)_AF0 or GPIOB(14)_AF6 or
bogdanm 0:9b334a45a8ff 232 * GPIOE(6)_AF0 or GPIOD(7)_AF1
bogdanm 0:9b334a45a8ff 233 * @arg TIM21_TI2_COMP2_OUT:TIM21 TI2 connected to COMP2 output
bogdanm 0:9b334a45a8ff 234 *
bogdanm 0:9b334a45a8ff 235 * For TIM22, the parameter can have the following values:
bogdanm 0:9b334a45a8ff 236 * @arg TIM22_ETR_LSE: TIM22 ETR connected to LSE
bogdanm 0:9b334a45a8ff 237 * @arg TIM22_ETR_COMP2_OUT:TIM22 ETR connected to COMP2 output
bogdanm 0:9b334a45a8ff 238 * @arg TIM22_ETR_COMP1_OUT:TIM22 ETR connected to COMP1 output
bogdanm 0:9b334a45a8ff 239 * @arg TIM22_ETR_GPIO: TIM22 ETR connected to GPIO(default):
bogdanm 0:9b334a45a8ff 240 * GPIOC(8)_AF0 or GPIOA(4)_AF5
bogdanm 0:9b334a45a8ff 241 * @arg TIM22_TI1_GPIO1: TIM22 TI1 connected to GPIO(default):
bogdanm 0:9b334a45a8ff 242 * GPIOC(6)_AF0 or GPIOA(6)_AF5 or
bogdanm 0:9b334a45a8ff 243 * GPIOB(4)_AF4 or GPIOE(0)_AF3
bogdanm 0:9b334a45a8ff 244 * @arg TIM22_TI1_COMP2_OUT:TIM22 TI1 connected to COMP2 output
bogdanm 0:9b334a45a8ff 245 * @arg TIM22_TI1_COMP1_OUT:TIM22 TI1 connected to COMP1 output
bogdanm 0:9b334a45a8ff 246 * @arg TIM22_TI1_GPIO2: TIM22 TI1 connected to GPIO:
bogdanm 0:9b334a45a8ff 247 * GPIOC(6)_AF0 or GPIOA(6)_AF5 or
bogdanm 0:9b334a45a8ff 248 * GPIOB(4)_AF4 or GPIOE(3)_AF0
bogdanm 0:9b334a45a8ff 249 *
bogdanm 0:9b334a45a8ff 250 * @retval HAL status
bogdanm 0:9b334a45a8ff 251 */
mbed_official 113:b3775bf36a83 252 #elif defined (STM32L031xx) || defined (STM32L041xx)
mbed_official 113:b3775bf36a83 253 /**
mbed_official 113:b3775bf36a83 254 * @brief Configures the remapping of the TIM2, TIM21 and TIM22 inputs.
mbed_official 113:b3775bf36a83 255 * The channel inputs (T1..T4) and the Trigger input (ETR) of the
mbed_official 113:b3775bf36a83 256 * timers can be remaped thanks to this function. When an input is
mbed_official 113:b3775bf36a83 257 * mapped, on a GPIO, refer yourself to the GPIO alternate functions
mbed_official 113:b3775bf36a83 258 * for more details.
mbed_official 113:b3775bf36a83 259 *
mbed_official 113:b3775bf36a83 260 * @param htim: pointer to a TIM_HandleTypeDef structure that contains
mbed_official 113:b3775bf36a83 261 * the configuration information for TIM module.
mbed_official 113:b3775bf36a83 262 * @param Remap: specifies the TIM input remapping source.
mbed_official 113:b3775bf36a83 263 * This parameter is a combination of the following values
mbed_official 113:b3775bf36a83 264 * depending on TIM instance:
mbed_official 113:b3775bf36a83 265 *
mbed_official 113:b3775bf36a83 266 * For TIM2, the parameter can have the following values:
mbed_official 113:b3775bf36a83 267 * @arg TIM2_ETR_GPIO: TIM2 ETR connected to GPIO (default):
mbed_official 113:b3775bf36a83 268 * GPIOA(0)_AF5 or GPIOA(5)_AF2 or
mbed_official 113:b3775bf36a83 269 * GPIOA(15)_AF2
mbed_official 113:b3775bf36a83 270 * @arg TIM2_ETR_HSI16: TIM2 ETR connected to HS16 (HSIOUT)
mbed_official 113:b3775bf36a83 271 * @arg TIM2_ETR_LSE: TIM2 ETR connected to LSE
mbed_official 113:b3775bf36a83 272 * @arg TIM2_ETR_COMP2_OUT: TIM2 ETR connected to COMP2 output
mbed_official 113:b3775bf36a83 273 * @arg TIM2_ETR_COMP1_OUT: TIM2 ETR connected to COMP1 output
mbed_official 113:b3775bf36a83 274 * @arg TIM2_TI4_GPIO : TIM2 TI4 connected to GPIO (default):
mbed_official 113:b3775bf36a83 275 * GPIOA(3)_AF2 or GPIOB(11)_AF2 or
mbed_official 113:b3775bf36a83 276 * GPIOB(1)_AF5
mbed_official 113:b3775bf36a83 277 * @arg TIM2_TI4_COMP1_OUT: TIM2 TI4 connected to COMP1 output
mbed_official 113:b3775bf36a83 278 * @arg TIM2_TI4_COMP2_OUT: TIM2 TI4 connected to COMP2 output
mbed_official 113:b3775bf36a83 279 *
mbed_official 113:b3775bf36a83 280 * For TIM21, the parameter can have the following values:
mbed_official 113:b3775bf36a83 281 * @arg TIM21_ETR_GPIO: TIM21 ETR connected to GPIO(default) :
mbed_official 113:b3775bf36a83 282 * APB2_PA(1)_AF5
mbed_official 113:b3775bf36a83 283 * @arg TIM21_ETR_COMP2_OUT:TIM21 ETR connected to COMP2 output
mbed_official 113:b3775bf36a83 284 * @arg TIM21_ETR_COMP1_OUT:TIM21 ETR connected to COMP1 output
mbed_official 113:b3775bf36a83 285 * @arg TIM21_ETR_LSE: TIM21 ETR connected to LSE
mbed_official 113:b3775bf36a83 286 * @arg TIM21_TI1_MCO: TIM21 TI1 connected to MCO
mbed_official 113:b3775bf36a83 287 * @arg TIM21_TI1_RTC_WKUT_IT: TIM21 TI1 connected to RTC WAKEUP interrupt
mbed_official 113:b3775bf36a83 288 * @arg TIM21_TI1_HSE_RTC: TIM21 TI1 connected to HSE_RTC
mbed_official 113:b3775bf36a83 289 * @arg TIM21_TI1_MSI: TIM21 TI1 connected to MSI clock
mbed_official 113:b3775bf36a83 290 * @arg TIM21_TI1_LSE: TIM21 TI1 connected to LSE
mbed_official 113:b3775bf36a83 291 * @arg TIM21_TI1_LSI: TIM21 TI1 connected to LSI
mbed_official 113:b3775bf36a83 292 * @arg TIM21_TI1_COMP1_OUT:TIM21 TI1 connected to COMP1_OUT
mbed_official 113:b3775bf36a83 293 * @arg TIM21_TI2_GPIO: TIM21 TI2 connected to GPIO(default):
mbed_official 113:b3775bf36a83 294 * GPIOA(3)_AF0 or GPIOB(14)_AF6
mbed_official 113:b3775bf36a83 295 * @arg TIM21_TI2_COMP2_OUT:TIM21 TI2 connected to COMP2 output
mbed_official 113:b3775bf36a83 296 *
mbed_official 113:b3775bf36a83 297 * For TIM22, the parameter can have the following values:
mbed_official 113:b3775bf36a83 298 * @arg TIM22_ETR_LSE: TIM22 ETR connected to LSE
mbed_official 113:b3775bf36a83 299 * @arg TIM22_ETR_COMP2_OUT:TIM22 ETR connected to COMP2 output
mbed_official 113:b3775bf36a83 300 * @arg TIM22_ETR_COMP1_OUT:TIM22 ETR connected to COMP1 output
mbed_official 113:b3775bf36a83 301 * @arg TIM22_ETR_GPIO: TIM22 ETR connected to GPIO(default):
mbed_official 113:b3775bf36a83 302 * GPIOA(4)_AF5
mbed_official 113:b3775bf36a83 303 * @arg TIM22_TI1_GPIO1: TIM22 TI1 connected to GPIO(default):
mbed_official 113:b3775bf36a83 304 * GPIOC(0)_AF6 or GPIOA(5)_AF6 or
mbed_official 113:b3775bf36a83 305 * GPIOB(4)_AF4
mbed_official 113:b3775bf36a83 306 * @arg TIM22_TI1_COMP2_OUT:TIM22 TI1 connected to COMP2 output
mbed_official 113:b3775bf36a83 307 * @arg TIM22_TI1_COMP1_OUT:TIM22 TI1 connected to COMP1 output
mbed_official 113:b3775bf36a83 308 * @arg TIM22_TI1_GPIO2: TIM22 TI1 connected to GPIO:
mbed_official 113:b3775bf36a83 309 * GPIOA(6)_AF5 or GPIOB(4)_AF4
mbed_official 113:b3775bf36a83 310 *
mbed_official 113:b3775bf36a83 311 * @retval HAL status
mbed_official 113:b3775bf36a83 312 */
mbed_official 113:b3775bf36a83 313 #elif defined (STM32L011xx) || defined (STM32L021xx)
mbed_official 113:b3775bf36a83 314 /**
mbed_official 113:b3775bf36a83 315 * @brief Configures the remapping of the TIM2 and TIM21 inputs.
mbed_official 113:b3775bf36a83 316 * The channel inputs (T1..T4) and the Trigger input (ETR) of the
mbed_official 113:b3775bf36a83 317 * timers can be remaped thanks to this function. When an input is
mbed_official 113:b3775bf36a83 318 * mapped, on a GPIO, refer yourself to the GPIO alternate functions
mbed_official 113:b3775bf36a83 319 * for more details.
mbed_official 113:b3775bf36a83 320 *
mbed_official 113:b3775bf36a83 321 * @param htim: pointer to a TIM_HandleTypeDef structure that contains
mbed_official 113:b3775bf36a83 322 * the configuration information for TIM module.
mbed_official 113:b3775bf36a83 323 * @param Remap: specifies the TIM input remapping source.
mbed_official 113:b3775bf36a83 324 * This parameter is a combination of the following values
mbed_official 113:b3775bf36a83 325 * depending on TIM instance:
mbed_official 113:b3775bf36a83 326 *
mbed_official 113:b3775bf36a83 327 * For TIM2, the parameter can have the following values:
mbed_official 113:b3775bf36a83 328 * @arg TIM2_ETR_GPIO: TIM2 ETR connected to GPIO (default):
mbed_official 113:b3775bf36a83 329 * GPIOA(0)_AF5 or GPIOA(5)_AF2 or
mbed_official 113:b3775bf36a83 330 * GPIOA(15)_AF2
mbed_official 113:b3775bf36a83 331 * @arg TIM2_ETR_HSI16: TIM2 ETR connected to HS16 (HSIOUT)
mbed_official 113:b3775bf36a83 332 * @arg TIM2_ETR_LSE: TIM2 ETR connected to LSE
mbed_official 113:b3775bf36a83 333 * @arg TIM2_ETR_COMP2_OUT: TIM2 ETR connected to COMP2 output
mbed_official 113:b3775bf36a83 334 * @arg TIM2_ETR_COMP1_OUT: TIM2 ETR connected to COMP1 output
mbed_official 113:b3775bf36a83 335 * @arg TIM2_TI4_GPIO : TIM2 TI4 connected to GPIO (default):
mbed_official 113:b3775bf36a83 336 * GPIOA(3)_AF2 or GPIOB(11)_AF2 or
mbed_official 113:b3775bf36a83 337 * GPIOB(1)_AF5
mbed_official 113:b3775bf36a83 338 * @arg TIM2_TI4_COMP1_OUT: TIM2 TI4 connected to COMP1 output
mbed_official 113:b3775bf36a83 339 * @arg TIM2_TI4_COMP2_OUT: TIM2 TI4 connected to COMP2 output
mbed_official 113:b3775bf36a83 340 *
mbed_official 113:b3775bf36a83 341 * For TIM21, the parameter can have the following values:
mbed_official 113:b3775bf36a83 342 * @arg TIM21_ETR_GPIO: TIM21 ETR connected to GPIO(default) :
mbed_official 113:b3775bf36a83 343 * APB2_PA(1)_AF5
mbed_official 113:b3775bf36a83 344 * @arg TIM21_ETR_COMP2_OUT:TIM21 ETR connected to COMP2 output
mbed_official 113:b3775bf36a83 345 * @arg TIM21_ETR_COMP1_OUT:TIM21 ETR connected to COMP1 output
mbed_official 113:b3775bf36a83 346 * @arg TIM21_ETR_LSE: TIM21 ETR connected to LSE
mbed_official 113:b3775bf36a83 347 * @arg TIM21_TI1_MCO: TIM21 TI1 connected to MCO
mbed_official 113:b3775bf36a83 348 * @arg TIM21_TI1_RTC_WKUT_IT: TIM21 TI1 connected to RTC WAKEUP interrupt
mbed_official 113:b3775bf36a83 349 * @arg TIM21_TI1_HSE_RTC: TIM21 TI1 connected to HSE_RTC
mbed_official 113:b3775bf36a83 350 * @arg TIM21_TI1_MSI: TIM21 TI1 connected to MSI clock
mbed_official 113:b3775bf36a83 351 * @arg TIM21_TI1_LSE: TIM21 TI1 connected to LSE
mbed_official 113:b3775bf36a83 352 * @arg TIM21_TI1_LSI: TIM21 TI1 connected to LSI
mbed_official 113:b3775bf36a83 353 * @arg TIM21_TI1_COMP1_OUT:TIM21 TI1 connected to COMP1_OUT
mbed_official 113:b3775bf36a83 354 * @arg TIM21_TI2_GPIO: TIM21 TI2 connected to GPIO(default):
mbed_official 113:b3775bf36a83 355 * GPIOA(3)_AF0 or GPIOB(14)_AF6
mbed_official 113:b3775bf36a83 356 * @arg TIM21_TI2_COMP2_OUT:TIM21 TI2 connected to COMP2 output
mbed_official 113:b3775bf36a83 357 *
mbed_official 113:b3775bf36a83 358 * @retval HAL status
mbed_official 113:b3775bf36a83 359 */
bogdanm 0:9b334a45a8ff 360 #else
bogdanm 0:9b334a45a8ff 361 /**
bogdanm 0:9b334a45a8ff 362 * @brief Configures the remapping of the TIM2, TIM21 and TIM22 inputs.
bogdanm 0:9b334a45a8ff 363 * The channel inputs (T1..T4) and the Trigger input (ETR) of the
bogdanm 0:9b334a45a8ff 364 * timers can be remaped thanks to this function. When an input is
bogdanm 0:9b334a45a8ff 365 * mapped, on a GPIO, refer yourself to the GPIO alternate functions
bogdanm 0:9b334a45a8ff 366 * for more details.
bogdanm 0:9b334a45a8ff 367 *
bogdanm 0:9b334a45a8ff 368 * @param htim: pointer to a TIM_HandleTypeDef structure that contains
bogdanm 0:9b334a45a8ff 369 * the configuration information for TIM module.
bogdanm 0:9b334a45a8ff 370 * @param Remap: specifies the TIM input remapping source.
bogdanm 0:9b334a45a8ff 371 * This parameter is a combination of the following values
bogdanm 0:9b334a45a8ff 372 * depending on TIM instance:
bogdanm 0:9b334a45a8ff 373 *
bogdanm 0:9b334a45a8ff 374 * For TIM2, the parameter can have the following values:
bogdanm 0:9b334a45a8ff 375 * @arg TIM2_ETR_GPIO: TIM2 ETR connected to GPIO (default):
bogdanm 0:9b334a45a8ff 376 * GPIOA(0)_AF5 or GPIOA(5)_AF2 or
bogdanm 0:9b334a45a8ff 377 * GPIOA(15)_AF2 or GPIOE(9)_AF2
bogdanm 0:9b334a45a8ff 378 * @arg TIM2_ETR_HSI48: TIM2 ETR connected to HSI48
bogdanm 0:9b334a45a8ff 379 * @arg TIM2_ETR_LSE: TIM2 ETR connected to LSE
bogdanm 0:9b334a45a8ff 380 * @arg TIM2_ETR_COMP2_OUT: TIM2 ETR connected to COMP2 output
bogdanm 0:9b334a45a8ff 381 * @arg TIM2_ETR_COMP1_OUT: TIM2 ETR connected to COMP1 output
bogdanm 0:9b334a45a8ff 382 * @arg TIM2_TI4_GPIO: TIM2 TI4 connected to GPIO1(default):
bogdanm 0:9b334a45a8ff 383 * GPIOA(3)_AF2 or GPIOB(11)_AF2 or
bogdanm 0:9b334a45a8ff 384 * GPIOE(12)_AF0
bogdanm 0:9b334a45a8ff 385 * @arg TIM2_TI4_COMP1: TIM2 TI4 connected to COMP1
bogdanm 0:9b334a45a8ff 386 * @arg TIM2_TI4_COMP2: TIM2 TI4 connected to COMP2
bogdanm 0:9b334a45a8ff 387 * @arg TIM2_TI4_GPIO2: TIM2 TI4 connected to GPIO2 :
bogdanm 0:9b334a45a8ff 388 * GPIOA(3)_AF2 or GPIOB(11)_AF2 or
bogdanm 0:9b334a45a8ff 389 * GPIOE(12)_AF0
bogdanm 0:9b334a45a8ff 390 *
bogdanm 0:9b334a45a8ff 391 * For TIM21, the parameter can have the following values:
bogdanm 0:9b334a45a8ff 392 * @arg TIM21_ETR_GPIO: TIM21 ETR connected to GPIO(default) :
bogdanm 0:9b334a45a8ff 393 * APB2_PC(9)_AF0 or APB2_PA(1)_AF5
bogdanm 0:9b334a45a8ff 394 * @arg TIM21_ETR_COMP2_OUT:TIM21 ETR connected to COMP2 output
bogdanm 0:9b334a45a8ff 395 * @arg TIM21_ETR_COMP1_OUT:TIM21 ETR connected to COMP1 output
bogdanm 0:9b334a45a8ff 396 * @arg TIM21_ETR_LSE: TIM21 ETR connected to LSE
bogdanm 0:9b334a45a8ff 397 * @arg TIM21_TI1_MCO: TIM21 TI1 connected to MCO
bogdanm 0:9b334a45a8ff 398 * @arg TIM21_TI1_RTC_WKUT_IT: TIM21 TI1 connected to RTC WAKEUP interrupt
bogdanm 0:9b334a45a8ff 399 * @arg TIM21_TI1_HSE_RTC: TIM21 TI1 connected to HSE_RTC
bogdanm 0:9b334a45a8ff 400 * @arg TIM21_TI1_MSI: TIM21 TI1 connected to MSI clock
bogdanm 0:9b334a45a8ff 401 * @arg TIM21_TI1_LSE: TIM21 TI1 connected to LSE
bogdanm 0:9b334a45a8ff 402 * @arg TIM21_TI1_LSI: TIM21 TI1 connected to LSI
bogdanm 0:9b334a45a8ff 403 * @arg TIM21_TI1_COMP1_OUT:TIM21 TI1 connected to COMP1_OUT
bogdanm 0:9b334a45a8ff 404 * @arg TIM21_TI1_GPIO: TIM21 TI1 connected to GPIO(default):
bogdanm 0:9b334a45a8ff 405 * GPIOA(2)_AF0 or GPIOB(13)_AF6 or
bogdanm 0:9b334a45a8ff 406 * GPIOE(5)_AF0 or GPIOD(0)_AF0
bogdanm 0:9b334a45a8ff 407 * @arg TIM21_TI2_GPIO: TIM21 TI2 connected to GPIO(default):
bogdanm 0:9b334a45a8ff 408 * GPIOA(3)_AF0 or GPIOB(14)_AF6 or
bogdanm 0:9b334a45a8ff 409 * GPIOE(6)_AF0 or GPIOD(7)_AF1
bogdanm 0:9b334a45a8ff 410 * @arg TIM21_TI2_COMP2_OUT:TIM21 TI2 connected to COMP2 output
bogdanm 0:9b334a45a8ff 411 *
bogdanm 0:9b334a45a8ff 412 * For TIM22, the parameter can have the following values:
bogdanm 0:9b334a45a8ff 413 * @arg TIM22_ETR_LSE: TIM22 ETR connected to LSE
bogdanm 0:9b334a45a8ff 414 * @arg TIM22_ETR_COMP2_OUT:TIM22 ETR connected to COMP2 output
bogdanm 0:9b334a45a8ff 415 * @arg TIM22_ETR_COMP1_OUT:TIM22 ETR connected to COMP1 output
bogdanm 0:9b334a45a8ff 416 * @arg TIM22_ETR_GPIO: TIM22 ETR connected to GPIO(default):
bogdanm 0:9b334a45a8ff 417 * GPIOC(8)_AF0 or GPIOA(4)_AF5
bogdanm 0:9b334a45a8ff 418 * @arg TIM22_TI1_GPIO1: TIM22 TI1 connected to GPIO(default):
bogdanm 0:9b334a45a8ff 419 * GPIOC(6)_AF0 or GPIOA(6)_AF5 or
bogdanm 0:9b334a45a8ff 420 * GPIOB(4)_AF4 or GPIOE(0)_AF3
bogdanm 0:9b334a45a8ff 421 * @arg TIM22_TI1_COMP2_OUT:TIM22 TI1 connected to COMP2 output
bogdanm 0:9b334a45a8ff 422 * @arg TIM22_TI1_COMP1_OUT:TIM22 TI1 connected to COMP1 output
bogdanm 0:9b334a45a8ff 423 * @arg TIM22_TI1_GPIO2: TIM22 TI1 connected to GPIO:
bogdanm 0:9b334a45a8ff 424 * GPIOC(6)_AF0 or GPIOA(6)_AF5 or
bogdanm 0:9b334a45a8ff 425 * GPIOB(4)_AF4 or GPIOE(3)_AF0
bogdanm 0:9b334a45a8ff 426 *
bogdanm 0:9b334a45a8ff 427 * @retval HAL status
bogdanm 0:9b334a45a8ff 428 */
bogdanm 0:9b334a45a8ff 429
bogdanm 0:9b334a45a8ff 430 #endif /* STM32L07xxx or STM32L08xxx */
bogdanm 0:9b334a45a8ff 431
bogdanm 0:9b334a45a8ff 432 HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef *htim, uint32_t Remap)
bogdanm 0:9b334a45a8ff 433 {
bogdanm 0:9b334a45a8ff 434
bogdanm 0:9b334a45a8ff 435 __HAL_LOCK(htim);
bogdanm 0:9b334a45a8ff 436
bogdanm 0:9b334a45a8ff 437 /* Check parameters */
bogdanm 0:9b334a45a8ff 438 assert_param(IS_TIM_REMAP(htim->Instance,Remap));
bogdanm 0:9b334a45a8ff 439
bogdanm 0:9b334a45a8ff 440 /* Set the Timer remapping configuration */
bogdanm 0:9b334a45a8ff 441 htim->Instance->OR = Remap;
bogdanm 0:9b334a45a8ff 442
bogdanm 0:9b334a45a8ff 443 htim->State = HAL_TIM_STATE_READY;
bogdanm 0:9b334a45a8ff 444
bogdanm 0:9b334a45a8ff 445 __HAL_UNLOCK(htim);
bogdanm 0:9b334a45a8ff 446
bogdanm 0:9b334a45a8ff 447 return HAL_OK;
bogdanm 0:9b334a45a8ff 448 }
bogdanm 0:9b334a45a8ff 449
bogdanm 0:9b334a45a8ff 450 /**
bogdanm 0:9b334a45a8ff 451 * @}
bogdanm 0:9b334a45a8ff 452 */
bogdanm 0:9b334a45a8ff 453
bogdanm 0:9b334a45a8ff 454 /**
bogdanm 0:9b334a45a8ff 455 * @}
bogdanm 0:9b334a45a8ff 456 */
bogdanm 0:9b334a45a8ff 457
bogdanm 0:9b334a45a8ff 458 #endif /* HAL_TIM_MODULE_ENABLED */
bogdanm 0:9b334a45a8ff 459 /**
bogdanm 0:9b334a45a8ff 460 * @}
bogdanm 0:9b334a45a8ff 461 */
bogdanm 0:9b334a45a8ff 462
bogdanm 0:9b334a45a8ff 463 /**
bogdanm 0:9b334a45a8ff 464 * @}
bogdanm 0:9b334a45a8ff 465 */
bogdanm 0:9b334a45a8ff 466 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/