mbed-src - mbed library sources

Users » mbed_official » Code » mbed-src

mbed library sources

Dependents: Encrypted my_mbed lklk CyaSSL_DTLS_Cellular ... more

Superseded

This library was superseded by mbed-dev - https://os.mbed.com/users/mbed_official/code/mbed-dev/.

Development branch of the mbed library sources. This library is kept in synch with the latest changes from the mbed SDK and it is not guaranteed to work.

If you are looking for a stable and tested release, please import one of the official mbed library releases:

Import library mbed

The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.

targets/cmsis/TARGET_STM/TARGET_NUCLEO_F401RE/stm32f4xx_hal_tim.h@106:ced8cbb51063, 2014-02-26 (annotated)

Committer:: mbed_official
Date:: Wed Feb 26 09:45:12 2014 +0000
Revision:: 106:ced8cbb51063
Parent:: 87:085cde657901
Child:: 226:b062af740e40

Synchronized with git revision 4222735eff5868389433f0e9271976b39c8115cd



Full URL: https://github.com/mbedmicro/mbed/commit/4222735eff5868389433f0e9271976b39c8115cd/



[NUCLEO_xxx] Update STM32CubeF4 driver V1.0.0 + update license

Who changed what in which revision?

User	Revision	Line number	New contents of line
mbed_official	87:085cde657901	1	/**
mbed_official	87:085cde657901	2	******************************************************************************
mbed_official	87:085cde657901	3	* @file stm32f4xx_hal_tim.h
mbed_official	87:085cde657901	4	* @author MCD Application Team
mbed_official	106:ced8cbb51063	5	* @version V1.0.0
mbed_official	106:ced8cbb51063	6	* @date 18-February-2014
mbed_official	87:085cde657901	7	* @brief Header file of TIM HAL module.
mbed_official	87:085cde657901	8	******************************************************************************
mbed_official	87:085cde657901	9	* @attention
mbed_official	87:085cde657901	10	*
mbed_official	87:085cde657901	11	* <h2><center>© COPYRIGHT(c) 2014 STMicroelectronics</center></h2>
mbed_official	87:085cde657901	12	*
mbed_official	87:085cde657901	13	* Redistribution and use in source and binary forms, with or without modification,
mbed_official	87:085cde657901	14	* are permitted provided that the following conditions are met:
mbed_official	87:085cde657901	15	* 1. Redistributions of source code must retain the above copyright notice,
mbed_official	87:085cde657901	16	* this list of conditions and the following disclaimer.
mbed_official	87:085cde657901	17	* 2. Redistributions in binary form must reproduce the above copyright notice,
mbed_official	87:085cde657901	18	* this list of conditions and the following disclaimer in the documentation
mbed_official	87:085cde657901	19	* and/or other materials provided with the distribution.
mbed_official	87:085cde657901	20	* 3. Neither the name of STMicroelectronics nor the names of its contributors
mbed_official	87:085cde657901	21	* may be used to endorse or promote products derived from this software
mbed_official	87:085cde657901	22	* without specific prior written permission.
mbed_official	87:085cde657901	23	*
mbed_official	87:085cde657901	24	* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
mbed_official	87:085cde657901	25	* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
mbed_official	87:085cde657901	26	* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
mbed_official	87:085cde657901	27	* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
mbed_official	87:085cde657901	28	* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
mbed_official	87:085cde657901	29	* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
mbed_official	87:085cde657901	30	* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
mbed_official	87:085cde657901	31	* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
mbed_official	87:085cde657901	32	* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
mbed_official	87:085cde657901	33	* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
mbed_official	87:085cde657901	34	*
mbed_official	87:085cde657901	35	******************************************************************************
mbed_official	87:085cde657901	36	*/
mbed_official	87:085cde657901	37
mbed_official	87:085cde657901	38	/* Define to prevent recursive inclusion -------------------------------------*/
mbed_official	87:085cde657901	39	#ifndef __STM32F4xx_HAL_TIM_H
mbed_official	87:085cde657901	40	#define __STM32F4xx_HAL_TIM_H
mbed_official	87:085cde657901	41
mbed_official	87:085cde657901	42	#ifdef __cplusplus
mbed_official	87:085cde657901	43	extern "C" {
mbed_official	87:085cde657901	44	#endif
mbed_official	87:085cde657901	45
mbed_official	87:085cde657901	46	/* Includes ------------------------------------------------------------------*/
mbed_official	87:085cde657901	47	#include "stm32f4xx_hal_def.h"
mbed_official	87:085cde657901	48
mbed_official	87:085cde657901	49	/** @addtogroup STM32F4xx_HAL
mbed_official	87:085cde657901	50	* @{
mbed_official	87:085cde657901	51	*/
mbed_official	87:085cde657901	52
mbed_official	87:085cde657901	53	/** @addtogroup TIM
mbed_official	87:085cde657901	54	* @{
mbed_official	87:085cde657901	55	*/
mbed_official	87:085cde657901	56
mbed_official	87:085cde657901	57	/* Exported types ------------------------------------------------------------*/
mbed_official	87:085cde657901	58
mbed_official	87:085cde657901	59	/**
mbed_official	87:085cde657901	60	* @brief TIM Time base Configuration Structure definition
mbed_official	87:085cde657901	61	*/
mbed_official	87:085cde657901	62	typedef struct
mbed_official	87:085cde657901	63	{
mbed_official	87:085cde657901	64	uint32_t Prescaler; /*!< Specifies the prescaler value used to divide the TIM clock.
mbed_official	87:085cde657901	65	This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */
mbed_official	87:085cde657901	66
mbed_official	87:085cde657901	67	uint32_t CounterMode; /*!< Specifies the counter mode.
mbed_official	87:085cde657901	68	This parameter can be a value of @ref TIM_Counter_Mode */
mbed_official	87:085cde657901	69
mbed_official	87:085cde657901	70	uint32_t Period; /*!< Specifies the period value to be loaded into the active
mbed_official	87:085cde657901	71	Auto-Reload Register at the next update event.
mbed_official	87:085cde657901	72	This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF. */
mbed_official	87:085cde657901	73
mbed_official	87:085cde657901	74	uint32_t ClockDivision; /*!< Specifies the clock division.
mbed_official	87:085cde657901	75	This parameter can be a value of @ref TIM_ClockDivision */
mbed_official	87:085cde657901	76
mbed_official	87:085cde657901	77	uint32_t RepetitionCounter; /*!< Specifies the repetition counter value. Each time the RCR downcounter
mbed_official	87:085cde657901	78	reaches zero, an update event is generated and counting restarts
mbed_official	87:085cde657901	79	from the RCR value (N).
mbed_official	87:085cde657901	80	This means in PWM mode that (N+1) corresponds to:
mbed_official	87:085cde657901	81	- the number of PWM periods in edge-aligned mode
mbed_official	87:085cde657901	82	- the number of half PWM period in center-aligned mode
mbed_official	87:085cde657901	83	This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF.
mbed_official	87:085cde657901	84	@note This parameter is valid only for TIM1 and TIM8. */
mbed_official	87:085cde657901	85	} TIM_Base_InitTypeDef;
mbed_official	87:085cde657901	86
mbed_official	87:085cde657901	87	/**
mbed_official	87:085cde657901	88	* @brief TIM Output Compare Configuration Structure definition
mbed_official	87:085cde657901	89	*/
mbed_official	87:085cde657901	90
mbed_official	87:085cde657901	91	typedef struct
mbed_official	87:085cde657901	92	{
mbed_official	87:085cde657901	93	uint32_t OCMode; /*!< Specifies the TIM mode.
mbed_official	87:085cde657901	94	This parameter can be a value of @ref TIM_Output_Compare_and_PWM_modes */
mbed_official	87:085cde657901	95
mbed_official	87:085cde657901	96	uint32_t Pulse; /*!< Specifies the pulse value to be loaded into the Capture Compare Register.
mbed_official	87:085cde657901	97	This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */
mbed_official	87:085cde657901	98
mbed_official	87:085cde657901	99	uint32_t OCPolarity; /*!< Specifies the output polarity.
mbed_official	87:085cde657901	100	This parameter can be a value of @ref TIM_Output_Compare_Polarity */
mbed_official	87:085cde657901	101
mbed_official	87:085cde657901	102	uint32_t OCNPolarity; /*!< Specifies the complementary output polarity.
mbed_official	87:085cde657901	103	This parameter can be a value of @ref TIM_Output_Compare_N_Polarity
mbed_official	87:085cde657901	104	@note This parameter is valid only for TIM1 and TIM8. */
mbed_official	87:085cde657901	105
mbed_official	87:085cde657901	106	uint32_t OCFastMode; /*!< Specifies the Fast mode state.
mbed_official	87:085cde657901	107	This parameter can be a value of @ref TIM_Output_Fast_State
mbed_official	87:085cde657901	108	@note This parameter is valid only in PWM1 and PWM2 mode. */
mbed_official	87:085cde657901	109
mbed_official	87:085cde657901	110
mbed_official	87:085cde657901	111	uint32_t OCIdleState; /*!< Specifies the TIM Output Compare pin state during Idle state.
mbed_official	87:085cde657901	112	This parameter can be a value of @ref TIM_Output_Compare_Idle_State
mbed_official	87:085cde657901	113	@note This parameter is valid only for TIM1 and TIM8. */
mbed_official	87:085cde657901	114
mbed_official	87:085cde657901	115	uint32_t OCNIdleState; /*!< Specifies the TIM Output Compare pin state during Idle state.
mbed_official	87:085cde657901	116	This parameter can be a value of @ref TIM_Output_Compare_N_Idle_State
mbed_official	87:085cde657901	117	@note This parameter is valid only for TIM1 and TIM8. */
mbed_official	87:085cde657901	118	} TIM_OC_InitTypeDef;
mbed_official	87:085cde657901	119
mbed_official	87:085cde657901	120	/**
mbed_official	87:085cde657901	121	* @brief TIM One Pulse Mode Configuration Structure definition
mbed_official	87:085cde657901	122	*/
mbed_official	87:085cde657901	123	typedef struct
mbed_official	87:085cde657901	124	{
mbed_official	87:085cde657901	125	uint32_t OCMode; /*!< Specifies the TIM mode.
mbed_official	87:085cde657901	126	This parameter can be a value of @ref TIM_Output_Compare_and_PWM_modes */
mbed_official	87:085cde657901	127
mbed_official	87:085cde657901	128	uint32_t Pulse; /*!< Specifies the pulse value to be loaded into the Capture Compare Register.
mbed_official	87:085cde657901	129	This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */
mbed_official	87:085cde657901	130
mbed_official	87:085cde657901	131	uint32_t OCPolarity; /*!< Specifies the output polarity.
mbed_official	87:085cde657901	132	This parameter can be a value of @ref TIM_Output_Compare_Polarity */
mbed_official	87:085cde657901	133
mbed_official	87:085cde657901	134	uint32_t OCNPolarity; /*!< Specifies the complementary output polarity.
mbed_official	87:085cde657901	135	This parameter can be a value of @ref TIM_Output_Compare_N_Polarity
mbed_official	87:085cde657901	136	@note This parameter is valid only for TIM1 and TIM8. */
mbed_official	87:085cde657901	137
mbed_official	87:085cde657901	138	uint32_t OCIdleState; /*!< Specifies the TIM Output Compare pin state during Idle state.
mbed_official	87:085cde657901	139	This parameter can be a value of @ref TIM_Output_Compare_Idle_State
mbed_official	87:085cde657901	140	@note This parameter is valid only for TIM1 and TIM8. */
mbed_official	87:085cde657901	141
mbed_official	87:085cde657901	142	uint32_t OCNIdleState; /*!< Specifies the TIM Output Compare pin state during Idle state.
mbed_official	87:085cde657901	143	This parameter can be a value of @ref TIM_Output_Compare_N_Idle_State
mbed_official	87:085cde657901	144	@note This parameter is valid only for TIM1 and TIM8. */
mbed_official	87:085cde657901	145
mbed_official	87:085cde657901	146	uint32_t ICPolarity; /*!< Specifies the active edge of the input signal.
mbed_official	87:085cde657901	147	This parameter can be a value of @ref TIM_Input_Capture_Polarity */
mbed_official	87:085cde657901	148
mbed_official	87:085cde657901	149	uint32_t ICSelection; /*!< Specifies the input.
mbed_official	87:085cde657901	150	This parameter can be a value of @ref TIM_Input_Capture_Selection */
mbed_official	87:085cde657901	151
mbed_official	87:085cde657901	152	uint32_t ICFilter; /*!< Specifies the input capture filter.
mbed_official	87:085cde657901	153	This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
mbed_official	87:085cde657901	154	} TIM_OnePulse_InitTypeDef;
mbed_official	87:085cde657901	155
mbed_official	87:085cde657901	156
mbed_official	87:085cde657901	157	/**
mbed_official	87:085cde657901	158	* @brief TIM Input Capture Configuration Structure definition
mbed_official	87:085cde657901	159	*/
mbed_official	87:085cde657901	160
mbed_official	87:085cde657901	161	typedef struct
mbed_official	87:085cde657901	162	{
mbed_official	87:085cde657901	163	uint32_t ICPolarity; /*!< Specifies the active edge of the input signal.
mbed_official	87:085cde657901	164	This parameter can be a value of @ref TIM_Input_Capture_Polarity */
mbed_official	87:085cde657901	165
mbed_official	87:085cde657901	166	uint32_t ICSelection; /*!< Specifies the input.
mbed_official	87:085cde657901	167	This parameter can be a value of @ref TIM_Input_Capture_Selection */
mbed_official	87:085cde657901	168
mbed_official	87:085cde657901	169	uint32_t ICPrescaler; /*!< Specifies the Input Capture Prescaler.
mbed_official	87:085cde657901	170	This parameter can be a value of @ref TIM_Input_Capture_Prescaler */
mbed_official	87:085cde657901	171
mbed_official	87:085cde657901	172	uint32_t ICFilter; /*!< Specifies the input capture filter.
mbed_official	87:085cde657901	173	This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
mbed_official	87:085cde657901	174	} TIM_IC_InitTypeDef;
mbed_official	87:085cde657901	175
mbed_official	87:085cde657901	176	/**
mbed_official	87:085cde657901	177	* @brief TIM Encoder Configuration Structure definition
mbed_official	87:085cde657901	178	*/
mbed_official	87:085cde657901	179
mbed_official	87:085cde657901	180	typedef struct
mbed_official	87:085cde657901	181	{
mbed_official	87:085cde657901	182	uint32_t EncoderMode; /*!< Specifies the active edge of the input signal.
mbed_official	87:085cde657901	183	This parameter can be a value of @ref TIM_Encoder_Mode */
mbed_official	87:085cde657901	184
mbed_official	87:085cde657901	185	uint32_t IC1Polarity; /*!< Specifies the active edge of the input signal.
mbed_official	87:085cde657901	186	This parameter can be a value of @ref TIM_Input_Capture_Polarity */
mbed_official	87:085cde657901	187
mbed_official	87:085cde657901	188	uint32_t IC1Selection; /*!< Specifies the input.
mbed_official	87:085cde657901	189	This parameter can be a value of @ref TIM_Input_Capture_Selection */
mbed_official	87:085cde657901	190
mbed_official	87:085cde657901	191	uint32_t IC1Prescaler; /*!< Specifies the Input Capture Prescaler.
mbed_official	87:085cde657901	192	This parameter can be a value of @ref TIM_Input_Capture_Prescaler */
mbed_official	87:085cde657901	193
mbed_official	87:085cde657901	194	uint32_t IC1Filter; /*!< Specifies the input capture filter.
mbed_official	87:085cde657901	195	This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
mbed_official	87:085cde657901	196
mbed_official	87:085cde657901	197	uint32_t IC2Polarity; /*!< Specifies the active edge of the input signal.
mbed_official	87:085cde657901	198	This parameter can be a value of @ref TIM_Input_Capture_Polarity */
mbed_official	87:085cde657901	199
mbed_official	87:085cde657901	200	uint32_t IC2Selection; /*!< Specifies the input.
mbed_official	87:085cde657901	201	This parameter can be a value of @ref TIM_Input_Capture_Selection */
mbed_official	87:085cde657901	202
mbed_official	87:085cde657901	203	uint32_t IC2Prescaler; /*!< Specifies the Input Capture Prescaler.
mbed_official	87:085cde657901	204	This parameter can be a value of @ref TIM_Input_Capture_Prescaler */
mbed_official	87:085cde657901	205
mbed_official	87:085cde657901	206	uint32_t IC2Filter; /*!< Specifies the input capture filter.
mbed_official	87:085cde657901	207	This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
mbed_official	87:085cde657901	208	} TIM_Encoder_InitTypeDef;
mbed_official	87:085cde657901	209
mbed_official	87:085cde657901	210	/**
mbed_official	87:085cde657901	211	* @brief Clock Configuration Handle Structure definition
mbed_official	87:085cde657901	212	*/
mbed_official	87:085cde657901	213	typedef struct
mbed_official	87:085cde657901	214	{
mbed_official	87:085cde657901	215	uint32_t ClockSource; /*!< TIM clock sources
mbed_official	87:085cde657901	216	This parameter can be a value of @ref TIM_Clock_Source */
mbed_official	87:085cde657901	217	uint32_t ClockPolarity; /*!< TIM clock polarity
mbed_official	87:085cde657901	218	This parameter can be a value of @ref TIM_Clock_Polarity */
mbed_official	87:085cde657901	219	uint32_t ClockPrescaler; /*!< TIM clock prescaler
mbed_official	87:085cde657901	220	This parameter can be a value of @ref TIM_Clock_Prescaler */
mbed_official	87:085cde657901	221	uint32_t ClockFilter; /*!< TIM clock filter
mbed_official	87:085cde657901	222	This parameter can be a value of @ref TIM_Clock_Filter */
mbed_official	87:085cde657901	223	}TIM_ClockConfigTypeDef;
mbed_official	87:085cde657901	224
mbed_official	87:085cde657901	225	/**
mbed_official	87:085cde657901	226	* @brief Clear Input Configuration Handle Structure definition
mbed_official	87:085cde657901	227	*/
mbed_official	87:085cde657901	228	typedef struct
mbed_official	87:085cde657901	229	{
mbed_official	87:085cde657901	230	uint32_t ClearInputState; /*!< TIM clear Input state
mbed_official	87:085cde657901	231	This parameter can be ENABLE or DISABLE */
mbed_official	87:085cde657901	232	uint32_t ClearInputSource; /*!< TIM clear Input sources
mbed_official	87:085cde657901	233	This parameter can be a value of @ref TIM_ClearInput_Source */
mbed_official	87:085cde657901	234	uint32_t ClearInputPolarity; /*!< TIM Clear Input polarity
mbed_official	87:085cde657901	235	This parameter can be a value of @ref TIM_ClearInput_Polarity */
mbed_official	87:085cde657901	236	uint32_t ClearInputPrescaler; /*!< TIM Clear Input prescaler
mbed_official	87:085cde657901	237	This parameter can be a value of @ref TIM_ClearInput_Prescaler */
mbed_official	87:085cde657901	238	uint32_t ClearInputFilter; /*!< TIM Clear Input filter
mbed_official	87:085cde657901	239	This parameter can be a value of @ref TIM_ClearInput_Filter */
mbed_official	87:085cde657901	240	}TIM_ClearInputConfigTypeDef;
mbed_official	87:085cde657901	241
mbed_official	87:085cde657901	242	/**
mbed_official	87:085cde657901	243	* @brief TIM Slave configuration Structure definition
mbed_official	87:085cde657901	244	*/
mbed_official	87:085cde657901	245	typedef struct {
mbed_official	87:085cde657901	246	uint32_t SlaveMode; /*!< Slave mode selection
mbed_official	87:085cde657901	247	This parameter can be a value of @ref TIM_Slave_Mode */
mbed_official	87:085cde657901	248	uint32_t InputTrigger; /*!< Input Trigger source
mbed_official	87:085cde657901	249	This parameter can be a value of @ref TIM_Trigger_Selection */
mbed_official	87:085cde657901	250	uint32_t TriggerPolarity; /*!< Input Trigger polarity
mbed_official	87:085cde657901	251	This parameter can be a value of @ref TIM_Trigger_Polarity */
mbed_official	87:085cde657901	252	uint32_t TriggerPrescaler; /*!< Input trigger prescaler
mbed_official	87:085cde657901	253	This parameter can be a value of @ref TIM_Trigger_Prescaler */
mbed_official	87:085cde657901	254	uint32_t TriggerFilter; /*!< Input trigger filter
mbed_official	87:085cde657901	255	This parameter can be a value of @ref TIM_Trigger_Filter */
mbed_official	87:085cde657901	256
mbed_official	87:085cde657901	257	}TIM_SlaveConfigTypeDef;
mbed_official	87:085cde657901	258
mbed_official	87:085cde657901	259	/**
mbed_official	87:085cde657901	260	* @brief HAL State structures definition
mbed_official	87:085cde657901	261	*/
mbed_official	87:085cde657901	262	typedef enum
mbed_official	87:085cde657901	263	{
mbed_official	87:085cde657901	264	HAL_TIM_STATE_RESET = 0x00, /!< Peripheral not yet initialized or disabled /
mbed_official	87:085cde657901	265	HAL_TIM_STATE_READY = 0x01, /!< Peripheral Initialized and ready for use /
mbed_official	87:085cde657901	266	HAL_TIM_STATE_BUSY = 0x02, /!< An internal process is ongoing /
mbed_official	87:085cde657901	267	HAL_TIM_STATE_TIMEOUT = 0x03, /!< Timeout state /
mbed_official	87:085cde657901	268	HAL_TIM_STATE_ERROR = 0x04 /!< Reception process is ongoing /
mbed_official	87:085cde657901	269	}HAL_TIM_StateTypeDef;
mbed_official	87:085cde657901	270
mbed_official	87:085cde657901	271	/**
mbed_official	87:085cde657901	272	* @brief HAL Active channel structures definition
mbed_official	87:085cde657901	273	*/
mbed_official	87:085cde657901	274	typedef enum
mbed_official	87:085cde657901	275	{
mbed_official	87:085cde657901	276	HAL_TIM_ACTIVE_CHANNEL_1 = 0x01, /!< The active channel is 1 /
mbed_official	87:085cde657901	277	HAL_TIM_ACTIVE_CHANNEL_2 = 0x02, /!< The active channel is 2 /
mbed_official	87:085cde657901	278	HAL_TIM_ACTIVE_CHANNEL_3 = 0x04, /!< The active channel is 3 /
mbed_official	87:085cde657901	279	HAL_TIM_ACTIVE_CHANNEL_4 = 0x08, /!< The active channel is 4 /
mbed_official	87:085cde657901	280	HAL_TIM_ACTIVE_CHANNEL_CLEARED = 0x00 /!< All active channels cleared /
mbed_official	87:085cde657901	281	}HAL_TIM_ActiveChannel;
mbed_official	87:085cde657901	282
mbed_official	87:085cde657901	283	/**
mbed_official	87:085cde657901	284	* @brief TIM Time Base Handle Structure definition
mbed_official	87:085cde657901	285	*/
mbed_official	87:085cde657901	286	typedef struct
mbed_official	87:085cde657901	287	{
mbed_official	87:085cde657901	288	TIM_TypeDef Instance; /!< Register base address */
mbed_official	87:085cde657901	289	TIM_Base_InitTypeDef Init; /!< TIM Time Base required parameters /
mbed_official	87:085cde657901	290	HAL_TIM_ActiveChannel Channel; /!< Active channel /
mbed_official	87:085cde657901	291	DMA_HandleTypeDef hdma[7]; /!< DMA Handlers array
mbed_official	87:085cde657901	292	This array is accessed by a @ref DMA_Handle_index */
mbed_official	87:085cde657901	293	HAL_LockTypeDef Lock; /!< Locking object /
mbed_official	87:085cde657901	294	__IO HAL_TIM_StateTypeDef State; /!< TIM operation state /
mbed_official	87:085cde657901	295	}TIM_HandleTypeDef;
mbed_official	87:085cde657901	296
mbed_official	87:085cde657901	297	/* Exported constants --------------------------------------------------------*/
mbed_official	87:085cde657901	298	/** @defgroup TIM_Exported_Constants
mbed_official	87:085cde657901	299	* @{
mbed_official	87:085cde657901	300	*/
mbed_official	87:085cde657901	301
mbed_official	87:085cde657901	302	/** @defgroup TIM_Input_Channel_Polarity
mbed_official	87:085cde657901	303	* @{
mbed_official	87:085cde657901	304	*/
mbed_official	87:085cde657901	305	#define TIM_INPUTCHANNELPOLARITY_RISING ((uint32_t)0x00000000) /!< Polarity for TIx source /
mbed_official	87:085cde657901	306	#define TIM_INPUTCHANNELPOLARITY_FALLING (TIM_CCER_CC1P) /!< Polarity for TIx source /
mbed_official	87:085cde657901	307	#define TIM_INPUTCHANNELPOLARITY_BOTHEDGE (TIM_CCER_CC1P \| TIM_CCER_CC1NP) /!< Polarity for TIx source /
mbed_official	87:085cde657901	308	/**
mbed_official	87:085cde657901	309	* @}
mbed_official	87:085cde657901	310	*/
mbed_official	87:085cde657901	311
mbed_official	87:085cde657901	312	/** @defgroup TIM_ETR_Polarity
mbed_official	87:085cde657901	313	* @{
mbed_official	87:085cde657901	314	*/
mbed_official	87:085cde657901	315	#define TIM_ETRPOLARITY_INVERTED (TIM_SMCR_ETP) /!< Polarity for ETR source /
mbed_official	87:085cde657901	316	#define TIM_ETRPOLARITY_NONINVERTED ((uint32_t)0x0000) /!< Polarity for ETR source /
mbed_official	87:085cde657901	317	/**
mbed_official	87:085cde657901	318	* @}
mbed_official	87:085cde657901	319	*/
mbed_official	87:085cde657901	320
mbed_official	87:085cde657901	321	/** @defgroup TIM_ETR_Prescaler
mbed_official	87:085cde657901	322	* @{
mbed_official	87:085cde657901	323	*/
mbed_official	87:085cde657901	324	#define TIM_ETRPRESCALER_DIV1 ((uint32_t)0x0000) /!< No prescaler is used /
mbed_official	87:085cde657901	325	#define TIM_ETRPRESCALER_DIV2 (TIM_SMCR_ETPS_0) /!< ETR input source is divided by 2 /
mbed_official	87:085cde657901	326	#define TIM_ETRPRESCALER_DIV4 (TIM_SMCR_ETPS_1) /!< ETR input source is divided by 4 /
mbed_official	87:085cde657901	327	#define TIM_ETRPRESCALER_DIV8 (TIM_SMCR_ETPS) /!< ETR input source is divided by 8 /
mbed_official	87:085cde657901	328	/**
mbed_official	87:085cde657901	329	* @}
mbed_official	87:085cde657901	330	*/
mbed_official	87:085cde657901	331
mbed_official	87:085cde657901	332	/** @defgroup TIM_Counter_Mode
mbed_official	87:085cde657901	333	* @{
mbed_official	87:085cde657901	334	*/
mbed_official	87:085cde657901	335
mbed_official	87:085cde657901	336	#define TIM_COUNTERMODE_UP ((uint32_t)0x0000)
mbed_official	87:085cde657901	337	#define TIM_COUNTERMODE_DOWN TIM_CR1_DIR
mbed_official	87:085cde657901	338	#define TIM_COUNTERMODE_CENTERALIGNED1 TIM_CR1_CMS_0
mbed_official	87:085cde657901	339	#define TIM_COUNTERMODE_CENTERALIGNED2 TIM_CR1_CMS_1
mbed_official	87:085cde657901	340	#define TIM_COUNTERMODE_CENTERALIGNED3 TIM_CR1_CMS
mbed_official	87:085cde657901	341
mbed_official	87:085cde657901	342	#define IS_TIM_COUNTER_MODE(MODE) (((MODE) == TIM_COUNTERMODE_UP) \|\| \
mbed_official	87:085cde657901	343	((MODE) == TIM_COUNTERMODE_DOWN) \|\| \
mbed_official	87:085cde657901	344	((MODE) == TIM_COUNTERMODE_CENTERALIGNED1) \|\| \
mbed_official	87:085cde657901	345	((MODE) == TIM_COUNTERMODE_CENTERALIGNED2) \|\| \
mbed_official	87:085cde657901	346	((MODE) == TIM_COUNTERMODE_CENTERALIGNED3))
mbed_official	87:085cde657901	347	/**
mbed_official	87:085cde657901	348	* @}
mbed_official	87:085cde657901	349	*/
mbed_official	87:085cde657901	350
mbed_official	87:085cde657901	351	/** @defgroup TIM_ClockDivision
mbed_official	87:085cde657901	352	* @{
mbed_official	87:085cde657901	353	*/
mbed_official	87:085cde657901	354
mbed_official	87:085cde657901	355	#define TIM_CLOCKDIVISION_DIV1 ((uint32_t)0x0000)
mbed_official	87:085cde657901	356	#define TIM_CLOCKDIVISION_DIV2 (TIM_CR1_CKD_0)
mbed_official	87:085cde657901	357	#define TIM_CLOCKDIVISION_DIV4 (TIM_CR1_CKD_1)
mbed_official	87:085cde657901	358
mbed_official	87:085cde657901	359	#define IS_TIM_CLOCKDIVISION_DIV(DIV) (((DIV) == TIM_CLOCKDIVISION_DIV1) \|\| \
mbed_official	87:085cde657901	360	((DIV) == TIM_CLOCKDIVISION_DIV2) \|\| \
mbed_official	87:085cde657901	361	((DIV) == TIM_CLOCKDIVISION_DIV4))
mbed_official	87:085cde657901	362	/**
mbed_official	87:085cde657901	363	* @}
mbed_official	87:085cde657901	364	*/
mbed_official	87:085cde657901	365
mbed_official	87:085cde657901	366	/** @defgroup TIM_Output_Compare_and_PWM_modes
mbed_official	87:085cde657901	367	* @{
mbed_official	87:085cde657901	368	*/
mbed_official	87:085cde657901	369
mbed_official	87:085cde657901	370	#define TIM_OCMODE_TIMING ((uint32_t)0x0000)
mbed_official	87:085cde657901	371	#define TIM_OCMODE_ACTIVE (TIM_CCMR1_OC1M_0)
mbed_official	87:085cde657901	372	#define TIM_OCMODE_INACTIVE (TIM_CCMR1_OC1M_1)
mbed_official	87:085cde657901	373	#define TIM_OCMODE_TOGGLE (TIM_CCMR1_OC1M_0 \| TIM_CCMR1_OC1M_1)
mbed_official	87:085cde657901	374	#define TIM_OCMODE_PWM1 (TIM_CCMR1_OC1M_1 \| TIM_CCMR1_OC1M_2)
mbed_official	87:085cde657901	375	#define TIM_OCMODE_PWM2 (TIM_CCMR1_OC1M)
mbed_official	87:085cde657901	376	#define TIM_OCMODE_FORCED_ACTIVE (TIM_CCMR1_OC1M_0 \| TIM_CCMR1_OC1M_2)
mbed_official	87:085cde657901	377	#define TIM_OCMODE_FORCED_INACTIVE (TIM_CCMR1_OC1M_2)
mbed_official	87:085cde657901	378
mbed_official	87:085cde657901	379	#define IS_TIM_PWM_MODE(MODE) (((MODE) == TIM_OCMODE_PWM1) \|\| \
mbed_official	87:085cde657901	380	((MODE) == TIM_OCMODE_PWM2))
mbed_official	87:085cde657901	381
mbed_official	87:085cde657901	382	#define IS_TIM_OC_MODE(MODE) (((MODE) == TIM_OCMODE_TIMING) \|\| \
mbed_official	87:085cde657901	383	((MODE) == TIM_OCMODE_ACTIVE) \|\| \
mbed_official	87:085cde657901	384	((MODE) == TIM_OCMODE_INACTIVE) \|\| \
mbed_official	87:085cde657901	385	((MODE) == TIM_OCMODE_TOGGLE) \|\| \
mbed_official	87:085cde657901	386	((MODE) == TIM_OCMODE_FORCED_ACTIVE) \|\| \
mbed_official	87:085cde657901	387	((MODE) == TIM_OCMODE_FORCED_INACTIVE))
mbed_official	87:085cde657901	388	/**
mbed_official	87:085cde657901	389	* @}
mbed_official	87:085cde657901	390	*/
mbed_official	87:085cde657901	391
mbed_official	87:085cde657901	392	/** @defgroup TIM_Output_Compare_State
mbed_official	87:085cde657901	393	* @{
mbed_official	87:085cde657901	394	*/
mbed_official	87:085cde657901	395
mbed_official	87:085cde657901	396	#define TIM_OUTPUTSTATE_DISABLE ((uint32_t)0x0000)
mbed_official	87:085cde657901	397	#define TIM_OUTPUTSTATE_ENABLE (TIM_CCER_CC1E)
mbed_official	87:085cde657901	398
mbed_official	87:085cde657901	399	#define IS_TIM_OUTPUT_STATE(STATE) (((STATE) == TIM_OUTPUTSTATE_DISABLE) \|\| \
mbed_official	87:085cde657901	400	((STATE) == TIM_OUTPUTSTATE_ENABLE))
mbed_official	87:085cde657901	401	/**
mbed_official	87:085cde657901	402	* @}
mbed_official	87:085cde657901	403	*/
mbed_official	87:085cde657901	404	/** @defgroup TIM_Output_Fast_State
mbed_official	87:085cde657901	405	* @{
mbed_official	87:085cde657901	406	*/
mbed_official	87:085cde657901	407	#define TIM_OCFAST_DISABLE ((uint32_t)0x0000)
mbed_official	87:085cde657901	408	#define TIM_OCFAST_ENABLE (TIM_CCMR1_OC1FE)
mbed_official	87:085cde657901	409
mbed_official	87:085cde657901	410	#define IS_TIM_FAST_STATE(STATE) (((STATE) == TIM_OCFAST_DISABLE) \|\| \
mbed_official	87:085cde657901	411	((STATE) == TIM_OCFAST_ENABLE))
mbed_official	87:085cde657901	412	/**
mbed_official	87:085cde657901	413	* @}
mbed_official	87:085cde657901	414	*/
mbed_official	87:085cde657901	415	/** @defgroup TIM_Output_Compare_N_State
mbed_official	87:085cde657901	416	* @{
mbed_official	87:085cde657901	417	*/
mbed_official	87:085cde657901	418
mbed_official	87:085cde657901	419	#define TIM_OUTPUTNSTATE_DISABLE ((uint32_t)0x0000)
mbed_official	87:085cde657901	420	#define TIM_OUTPUTNSTATE_ENABLE (TIM_CCER_CC1NE)
mbed_official	87:085cde657901	421
mbed_official	87:085cde657901	422	#define IS_TIM_OUTPUTN_STATE(STATE) (((STATE) == TIM_OUTPUTNSTATE_DISABLE) \|\| \
mbed_official	87:085cde657901	423	((STATE) == TIM_OUTPUTNSTATE_ENABLE))
mbed_official	87:085cde657901	424	/**
mbed_official	87:085cde657901	425	* @}
mbed_official	87:085cde657901	426	*/
mbed_official	87:085cde657901	427
mbed_official	87:085cde657901	428	/** @defgroup TIM_Output_Compare_Polarity
mbed_official	87:085cde657901	429	* @{
mbed_official	87:085cde657901	430	*/
mbed_official	87:085cde657901	431
mbed_official	87:085cde657901	432	#define TIM_OCPOLARITY_HIGH ((uint32_t)0x0000)
mbed_official	87:085cde657901	433	#define TIM_OCPOLARITY_LOW (TIM_CCER_CC1P)
mbed_official	87:085cde657901	434
mbed_official	87:085cde657901	435	#define IS_TIM_OC_POLARITY(POLARITY) (((POLARITY) == TIM_OCPOLARITY_HIGH) \|\| \
mbed_official	87:085cde657901	436	((POLARITY) == TIM_OCPOLARITY_LOW))
mbed_official	87:085cde657901	437	/**
mbed_official	87:085cde657901	438	* @}
mbed_official	87:085cde657901	439	*/
mbed_official	87:085cde657901	440
mbed_official	87:085cde657901	441	/** @defgroup TIM_Output_Compare_N_Polarity
mbed_official	87:085cde657901	442	* @{
mbed_official	87:085cde657901	443	*/
mbed_official	87:085cde657901	444
mbed_official	87:085cde657901	445	#define TIM_OCNPOLARITY_HIGH ((uint32_t)0x0000)
mbed_official	87:085cde657901	446	#define TIM_OCNPOLARITY_LOW (TIM_CCER_CC1NP)
mbed_official	87:085cde657901	447
mbed_official	87:085cde657901	448	#define IS_TIM_OCN_POLARITY(POLARITY) (((POLARITY) == TIM_OCNPOLARITY_HIGH) \|\| \
mbed_official	87:085cde657901	449	((POLARITY) == TIM_OCNPOLARITY_LOW))
mbed_official	87:085cde657901	450	/**
mbed_official	87:085cde657901	451	* @}
mbed_official	87:085cde657901	452	*/
mbed_official	87:085cde657901	453
mbed_official	87:085cde657901	454	/** @defgroup TIM_Output_Compare_Idle_State
mbed_official	87:085cde657901	455	* @{
mbed_official	87:085cde657901	456	*/
mbed_official	87:085cde657901	457
mbed_official	87:085cde657901	458	#define TIM_OCIDLESTATE_SET (TIM_CR2_OIS1)
mbed_official	87:085cde657901	459	#define TIM_OCIDLESTATE_RESET ((uint32_t)0x0000)
mbed_official	87:085cde657901	460	#define IS_TIM_OCIDLE_STATE(STATE) (((STATE) == TIM_OCIDLESTATE_SET) \|\| \
mbed_official	87:085cde657901	461	((STATE) == TIM_OCIDLESTATE_RESET))
mbed_official	87:085cde657901	462	/**
mbed_official	87:085cde657901	463	* @}
mbed_official	87:085cde657901	464	*/
mbed_official	87:085cde657901	465
mbed_official	87:085cde657901	466	/** @defgroup TIM_Output_Compare_N_Idle_State
mbed_official	87:085cde657901	467	* @{
mbed_official	87:085cde657901	468	*/
mbed_official	87:085cde657901	469
mbed_official	87:085cde657901	470	#define TIM_OCNIDLESTATE_SET (TIM_CR2_OIS1N)
mbed_official	87:085cde657901	471	#define TIM_OCNIDLESTATE_RESET ((uint32_t)0x0000)
mbed_official	87:085cde657901	472	#define IS_TIM_OCNIDLE_STATE(STATE) (((STATE) == TIM_OCNIDLESTATE_SET) \|\| \
mbed_official	87:085cde657901	473	((STATE) == TIM_OCNIDLESTATE_RESET))
mbed_official	87:085cde657901	474	/**
mbed_official	87:085cde657901	475	* @}
mbed_official	87:085cde657901	476	*/
mbed_official	87:085cde657901	477
mbed_official	87:085cde657901	478	/** @defgroup TIM_Channel
mbed_official	87:085cde657901	479	* @{
mbed_official	87:085cde657901	480	*/
mbed_official	87:085cde657901	481
mbed_official	87:085cde657901	482	#define TIM_CHANNEL_1 ((uint32_t)0x0000)
mbed_official	87:085cde657901	483	#define TIM_CHANNEL_2 ((uint32_t)0x0004)
mbed_official	87:085cde657901	484	#define TIM_CHANNEL_3 ((uint32_t)0x0008)
mbed_official	87:085cde657901	485	#define TIM_CHANNEL_4 ((uint32_t)0x000C)
mbed_official	87:085cde657901	486	#define TIM_CHANNEL_ALL ((uint32_t)0x0018)
mbed_official	87:085cde657901	487
mbed_official	87:085cde657901	488	#define IS_TIM_CHANNELS(CHANNEL) (((CHANNEL) == TIM_CHANNEL_1) \|\| \
mbed_official	87:085cde657901	489	((CHANNEL) == TIM_CHANNEL_2) \|\| \
mbed_official	87:085cde657901	490	((CHANNEL) == TIM_CHANNEL_3) \|\| \
mbed_official	87:085cde657901	491	((CHANNEL) == TIM_CHANNEL_4) \|\| \
mbed_official	87:085cde657901	492	((CHANNEL) == TIM_CHANNEL_ALL))
mbed_official	87:085cde657901	493
mbed_official	87:085cde657901	494	#define IS_TIM_PWMI_CHANNELS(CHANNEL) (((CHANNEL) == TIM_CHANNEL_1) \|\| \
mbed_official	87:085cde657901	495	((CHANNEL) == TIM_CHANNEL_2))
mbed_official	87:085cde657901	496
mbed_official	87:085cde657901	497	#define IS_TIM_OPM_CHANNELS(CHANNEL) (((CHANNEL) == TIM_CHANNEL_1) \|\| \
mbed_official	87:085cde657901	498	((CHANNEL) == TIM_CHANNEL_2))
mbed_official	87:085cde657901	499
mbed_official	87:085cde657901	500	#define IS_TIM_COMPLEMENTARY_CHANNELS(CHANNEL) (((CHANNEL) == TIM_CHANNEL_1) \|\| \
mbed_official	87:085cde657901	501	((CHANNEL) == TIM_CHANNEL_2) \|\| \
mbed_official	87:085cde657901	502	((CHANNEL) == TIM_CHANNEL_3))
mbed_official	87:085cde657901	503	/**
mbed_official	87:085cde657901	504	* @}
mbed_official	87:085cde657901	505	*/
mbed_official	87:085cde657901	506
mbed_official	87:085cde657901	507
mbed_official	87:085cde657901	508	/** @defgroup TIM_Input_Capture_Polarity
mbed_official	87:085cde657901	509	* @{
mbed_official	87:085cde657901	510	*/
mbed_official	87:085cde657901	511
mbed_official	87:085cde657901	512	#define TIM_ICPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING
mbed_official	87:085cde657901	513	#define TIM_ICPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING
mbed_official	87:085cde657901	514	#define TIM_ICPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE
mbed_official	87:085cde657901	515
mbed_official	87:085cde657901	516	#define IS_TIM_IC_POLARITY(POLARITY) (((POLARITY) == TIM_ICPOLARITY_RISING) \|\| \
mbed_official	87:085cde657901	517	((POLARITY) == TIM_ICPOLARITY_FALLING) \|\| \
mbed_official	87:085cde657901	518	((POLARITY) == TIM_ICPOLARITY_BOTHEDGE))
mbed_official	87:085cde657901	519	/**
mbed_official	87:085cde657901	520	* @}
mbed_official	87:085cde657901	521	*/
mbed_official	87:085cde657901	522
mbed_official	87:085cde657901	523	/** @defgroup TIM_Input_Capture_Selection
mbed_official	87:085cde657901	524	* @{
mbed_official	87:085cde657901	525	*/
mbed_official	87:085cde657901	526
mbed_official	87:085cde657901	527	#define TIM_ICSELECTION_DIRECTTI (TIM_CCMR1_CC1S_0) /*!< TIM Input 1, 2, 3 or 4 is selected to be
mbed_official	87:085cde657901	528	connected to IC1, IC2, IC3 or IC4, respectively */
mbed_official	87:085cde657901	529	#define TIM_ICSELECTION_INDIRECTTI (TIM_CCMR1_CC1S_1) /*!< TIM Input 1, 2, 3 or 4 is selected to be
mbed_official	87:085cde657901	530	connected to IC2, IC1, IC4 or IC3, respectively */
mbed_official	87:085cde657901	531	#define TIM_ICSELECTION_TRC (TIM_CCMR1_CC1S) /!< TIM Input 1, 2, 3 or 4 is selected to be connected to TRC /
mbed_official	87:085cde657901	532
mbed_official	87:085cde657901	533	#define IS_TIM_IC_SELECTION(SELECTION) (((SELECTION) == TIM_ICSELECTION_DIRECTTI) \|\| \
mbed_official	87:085cde657901	534	((SELECTION) == TIM_ICSELECTION_INDIRECTTI) \|\| \
mbed_official	87:085cde657901	535	((SELECTION) == TIM_ICSELECTION_TRC))
mbed_official	87:085cde657901	536	/**
mbed_official	87:085cde657901	537	* @}
mbed_official	87:085cde657901	538	*/
mbed_official	87:085cde657901	539
mbed_official	87:085cde657901	540	/** @defgroup TIM_Input_Capture_Prescaler
mbed_official	87:085cde657901	541	* @{
mbed_official	87:085cde657901	542	*/
mbed_official	87:085cde657901	543
mbed_official	87:085cde657901	544	#define TIM_ICPSC_DIV1 ((uint32_t)0x0000) /!< Capture performed each time an edge is detected on the capture input /
mbed_official	87:085cde657901	545	#define TIM_ICPSC_DIV2 (TIM_CCMR1_IC1PSC_0) /!< Capture performed once every 2 events /
mbed_official	87:085cde657901	546	#define TIM_ICPSC_DIV4 (TIM_CCMR1_IC1PSC_1) /!< Capture performed once every 4 events /
mbed_official	87:085cde657901	547	#define TIM_ICPSC_DIV8 (TIM_CCMR1_IC1PSC) /!< Capture performed once every 8 events /
mbed_official	87:085cde657901	548
mbed_official	87:085cde657901	549	#define IS_TIM_IC_PRESCALER(PRESCALER) (((PRESCALER) == TIM_ICPSC_DIV1) \|\| \
mbed_official	87:085cde657901	550	((PRESCALER) == TIM_ICPSC_DIV2) \|\| \
mbed_official	87:085cde657901	551	((PRESCALER) == TIM_ICPSC_DIV4) \|\| \
mbed_official	87:085cde657901	552	((PRESCALER) == TIM_ICPSC_DIV8))
mbed_official	87:085cde657901	553	/**
mbed_official	87:085cde657901	554	* @}
mbed_official	87:085cde657901	555	*/
mbed_official	87:085cde657901	556
mbed_official	87:085cde657901	557	/** @defgroup TIM_One_Pulse_Mode
mbed_official	87:085cde657901	558	* @{
mbed_official	87:085cde657901	559	*/
mbed_official	87:085cde657901	560
mbed_official	87:085cde657901	561	#define TIM_OPMODE_SINGLE (TIM_CR1_OPM)
mbed_official	87:085cde657901	562	#define TIM_OPMODE_REPETITIVE ((uint32_t)0x0000)
mbed_official	87:085cde657901	563	#define IS_TIM_OPM_MODE(MODE) (((MODE) == TIM_OPMODE_SINGLE) \|\| \
mbed_official	87:085cde657901	564	((MODE) == TIM_OPMODE_REPETITIVE))
mbed_official	87:085cde657901	565	/**
mbed_official	87:085cde657901	566	* @}
mbed_official	87:085cde657901	567	*/
mbed_official	87:085cde657901	568	/** @defgroup TIM_Encoder_Mode
mbed_official	87:085cde657901	569	* @{
mbed_official	87:085cde657901	570	*/
mbed_official	87:085cde657901	571	#define TIM_ENCODERMODE_TI1 (TIM_SMCR_SMS_0)
mbed_official	87:085cde657901	572	#define TIM_ENCODERMODE_TI2 (TIM_SMCR_SMS_1)
mbed_official	87:085cde657901	573	#define TIM_ENCODERMODE_TI12 (TIM_SMCR_SMS_1 \| TIM_SMCR_SMS_0)
mbed_official	87:085cde657901	574	#define IS_TIM_ENCODER_MODE(MODE) (((MODE) == TIM_ENCODERMODE_TI1) \|\| \
mbed_official	87:085cde657901	575	((MODE) == TIM_ENCODERMODE_TI2) \|\| \
mbed_official	87:085cde657901	576	((MODE) == TIM_ENCODERMODE_TI12))
mbed_official	87:085cde657901	577	/**
mbed_official	87:085cde657901	578	* @}
mbed_official	87:085cde657901	579	*/
mbed_official	87:085cde657901	580	/** @defgroup TIM_Interrupt_definition
mbed_official	87:085cde657901	581	* @{
mbed_official	87:085cde657901	582	*/
mbed_official	87:085cde657901	583	#define TIM_IT_UPDATE (TIM_DIER_UIE)
mbed_official	87:085cde657901	584	#define TIM_IT_CC1 (TIM_DIER_CC1IE)
mbed_official	87:085cde657901	585	#define TIM_IT_CC2 (TIM_DIER_CC2IE)
mbed_official	87:085cde657901	586	#define TIM_IT_CC3 (TIM_DIER_CC3IE)
mbed_official	87:085cde657901	587	#define TIM_IT_CC4 (TIM_DIER_CC4IE)
mbed_official	87:085cde657901	588	#define TIM_IT_COM (TIM_DIER_COMIE)
mbed_official	87:085cde657901	589	#define TIM_IT_TRIGGER (TIM_DIER_TIE)
mbed_official	87:085cde657901	590	#define TIM_IT_BREAK (TIM_DIER_BIE)
mbed_official	87:085cde657901	591
mbed_official	87:085cde657901	592	#define IS_TIM_IT(IT) ((((IT) & 0xFFFFFF00) == 0x00000000) && ((IT) != 0x00000000))
mbed_official	87:085cde657901	593
mbed_official	87:085cde657901	594	#define IS_TIM_GET_IT(IT) (((IT) == TIM_IT_UPDATE) \|\| \
mbed_official	87:085cde657901	595	((IT) == TIM_IT_CC1) \|\| \
mbed_official	87:085cde657901	596	((IT) == TIM_IT_CC2) \|\| \
mbed_official	87:085cde657901	597	((IT) == TIM_IT_CC3) \|\| \
mbed_official	87:085cde657901	598	((IT) == TIM_IT_CC4) \|\| \
mbed_official	87:085cde657901	599	((IT) == TIM_IT_COM) \|\| \
mbed_official	87:085cde657901	600	((IT) == TIM_IT_TRIGGER) \|\| \
mbed_official	87:085cde657901	601	((IT) == TIM_IT_BREAK))
mbed_official	87:085cde657901	602	/**
mbed_official	87:085cde657901	603	* @}
mbed_official	87:085cde657901	604	*/
mbed_official	87:085cde657901	605	#define TIM_COMMUTATION_TRGI (TIM_CR2_CCUS)
mbed_official	87:085cde657901	606	#define TIM_COMMUTATION_SOFTWARE ((uint32_t)0x0000)
mbed_official	87:085cde657901	607
mbed_official	87:085cde657901	608	/** @defgroup TIM_DMA_sources
mbed_official	87:085cde657901	609	* @{
mbed_official	87:085cde657901	610	*/
mbed_official	87:085cde657901	611
mbed_official	87:085cde657901	612	#define TIM_DMA_UPDATE (TIM_DIER_UDE)
mbed_official	87:085cde657901	613	#define TIM_DMA_CC1 (TIM_DIER_CC1DE)
mbed_official	87:085cde657901	614	#define TIM_DMA_CC2 (TIM_DIER_CC2DE)
mbed_official	87:085cde657901	615	#define TIM_DMA_CC3 (TIM_DIER_CC3DE)
mbed_official	87:085cde657901	616	#define TIM_DMA_CC4 (TIM_DIER_CC4DE)
mbed_official	87:085cde657901	617	#define TIM_DMA_COM (TIM_DIER_COMDE)
mbed_official	87:085cde657901	618	#define TIM_DMA_TRIGGER (TIM_DIER_TDE)
mbed_official	87:085cde657901	619	#define IS_TIM_DMA_SOURCE(SOURCE) ((((SOURCE) & 0xFFFF80FF) == 0x00000000) && ((SOURCE) != 0x00000000))
mbed_official	87:085cde657901	620
mbed_official	87:085cde657901	621	/**
mbed_official	87:085cde657901	622	* @}
mbed_official	87:085cde657901	623	*/
mbed_official	87:085cde657901	624
mbed_official	87:085cde657901	625	/** @defgroup TIM_Event_Source
mbed_official	87:085cde657901	626	* @{
mbed_official	87:085cde657901	627	*/
mbed_official	87:085cde657901	628
mbed_official	87:085cde657901	629	#define TIM_EventSource_Update TIM_EGR_UG
mbed_official	87:085cde657901	630	#define TIM_EventSource_CC1 TIM_EGR_CC1G
mbed_official	87:085cde657901	631	#define TIM_EventSource_CC2 TIM_EGR_CC2G
mbed_official	87:085cde657901	632	#define TIM_EventSource_CC3 TIM_EGR_CC3G
mbed_official	87:085cde657901	633	#define TIM_EventSource_CC4 TIM_EGR_CC4G
mbed_official	87:085cde657901	634	#define TIM_EventSource_COM TIM_EGR_COMG
mbed_official	87:085cde657901	635	#define TIM_EventSource_Trigger TIM_EGR_TG
mbed_official	87:085cde657901	636	#define TIM_EventSource_Break TIM_EGR_BG
mbed_official	87:085cde657901	637	#define IS_TIM_EVENT_SOURCE(SOURCE) ((((SOURCE) & 0xFFFFFF00) == 0x00000000) && ((SOURCE) != 0x00000000))
mbed_official	87:085cde657901	638
mbed_official	87:085cde657901	639	/**
mbed_official	87:085cde657901	640	* @}
mbed_official	87:085cde657901	641	*/
mbed_official	87:085cde657901	642
mbed_official	87:085cde657901	643	/** @defgroup TIM_Flag_definition
mbed_official	87:085cde657901	644	* @{
mbed_official	87:085cde657901	645	*/
mbed_official	87:085cde657901	646
mbed_official	87:085cde657901	647	#define TIM_FLAG_UPDATE (TIM_SR_UIF)
mbed_official	87:085cde657901	648	#define TIM_FLAG_CC1 (TIM_SR_CC1IF)
mbed_official	87:085cde657901	649	#define TIM_FLAG_CC2 (TIM_SR_CC2IF)
mbed_official	87:085cde657901	650	#define TIM_FLAG_CC3 (TIM_SR_CC3IF)
mbed_official	87:085cde657901	651	#define TIM_FLAG_CC4 (TIM_SR_CC4IF)
mbed_official	87:085cde657901	652	#define TIM_FLAG_COM (TIM_SR_COMIF)
mbed_official	87:085cde657901	653	#define TIM_FLAG_TRIGGER (TIM_SR_TIF)
mbed_official	87:085cde657901	654	#define TIM_FLAG_BREAK (TIM_SR_BIF)
mbed_official	87:085cde657901	655	#define TIM_FLAG_CC1OF (TIM_SR_CC1OF)
mbed_official	87:085cde657901	656	#define TIM_FLAG_CC2OF (TIM_SR_CC2OF)
mbed_official	87:085cde657901	657	#define TIM_FLAG_CC3OF (TIM_SR_CC3OF)
mbed_official	87:085cde657901	658	#define TIM_FLAG_CC4OF (TIM_SR_CC4OF)
mbed_official	87:085cde657901	659
mbed_official	87:085cde657901	660	#define IS_TIM_FLAG(FLAG) (((FLAG) == TIM_FLAG_UPDATE) \|\| \
mbed_official	87:085cde657901	661	((FLAG) == TIM_FLAG_CC1) \|\| \
mbed_official	87:085cde657901	662	((FLAG) == TIM_FLAG_CC2) \|\| \
mbed_official	87:085cde657901	663	((FLAG) == TIM_FLAG_CC3) \|\| \
mbed_official	87:085cde657901	664	((FLAG) == TIM_FLAG_CC4) \|\| \
mbed_official	87:085cde657901	665	((FLAG) == TIM_FLAG_COM) \|\| \
mbed_official	87:085cde657901	666	((FLAG) == TIM_FLAG_TRIGGER) \|\| \
mbed_official	87:085cde657901	667	((FLAG) == TIM_FLAG_BREAK) \|\| \
mbed_official	87:085cde657901	668	((FLAG) == TIM_FLAG_CC1OF) \|\| \
mbed_official	87:085cde657901	669	((FLAG) == TIM_FLAG_CC2OF) \|\| \
mbed_official	87:085cde657901	670	((FLAG) == TIM_FLAG_CC3OF) \|\| \
mbed_official	87:085cde657901	671	((FLAG) == TIM_FLAG_CC4OF))
mbed_official	87:085cde657901	672	/**
mbed_official	87:085cde657901	673	* @}
mbed_official	87:085cde657901	674	*/
mbed_official	87:085cde657901	675
mbed_official	87:085cde657901	676	/** @defgroup TIM_Clock_Source
mbed_official	87:085cde657901	677	* @{
mbed_official	87:085cde657901	678	*/
mbed_official	87:085cde657901	679	#define TIM_CLOCKSOURCE_ETRMODE2 (TIM_SMCR_ETPS_1)
mbed_official	87:085cde657901	680	#define TIM_CLOCKSOURCE_INTERNAL (TIM_SMCR_ETPS_0)
mbed_official	87:085cde657901	681	#define TIM_CLOCKSOURCE_ITR0 ((uint32_t)0x0000)
mbed_official	87:085cde657901	682	#define TIM_CLOCKSOURCE_ITR1 (TIM_SMCR_TS_0)
mbed_official	87:085cde657901	683	#define TIM_CLOCKSOURCE_ITR2 (TIM_SMCR_TS_1)
mbed_official	87:085cde657901	684	#define TIM_CLOCKSOURCE_ITR3 (TIM_SMCR_TS_0 \| TIM_SMCR_TS_1)
mbed_official	87:085cde657901	685	#define TIM_CLOCKSOURCE_TI1ED (TIM_SMCR_TS_2)
mbed_official	87:085cde657901	686	#define TIM_CLOCKSOURCE_TI1 (TIM_SMCR_TS_0 \| TIM_SMCR_TS_2)
mbed_official	87:085cde657901	687	#define TIM_CLOCKSOURCE_TI2 (TIM_SMCR_TS_1 \| TIM_SMCR_TS_2)
mbed_official	87:085cde657901	688	#define TIM_CLOCKSOURCE_ETRMODE1 (TIM_SMCR_TS)
mbed_official	87:085cde657901	689
mbed_official	87:085cde657901	690	#define IS_TIM_CLOCKSOURCE(CLOCK) (((CLOCK) == TIM_CLOCKSOURCE_INTERNAL) \|\| \
mbed_official	87:085cde657901	691	((CLOCK) == TIM_CLOCKSOURCE_ETRMODE2) \|\| \
mbed_official	87:085cde657901	692	((CLOCK) == TIM_CLOCKSOURCE_ITR0) \|\| \
mbed_official	87:085cde657901	693	((CLOCK) == TIM_CLOCKSOURCE_ITR1) \|\| \
mbed_official	87:085cde657901	694	((CLOCK) == TIM_CLOCKSOURCE_ITR2) \|\| \
mbed_official	87:085cde657901	695	((CLOCK) == TIM_CLOCKSOURCE_ITR3) \|\| \
mbed_official	87:085cde657901	696	((CLOCK) == TIM_CLOCKSOURCE_TI1ED) \|\| \
mbed_official	87:085cde657901	697	((CLOCK) == TIM_CLOCKSOURCE_TI1) \|\| \
mbed_official	87:085cde657901	698	((CLOCK) == TIM_CLOCKSOURCE_TI2) \|\| \
mbed_official	87:085cde657901	699	((CLOCK) == TIM_CLOCKSOURCE_ETRMODE1))
mbed_official	87:085cde657901	700	/**
mbed_official	87:085cde657901	701	* @}
mbed_official	87:085cde657901	702	*/
mbed_official	87:085cde657901	703
mbed_official	87:085cde657901	704	/** @defgroup TIM_Clock_Polarity
mbed_official	87:085cde657901	705	* @{
mbed_official	87:085cde657901	706	*/
mbed_official	87:085cde657901	707	#define TIM_CLOCKPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED /!< Polarity for ETRx clock sources /
mbed_official	87:085cde657901	708	#define TIM_CLOCKPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED /!< Polarity for ETRx clock sources /
mbed_official	87:085cde657901	709	#define TIM_CLOCKPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING /!< Polarity for TIx clock sources /
mbed_official	87:085cde657901	710	#define TIM_CLOCKPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING /!< Polarity for TIx clock sources /
mbed_official	87:085cde657901	711	#define TIM_CLOCKPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE /!< Polarity for TIx clock sources /
mbed_official	87:085cde657901	712
mbed_official	87:085cde657901	713	#define IS_TIM_CLOCKPOLARITY(POLARITY) (((POLARITY) == TIM_CLOCKPOLARITY_INVERTED) \|\| \
mbed_official	87:085cde657901	714	((POLARITY) == TIM_CLOCKPOLARITY_NONINVERTED) \|\| \
mbed_official	87:085cde657901	715	((POLARITY) == TIM_CLOCKPOLARITY_RISING) \|\| \
mbed_official	87:085cde657901	716	((POLARITY) == TIM_CLOCKPOLARITY_FALLING) \|\| \
mbed_official	87:085cde657901	717	((POLARITY) == TIM_CLOCKPOLARITY_BOTHEDGE))
mbed_official	87:085cde657901	718	/**
mbed_official	87:085cde657901	719	* @}
mbed_official	87:085cde657901	720	*/
mbed_official	87:085cde657901	721	/** @defgroup TIM_Clock_Prescaler
mbed_official	87:085cde657901	722	* @{
mbed_official	87:085cde657901	723	*/
mbed_official	87:085cde657901	724	#define TIM_CLOCKPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1 /!< No prescaler is used /
mbed_official	87:085cde657901	725	#define TIM_CLOCKPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2 /!< Prescaler for External ETR Clock: Capture performed once every 2 events. /
mbed_official	87:085cde657901	726	#define TIM_CLOCKPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4 /!< Prescaler for External ETR Clock: Capture performed once every 4 events. /
mbed_official	87:085cde657901	727	#define TIM_CLOCKPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8 /!< Prescaler for External ETR Clock: Capture performed once every 8 events. /
mbed_official	87:085cde657901	728
mbed_official	87:085cde657901	729	#define IS_TIM_CLOCKPRESCALER(PRESCALER) (((PRESCALER) == TIM_CLOCKPRESCALER_DIV1) \|\| \
mbed_official	87:085cde657901	730	((PRESCALER) == TIM_CLOCKPRESCALER_DIV2) \|\| \
mbed_official	87:085cde657901	731	((PRESCALER) == TIM_CLOCKPRESCALER_DIV4) \|\| \
mbed_official	87:085cde657901	732	((PRESCALER) == TIM_CLOCKPRESCALER_DIV8))
mbed_official	87:085cde657901	733	/**
mbed_official	87:085cde657901	734	* @}
mbed_official	87:085cde657901	735	*/
mbed_official	87:085cde657901	736	/** @defgroup TIM_Clock_Filter
mbed_official	87:085cde657901	737	* @{
mbed_official	87:085cde657901	738	*/
mbed_official	87:085cde657901	739
mbed_official	87:085cde657901	740	#define IS_TIM_CLOCKFILTER(ICFILTER) ((ICFILTER) <= 0xF)
mbed_official	87:085cde657901	741	/**
mbed_official	87:085cde657901	742	* @}
mbed_official	87:085cde657901	743	*/
mbed_official	87:085cde657901	744
mbed_official	87:085cde657901	745	/** @defgroup TIM_ClearInput_Source
mbed_official	87:085cde657901	746	* @{
mbed_official	87:085cde657901	747	*/
mbed_official	87:085cde657901	748	#define TIM_CLEARINPUTSOURCE_ETR ((uint32_t)0x0001)
mbed_official	87:085cde657901	749	#define TIM_CLEARINPUTSOURCE_NONE ((uint32_t)0x0000)
mbed_official	87:085cde657901	750
mbed_official	87:085cde657901	751	#define IS_TIM_CLEARINPUT_SOURCE(SOURCE) (((SOURCE) == TIM_CLEARINPUTSOURCE_NONE) \|\| \
mbed_official	87:085cde657901	752	((SOURCE) == TIM_CLEARINPUTSOURCE_ETR))
mbed_official	87:085cde657901	753	/**
mbed_official	87:085cde657901	754	* @}
mbed_official	87:085cde657901	755	*/
mbed_official	87:085cde657901	756
mbed_official	87:085cde657901	757	/** @defgroup TIM_ClearInput_Polarity
mbed_official	87:085cde657901	758	* @{
mbed_official	87:085cde657901	759	*/
mbed_official	87:085cde657901	760	#define TIM_CLEARINPUTPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED /!< Polarity for ETRx pin /
mbed_official	87:085cde657901	761	#define TIM_CLEARINPUTPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED /!< Polarity for ETRx pin /
mbed_official	87:085cde657901	762	#define IS_TIM_CLEARINPUT_POLARITY(POLARITY) (((POLARITY) == TIM_CLEARINPUTPOLARITY_INVERTED) \|\| \
mbed_official	87:085cde657901	763	((POLARITY) == TIM_CLEARINPUTPOLARITY_NONINVERTED))
mbed_official	87:085cde657901	764	/**
mbed_official	87:085cde657901	765	* @}
mbed_official	87:085cde657901	766	*/
mbed_official	87:085cde657901	767
mbed_official	87:085cde657901	768	/** @defgroup TIM_ClearInput_Prescaler
mbed_official	87:085cde657901	769	* @{
mbed_official	87:085cde657901	770	*/
mbed_official	87:085cde657901	771	#define TIM_CLEARINPUTPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1 /!< No prescaler is used /
mbed_official	87:085cde657901	772	#define TIM_CLEARINPUTPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2 /!< Prescaler for External ETR pin: Capture performed once every 2 events. /
mbed_official	87:085cde657901	773	#define TIM_CLEARINPUTPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4 /!< Prescaler for External ETR pin: Capture performed once every 4 events. /
mbed_official	87:085cde657901	774	#define TIM_CLEARINPUTPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8 /!< Prescaler for External ETR pin: Capture performed once every 8 events. /
mbed_official	87:085cde657901	775	#define IS_TIM_CLEARINPUT_PRESCALER(PRESCALER) (((PRESCALER) == TIM_CLEARINPUTPRESCALER_DIV1) \|\| \
mbed_official	87:085cde657901	776	((PRESCALER) == TIM_CLEARINPUTPRESCALER_DIV2) \|\| \
mbed_official	87:085cde657901	777	((PRESCALER) == TIM_CLEARINPUTPRESCALER_DIV4) \|\| \
mbed_official	87:085cde657901	778	((PRESCALER) == TIM_CLEARINPUTPRESCALER_DIV8))
mbed_official	87:085cde657901	779	/**
mbed_official	87:085cde657901	780	* @}
mbed_official	87:085cde657901	781	*/
mbed_official	87:085cde657901	782
mbed_official	87:085cde657901	783	/** @defgroup TIM_ClearInput_Filter
mbed_official	87:085cde657901	784	* @{
mbed_official	87:085cde657901	785	*/
mbed_official	87:085cde657901	786
mbed_official	87:085cde657901	787	#define IS_TIM_CLEARINPUT_FILTER(ICFILTER) ((ICFILTER) <= 0xF)
mbed_official	87:085cde657901	788	/**
mbed_official	87:085cde657901	789	* @}
mbed_official	87:085cde657901	790	*/
mbed_official	87:085cde657901	791
mbed_official	87:085cde657901	792	/** @defgroup TIM_OSSR_Off_State_Selection_for_Run_mode_state
mbed_official	87:085cde657901	793	* @{
mbed_official	87:085cde657901	794	*/
mbed_official	87:085cde657901	795	#define TIM_OSSR_ENABLE (TIM_BDTR_OSSR)
mbed_official	87:085cde657901	796	#define TIM_OSSR_DISABLE ((uint32_t)0x0000)
mbed_official	87:085cde657901	797
mbed_official	87:085cde657901	798	#define IS_TIM_OSSR_STATE(STATE) (((STATE) == TIM_OSSR_ENABLE) \|\| \
mbed_official	87:085cde657901	799	((STATE) == TIM_OSSR_DISABLE))
mbed_official	87:085cde657901	800	/**
mbed_official	87:085cde657901	801	* @}
mbed_official	87:085cde657901	802	*/
mbed_official	87:085cde657901	803
mbed_official	87:085cde657901	804	/** @defgroup TIM_OSSI_Off_State_Selection_for_Idle_mode_state
mbed_official	87:085cde657901	805	* @{
mbed_official	87:085cde657901	806	*/
mbed_official	87:085cde657901	807	#define TIM_OSSI_ENABLE (TIM_BDTR_OSSI)
mbed_official	87:085cde657901	808	#define TIM_OSSI_DISABLE ((uint32_t)0x0000)
mbed_official	87:085cde657901	809
mbed_official	87:085cde657901	810	#define IS_TIM_OSSI_STATE(STATE) (((STATE) == TIM_OSSI_ENABLE) \|\| \
mbed_official	87:085cde657901	811	((STATE) == TIM_OSSI_DISABLE))
mbed_official	87:085cde657901	812	/**
mbed_official	87:085cde657901	813	* @}
mbed_official	87:085cde657901	814	*/
mbed_official	87:085cde657901	815	/** @defgroup TIM_Lock_level
mbed_official	87:085cde657901	816	* @{
mbed_official	87:085cde657901	817	*/
mbed_official	87:085cde657901	818	#define TIM_LOCKLEVEL_OFF ((uint32_t)0x0000)
mbed_official	87:085cde657901	819	#define TIM_LOCKLEVEL_1 (TIM_BDTR_LOCK_0)
mbed_official	87:085cde657901	820	#define TIM_LOCKLEVEL_2 (TIM_BDTR_LOCK_1)
mbed_official	87:085cde657901	821	#define TIM_LOCKLEVEL_3 (TIM_BDTR_LOCK)
mbed_official	87:085cde657901	822
mbed_official	87:085cde657901	823	#define IS_TIM_LOCK_LEVEL(LEVEL) (((LEVEL) == TIM_LOCKLEVEL_OFF) \|\| \
mbed_official	87:085cde657901	824	((LEVEL) == TIM_LOCKLEVEL_1) \|\| \
mbed_official	87:085cde657901	825	((LEVEL) == TIM_LOCKLEVEL_2) \|\| \
mbed_official	87:085cde657901	826	((LEVEL) == TIM_LOCKLEVEL_3))
mbed_official	87:085cde657901	827	/**
mbed_official	87:085cde657901	828	* @}
mbed_official	87:085cde657901	829	*/
mbed_official	87:085cde657901	830	/** @defgroup TIM_Break_Input_enable_disable
mbed_official	87:085cde657901	831	* @{
mbed_official	87:085cde657901	832	*/
mbed_official	87:085cde657901	833	#define TIM_BREAK_ENABLE (TIM_BDTR_BKE)
mbed_official	87:085cde657901	834	#define TIM_BREAK_DISABLE ((uint32_t)0x0000)
mbed_official	87:085cde657901	835
mbed_official	87:085cde657901	836	#define IS_TIM_BREAK_STATE(STATE) (((STATE) == TIM_BREAK_ENABLE) \|\| \
mbed_official	87:085cde657901	837	((STATE) == TIM_BREAK_DISABLE))
mbed_official	87:085cde657901	838	/**
mbed_official	87:085cde657901	839	* @}
mbed_official	87:085cde657901	840	*/
mbed_official	87:085cde657901	841	/** @defgroup TIM_Break_Polarity
mbed_official	87:085cde657901	842	* @{
mbed_official	87:085cde657901	843	*/
mbed_official	87:085cde657901	844	#define TIM_BREAKPOLARITY_LOW ((uint32_t)0x0000)
mbed_official	87:085cde657901	845	#define TIM_BREAKPOLARITY_HIGH (TIM_BDTR_BKP)
mbed_official	87:085cde657901	846
mbed_official	87:085cde657901	847	#define IS_TIM_BREAK_POLARITY(POLARITY) (((POLARITY) == TIM_BREAKPOLARITY_LOW) \|\| \
mbed_official	87:085cde657901	848	((POLARITY) == TIM_BREAKPOLARITY_HIGH))
mbed_official	87:085cde657901	849	/**
mbed_official	87:085cde657901	850	* @}
mbed_official	87:085cde657901	851	*/
mbed_official	87:085cde657901	852	/** @defgroup TIM_AOE_Bit_Set_Reset
mbed_official	87:085cde657901	853	* @{
mbed_official	87:085cde657901	854	*/
mbed_official	87:085cde657901	855	#define TIM_AUTOMATICOUTPUT_ENABLE (TIM_BDTR_AOE)
mbed_official	87:085cde657901	856	#define TIM_AUTOMATICOUTPUT_DISABLE ((uint32_t)0x0000)
mbed_official	87:085cde657901	857
mbed_official	87:085cde657901	858	#define IS_TIM_AUTOMATIC_OUTPUT_STATE(STATE) (((STATE) == TIM_AUTOMATICOUTPUT_ENABLE) \|\| \
mbed_official	87:085cde657901	859	((STATE) == TIM_AUTOMATICOUTPUT_DISABLE))
mbed_official	87:085cde657901	860	/**
mbed_official	87:085cde657901	861	* @}
mbed_official	87:085cde657901	862	*/
mbed_official	87:085cde657901	863
mbed_official	87:085cde657901	864	/** @defgroup TIM_Master_Mode_Selection
mbed_official	87:085cde657901	865	* @{
mbed_official	87:085cde657901	866	*/
mbed_official	87:085cde657901	867	#define TIM_TRGO_RESET ((uint32_t)0x0000)
mbed_official	87:085cde657901	868	#define TIM_TRGO_ENABLE (TIM_CR2_MMS_0)
mbed_official	87:085cde657901	869	#define TIM_TRGO_UPDATE (TIM_CR2_MMS_1)
mbed_official	87:085cde657901	870	#define TIM_TRGO_OC1 ((TIM_CR2_MMS_1 \| TIM_CR2_MMS_0))
mbed_official	87:085cde657901	871	#define TIM_TRGO_OC1REF (TIM_CR2_MMS_2)
mbed_official	87:085cde657901	872	#define TIM_TRGO_OC2REF ((TIM_CR2_MMS_2 \| TIM_CR2_MMS_0))
mbed_official	87:085cde657901	873	#define TIM_TRGO_OC3REF ((TIM_CR2_MMS_2 \| TIM_CR2_MMS_1))
mbed_official	87:085cde657901	874	#define TIM_TRGO_OC4REF ((TIM_CR2_MMS_2 \| TIM_CR2_MMS_1 \| TIM_CR2_MMS_0))
mbed_official	87:085cde657901	875
mbed_official	87:085cde657901	876	#define IS_TIM_TRGO_SOURCE(SOURCE) (((SOURCE) == TIM_TRGO_RESET) \|\| \
mbed_official	87:085cde657901	877	((SOURCE) == TIM_TRGO_ENABLE) \|\| \
mbed_official	87:085cde657901	878	((SOURCE) == TIM_TRGO_UPDATE) \|\| \
mbed_official	87:085cde657901	879	((SOURCE) == TIM_TRGO_OC1) \|\| \
mbed_official	87:085cde657901	880	((SOURCE) == TIM_TRGO_OC1REF) \|\| \
mbed_official	87:085cde657901	881	((SOURCE) == TIM_TRGO_OC2REF) \|\| \
mbed_official	87:085cde657901	882	((SOURCE) == TIM_TRGO_OC3REF) \|\| \
mbed_official	87:085cde657901	883	((SOURCE) == TIM_TRGO_OC4REF))
mbed_official	87:085cde657901	884
mbed_official	87:085cde657901	885
mbed_official	87:085cde657901	886	/**
mbed_official	87:085cde657901	887	* @}
mbed_official	87:085cde657901	888	*/
mbed_official	87:085cde657901	889	/** @defgroup TIM_Slave_Mode
mbed_official	87:085cde657901	890	* @{
mbed_official	87:085cde657901	891	*/
mbed_official	87:085cde657901	892	#define TIM_SLAVEMODE_DISABLE ((uint32_t)0x0000)
mbed_official	87:085cde657901	893	#define TIM_SLAVEMODE_RESET ((uint32_t)0x0004)
mbed_official	87:085cde657901	894	#define TIM_SLAVEMODE_GATED ((uint32_t)0x0005)
mbed_official	87:085cde657901	895	#define TIM_SLAVEMODE_TRIGGER ((uint32_t)0x0006)
mbed_official	87:085cde657901	896	#define TIM_SLAVEMODE_EXTERNAL1 ((uint32_t)0x0007)
mbed_official	87:085cde657901	897
mbed_official	87:085cde657901	898	#define IS_TIM_SLAVE_MODE(MODE) (((MODE) == TIM_SLAVEMODE_DISABLE) \|\| \
mbed_official	87:085cde657901	899	((MODE) == TIM_SLAVEMODE_GATED) \|\| \
mbed_official	87:085cde657901	900	((MODE) == TIM_SLAVEMODE_RESET) \|\| \
mbed_official	87:085cde657901	901	((MODE) == TIM_SLAVEMODE_TRIGGER) \|\| \
mbed_official	87:085cde657901	902	((MODE) == TIM_SLAVEMODE_EXTERNAL1))
mbed_official	87:085cde657901	903	/**
mbed_official	87:085cde657901	904	* @}
mbed_official	87:085cde657901	905	*/
mbed_official	87:085cde657901	906
mbed_official	87:085cde657901	907	/** @defgroup TIM_Master_Slave_Mode
mbed_official	87:085cde657901	908	* @{
mbed_official	87:085cde657901	909	*/
mbed_official	87:085cde657901	910
mbed_official	87:085cde657901	911	#define TIM_MASTERSLAVEMODE_ENABLE ((uint32_t)0x0080)
mbed_official	87:085cde657901	912	#define TIM_MASTERSLAVEMODE_DISABLE ((uint32_t)0x0000)
mbed_official	87:085cde657901	913	#define IS_TIM_MSM_STATE(STATE) (((STATE) == TIM_MASTERSLAVEMODE_ENABLE) \|\| \
mbed_official	87:085cde657901	914	((STATE) == TIM_MASTERSLAVEMODE_DISABLE))
mbed_official	87:085cde657901	915	/**
mbed_official	87:085cde657901	916	* @}
mbed_official	87:085cde657901	917	*/
mbed_official	87:085cde657901	918	/** @defgroup TIM_Trigger_Selection
mbed_official	87:085cde657901	919	* @{
mbed_official	87:085cde657901	920	*/
mbed_official	87:085cde657901	921
mbed_official	87:085cde657901	922	#define TIM_TS_ITR0 ((uint32_t)0x0000)
mbed_official	87:085cde657901	923	#define TIM_TS_ITR1 ((uint32_t)0x0010)
mbed_official	87:085cde657901	924	#define TIM_TS_ITR2 ((uint32_t)0x0020)
mbed_official	87:085cde657901	925	#define TIM_TS_ITR3 ((uint32_t)0x0030)
mbed_official	87:085cde657901	926	#define TIM_TS_TI1F_ED ((uint32_t)0x0040)
mbed_official	87:085cde657901	927	#define TIM_TS_TI1FP1 ((uint32_t)0x0050)
mbed_official	87:085cde657901	928	#define TIM_TS_TI2FP2 ((uint32_t)0x0060)
mbed_official	87:085cde657901	929	#define TIM_TS_ETRF ((uint32_t)0x0070)
mbed_official	87:085cde657901	930	#define TIM_TS_NONE ((uint32_t)0xFFFF)
mbed_official	87:085cde657901	931	#define IS_TIM_TRIGGER_SELECTION(SELECTION) (((SELECTION) == TIM_TS_ITR0) \|\| \
mbed_official	87:085cde657901	932	((SELECTION) == TIM_TS_ITR1) \|\| \
mbed_official	87:085cde657901	933	((SELECTION) == TIM_TS_ITR2) \|\| \
mbed_official	87:085cde657901	934	((SELECTION) == TIM_TS_ITR3) \|\| \
mbed_official	87:085cde657901	935	((SELECTION) == TIM_TS_TI1F_ED) \|\| \
mbed_official	87:085cde657901	936	((SELECTION) == TIM_TS_TI1FP1) \|\| \
mbed_official	87:085cde657901	937	((SELECTION) == TIM_TS_TI2FP2) \|\| \
mbed_official	87:085cde657901	938	((SELECTION) == TIM_TS_ETRF))
mbed_official	87:085cde657901	939	#define IS_TIM_INTERNAL_TRIGGER_SELECTION(SELECTION) (((SELECTION) == TIM_TS_ITR0) \|\| \
mbed_official	87:085cde657901	940	((SELECTION) == TIM_TS_ITR1) \|\| \
mbed_official	87:085cde657901	941	((SELECTION) == TIM_TS_ITR2) \|\| \
mbed_official	87:085cde657901	942	((SELECTION) == TIM_TS_ITR3))
mbed_official	87:085cde657901	943	#define IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(SELECTION) (((SELECTION) == TIM_TS_ITR0) \|\| \
mbed_official	87:085cde657901	944	((SELECTION) == TIM_TS_ITR1) \|\| \
mbed_official	87:085cde657901	945	((SELECTION) == TIM_TS_ITR2) \|\| \
mbed_official	87:085cde657901	946	((SELECTION) == TIM_TS_ITR3) \|\| \
mbed_official	87:085cde657901	947	((SELECTION) == TIM_TS_NONE))
mbed_official	87:085cde657901	948	/**
mbed_official	87:085cde657901	949	* @}
mbed_official	87:085cde657901	950	*/
mbed_official	87:085cde657901	951
mbed_official	87:085cde657901	952	/** @defgroup TIM_Trigger_Polarity
mbed_official	87:085cde657901	953	* @{
mbed_official	87:085cde657901	954	*/
mbed_official	87:085cde657901	955	#define TIM_TRIGGERPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED /!< Polarity for ETRx trigger sources /
mbed_official	87:085cde657901	956	#define TIM_TRIGGERPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED /!< Polarity for ETRx trigger sources /
mbed_official	87:085cde657901	957	#define TIM_TRIGGERPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING /!< Polarity for TIxFPx or TI1_ED trigger sources /
mbed_official	87:085cde657901	958	#define TIM_TRIGGERPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING /!< Polarity for TIxFPx or TI1_ED trigger sources /
mbed_official	87:085cde657901	959	#define TIM_TRIGGERPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE /!< Polarity for TIxFPx or TI1_ED trigger sources /
mbed_official	87:085cde657901	960
mbed_official	87:085cde657901	961	#define IS_TIM_TRIGGERPOLARITY(POLARITY) (((POLARITY) == TIM_TRIGGERPOLARITY_INVERTED ) \|\| \
mbed_official	87:085cde657901	962	((POLARITY) == TIM_TRIGGERPOLARITY_NONINVERTED) \|\| \
mbed_official	87:085cde657901	963	((POLARITY) == TIM_TRIGGERPOLARITY_RISING ) \|\| \
mbed_official	87:085cde657901	964	((POLARITY) == TIM_TRIGGERPOLARITY_FALLING ) \|\| \
mbed_official	87:085cde657901	965	((POLARITY) == TIM_TRIGGERPOLARITY_BOTHEDGE ))
mbed_official	87:085cde657901	966	/**
mbed_official	87:085cde657901	967	* @}
mbed_official	87:085cde657901	968	*/
mbed_official	87:085cde657901	969
mbed_official	87:085cde657901	970	/** @defgroup TIM_Trigger_Prescaler
mbed_official	87:085cde657901	971	* @{
mbed_official	87:085cde657901	972	*/
mbed_official	87:085cde657901	973	#define TIM_TRIGGERPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1 /!< No prescaler is used /
mbed_official	87:085cde657901	974	#define TIM_TRIGGERPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2 /!< Prescaler for External ETR Trigger: Capture performed once every 2 events. /
mbed_official	87:085cde657901	975	#define TIM_TRIGGERPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4 /!< Prescaler for External ETR Trigger: Capture performed once every 4 events. /
mbed_official	87:085cde657901	976	#define TIM_TRIGGERPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8 /!< Prescaler for External ETR Trigger: Capture performed once every 8 events. /
mbed_official	87:085cde657901	977
mbed_official	87:085cde657901	978	#define IS_TIM_TRIGGERPRESCALER(PRESCALER) (((PRESCALER) == TIM_TRIGGERPRESCALER_DIV1) \|\| \
mbed_official	87:085cde657901	979	((PRESCALER) == TIM_TRIGGERPRESCALER_DIV2) \|\| \
mbed_official	87:085cde657901	980	((PRESCALER) == TIM_TRIGGERPRESCALER_DIV4) \|\| \
mbed_official	87:085cde657901	981	((PRESCALER) == TIM_TRIGGERPRESCALER_DIV8))
mbed_official	87:085cde657901	982	/**
mbed_official	87:085cde657901	983	* @}
mbed_official	87:085cde657901	984	*/
mbed_official	87:085cde657901	985
mbed_official	87:085cde657901	986	/** @defgroup TIM_Trigger_Filter
mbed_official	87:085cde657901	987	* @{
mbed_official	87:085cde657901	988	*/
mbed_official	87:085cde657901	989
mbed_official	87:085cde657901	990	#define IS_TIM_TRIGGERFILTER(ICFILTER) ((ICFILTER) <= 0xF)
mbed_official	87:085cde657901	991	/**
mbed_official	87:085cde657901	992	* @}
mbed_official	87:085cde657901	993	*/
mbed_official	87:085cde657901	994
mbed_official	87:085cde657901	995	/** @defgroup TIM_TI1_Selection
mbed_official	87:085cde657901	996	* @{
mbed_official	87:085cde657901	997	*/
mbed_official	87:085cde657901	998
mbed_official	87:085cde657901	999	#define TIM_TI1SELECTION_CH1 ((uint32_t)0x0000)
mbed_official	87:085cde657901	1000	#define TIM_TI1SELECTION_XORCOMBINATION (TIM_CR2_TI1S)
mbed_official	87:085cde657901	1001
mbed_official	87:085cde657901	1002	#define IS_TIM_TI1SELECTION(TI1SELECTION) (((TI1SELECTION) == TIM_TI1SELECTION_CH1) \|\| \
mbed_official	87:085cde657901	1003	((TI1SELECTION) == TIM_TI1SELECTION_XORCOMBINATION))
mbed_official	87:085cde657901	1004
mbed_official	87:085cde657901	1005	/**
mbed_official	87:085cde657901	1006	* @}
mbed_official	87:085cde657901	1007	*/
mbed_official	87:085cde657901	1008
mbed_official	87:085cde657901	1009	/** @defgroup TIM_DMA_Base_address
mbed_official	87:085cde657901	1010	* @{
mbed_official	87:085cde657901	1011	*/
mbed_official	87:085cde657901	1012
mbed_official	87:085cde657901	1013	#define TIM_DMABase_CR1 (0x00000000)
mbed_official	87:085cde657901	1014	#define TIM_DMABase_CR2 (0x00000001)
mbed_official	87:085cde657901	1015	#define TIM_DMABase_SMCR (0x00000002)
mbed_official	87:085cde657901	1016	#define TIM_DMABase_DIER (0x00000003)
mbed_official	87:085cde657901	1017	#define TIM_DMABase_SR (0x00000004)
mbed_official	87:085cde657901	1018	#define TIM_DMABase_EGR (0x00000005)
mbed_official	87:085cde657901	1019	#define TIM_DMABase_CCMR1 (0x00000006)
mbed_official	87:085cde657901	1020	#define TIM_DMABase_CCMR2 (0x00000007)
mbed_official	87:085cde657901	1021	#define TIM_DMABase_CCER (0x00000008)
mbed_official	87:085cde657901	1022	#define TIM_DMABase_CNT (0x00000009)
mbed_official	87:085cde657901	1023	#define TIM_DMABase_PSC (0x0000000A)
mbed_official	87:085cde657901	1024	#define TIM_DMABase_ARR (0x0000000B)
mbed_official	87:085cde657901	1025	#define TIM_DMABase_RCR (0x0000000C)
mbed_official	87:085cde657901	1026	#define TIM_DMABase_CCR1 (0x0000000D)
mbed_official	87:085cde657901	1027	#define TIM_DMABase_CCR2 (0x0000000E)
mbed_official	87:085cde657901	1028	#define TIM_DMABase_CCR3 (0x0000000F)
mbed_official	87:085cde657901	1029	#define TIM_DMABase_CCR4 (0x00000010)
mbed_official	87:085cde657901	1030	#define TIM_DMABase_BDTR (0x00000011)
mbed_official	87:085cde657901	1031	#define TIM_DMABase_DCR (0x00000012)
mbed_official	87:085cde657901	1032	#define TIM_DMABase_OR (0x00000013)
mbed_official	87:085cde657901	1033	#define IS_TIM_DMA_BASE(BASE) (((BASE) == TIM_DMABase_CR1) \|\| \
mbed_official	87:085cde657901	1034	((BASE) == TIM_DMABase_CR2) \|\| \
mbed_official	87:085cde657901	1035	((BASE) == TIM_DMABase_SMCR) \|\| \
mbed_official	87:085cde657901	1036	((BASE) == TIM_DMABase_DIER) \|\| \
mbed_official	87:085cde657901	1037	((BASE) == TIM_DMABase_SR) \|\| \
mbed_official	87:085cde657901	1038	((BASE) == TIM_DMABase_EGR) \|\| \
mbed_official	87:085cde657901	1039	((BASE) == TIM_DMABase_CCMR1) \|\| \
mbed_official	87:085cde657901	1040	((BASE) == TIM_DMABase_CCMR2) \|\| \
mbed_official	87:085cde657901	1041	((BASE) == TIM_DMABase_CCER) \|\| \
mbed_official	87:085cde657901	1042	((BASE) == TIM_DMABase_CNT) \|\| \
mbed_official	87:085cde657901	1043	((BASE) == TIM_DMABase_PSC) \|\| \
mbed_official	87:085cde657901	1044	((BASE) == TIM_DMABase_ARR) \|\| \
mbed_official	87:085cde657901	1045	((BASE) == TIM_DMABase_RCR) \|\| \
mbed_official	87:085cde657901	1046	((BASE) == TIM_DMABase_CCR1) \|\| \
mbed_official	87:085cde657901	1047	((BASE) == TIM_DMABase_CCR2) \|\| \
mbed_official	87:085cde657901	1048	((BASE) == TIM_DMABase_CCR3) \|\| \
mbed_official	87:085cde657901	1049	((BASE) == TIM_DMABase_CCR4) \|\| \
mbed_official	87:085cde657901	1050	((BASE) == TIM_DMABase_BDTR) \|\| \
mbed_official	87:085cde657901	1051	((BASE) == TIM_DMABase_DCR) \|\| \
mbed_official	87:085cde657901	1052	((BASE) == TIM_DMABase_OR))
mbed_official	87:085cde657901	1053	/**
mbed_official	87:085cde657901	1054	* @}
mbed_official	87:085cde657901	1055	*/
mbed_official	87:085cde657901	1056
mbed_official	87:085cde657901	1057	/** @defgroup TIM_DMA_Burst_Length
mbed_official	87:085cde657901	1058	* @{
mbed_official	87:085cde657901	1059	*/
mbed_official	87:085cde657901	1060
mbed_official	87:085cde657901	1061	#define TIM_DMABurstLength_1Transfer (0x00000000)
mbed_official	87:085cde657901	1062	#define TIM_DMABurstLength_2Transfers (0x00000100)
mbed_official	87:085cde657901	1063	#define TIM_DMABurstLength_3Transfers (0x00000200)
mbed_official	87:085cde657901	1064	#define TIM_DMABurstLength_4Transfers (0x00000300)
mbed_official	87:085cde657901	1065	#define TIM_DMABurstLength_5Transfers (0x00000400)
mbed_official	87:085cde657901	1066	#define TIM_DMABurstLength_6Transfers (0x00000500)
mbed_official	87:085cde657901	1067	#define TIM_DMABurstLength_7Transfers (0x00000600)
mbed_official	87:085cde657901	1068	#define TIM_DMABurstLength_8Transfers (0x00000700)
mbed_official	87:085cde657901	1069	#define TIM_DMABurstLength_9Transfers (0x00000800)
mbed_official	87:085cde657901	1070	#define TIM_DMABurstLength_10Transfers (0x00000900)
mbed_official	87:085cde657901	1071	#define TIM_DMABurstLength_11Transfers (0x00000A00)
mbed_official	87:085cde657901	1072	#define TIM_DMABurstLength_12Transfers (0x00000B00)
mbed_official	87:085cde657901	1073	#define TIM_DMABurstLength_13Transfers (0x00000C00)
mbed_official	87:085cde657901	1074	#define TIM_DMABurstLength_14Transfers (0x00000D00)
mbed_official	87:085cde657901	1075	#define TIM_DMABurstLength_15Transfers (0x00000E00)
mbed_official	87:085cde657901	1076	#define TIM_DMABurstLength_16Transfers (0x00000F00)
mbed_official	87:085cde657901	1077	#define TIM_DMABurstLength_17Transfers (0x00001000)
mbed_official	87:085cde657901	1078	#define TIM_DMABurstLength_18Transfers (0x00001100)
mbed_official	87:085cde657901	1079	#define IS_TIM_DMA_LENGTH(LENGTH) (((LENGTH) == TIM_DMABurstLength_1Transfer) \|\| \
mbed_official	87:085cde657901	1080	((LENGTH) == TIM_DMABurstLength_2Transfers) \|\| \
mbed_official	87:085cde657901	1081	((LENGTH) == TIM_DMABurstLength_3Transfers) \|\| \
mbed_official	87:085cde657901	1082	((LENGTH) == TIM_DMABurstLength_4Transfers) \|\| \
mbed_official	87:085cde657901	1083	((LENGTH) == TIM_DMABurstLength_5Transfers) \|\| \
mbed_official	87:085cde657901	1084	((LENGTH) == TIM_DMABurstLength_6Transfers) \|\| \
mbed_official	87:085cde657901	1085	((LENGTH) == TIM_DMABurstLength_7Transfers) \|\| \
mbed_official	87:085cde657901	1086	((LENGTH) == TIM_DMABurstLength_8Transfers) \|\| \
mbed_official	87:085cde657901	1087	((LENGTH) == TIM_DMABurstLength_9Transfers) \|\| \
mbed_official	87:085cde657901	1088	((LENGTH) == TIM_DMABurstLength_10Transfers) \|\| \
mbed_official	87:085cde657901	1089	((LENGTH) == TIM_DMABurstLength_11Transfers) \|\| \
mbed_official	87:085cde657901	1090	((LENGTH) == TIM_DMABurstLength_12Transfers) \|\| \
mbed_official	87:085cde657901	1091	((LENGTH) == TIM_DMABurstLength_13Transfers) \|\| \
mbed_official	87:085cde657901	1092	((LENGTH) == TIM_DMABurstLength_14Transfers) \|\| \
mbed_official	87:085cde657901	1093	((LENGTH) == TIM_DMABurstLength_15Transfers) \|\| \
mbed_official	87:085cde657901	1094	((LENGTH) == TIM_DMABurstLength_16Transfers) \|\| \
mbed_official	87:085cde657901	1095	((LENGTH) == TIM_DMABurstLength_17Transfers) \|\| \
mbed_official	87:085cde657901	1096	((LENGTH) == TIM_DMABurstLength_18Transfers))
mbed_official	87:085cde657901	1097	/**
mbed_official	87:085cde657901	1098	* @}
mbed_official	87:085cde657901	1099	*/
mbed_official	87:085cde657901	1100	/** @defgroup TIM_Input_Capture_Filer_Value
mbed_official	87:085cde657901	1101	* @{
mbed_official	87:085cde657901	1102	*/
mbed_official	87:085cde657901	1103
mbed_official	87:085cde657901	1104	#define IS_TIM_IC_FILTER(ICFILTER) ((ICFILTER) <= 0xF)
mbed_official	87:085cde657901	1105	/**
mbed_official	87:085cde657901	1106	* @}
mbed_official	87:085cde657901	1107	*/
mbed_official	87:085cde657901	1108
mbed_official	87:085cde657901	1109	/** @defgroup DMA_Handle_index
mbed_official	87:085cde657901	1110	* @{
mbed_official	87:085cde657901	1111	*/
mbed_official	87:085cde657901	1112	#define TIM_DMA_ID_UPDATE ((uint16_t) 0x0) /!< Index of the DMA handle used for Update DMA requests /
mbed_official	87:085cde657901	1113	#define TIM_DMA_ID_CC1 ((uint16_t) 0x1) /!< Index of the DMA handle used for Capture/Compare 1 DMA requests /
mbed_official	87:085cde657901	1114	#define TIM_DMA_ID_CC2 ((uint16_t) 0x2) /!< Index of the DMA handle used for Capture/Compare 2 DMA requests /
mbed_official	87:085cde657901	1115	#define TIM_DMA_ID_CC3 ((uint16_t) 0x3) /!< Index of the DMA handle used for Capture/Compare 3 DMA requests /
mbed_official	87:085cde657901	1116	#define TIM_DMA_ID_CC4 ((uint16_t) 0x4) /!< Index of the DMA handle used for Capture/Compare 4 DMA requests /
mbed_official	87:085cde657901	1117	#define TIM_DMA_ID_COMMUTATION ((uint16_t) 0x5) /!< Index of the DMA handle used for Commutation DMA requests /
mbed_official	87:085cde657901	1118	#define TIM_DMA_ID_TRIGGER ((uint16_t) 0x6) /!< Index of the DMA handle used for Trigger DMA requests /
mbed_official	87:085cde657901	1119	/**
mbed_official	87:085cde657901	1120	* @}
mbed_official	87:085cde657901	1121	*/
mbed_official	87:085cde657901	1122
mbed_official	87:085cde657901	1123	/** @defgroup Channel_CC_State
mbed_official	87:085cde657901	1124	* @{
mbed_official	87:085cde657901	1125	*/
mbed_official	87:085cde657901	1126	#define TIM_CCx_ENABLE ((uint32_t)0x0001)
mbed_official	87:085cde657901	1127	#define TIM_CCx_DISABLE ((uint32_t)0x0000)
mbed_official	87:085cde657901	1128	#define TIM_CCxN_ENABLE ((uint32_t)0x0004)
mbed_official	87:085cde657901	1129	#define TIM_CCxN_DISABLE ((uint32_t)0x0000)
mbed_official	87:085cde657901	1130	/**
mbed_official	87:085cde657901	1131	* @}
mbed_official	87:085cde657901	1132	*/
mbed_official	87:085cde657901	1133
mbed_official	87:085cde657901	1134	/**
mbed_official	87:085cde657901	1135	* @}
mbed_official	87:085cde657901	1136	*/
mbed_official	87:085cde657901	1137
mbed_official	87:085cde657901	1138	/* Exported macro ------------------------------------------------------------*/
mbed_official	87:085cde657901	1139
mbed_official	87:085cde657901	1140	/**
mbed_official	87:085cde657901	1141	* @brief Enable the TIM peripheral.
mbed_official	87:085cde657901	1142	* @param __HANDLE__: TIM handle
mbed_official	87:085cde657901	1143	* @retval None
mbed_official	87:085cde657901	1144	*/
mbed_official	87:085cde657901	1145	#define __HAL_TIM_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1\|=(TIM_CR1_CEN))
mbed_official	87:085cde657901	1146
mbed_official	87:085cde657901	1147	/**
mbed_official	87:085cde657901	1148	* @brief Enable the TIM main Output.
mbed_official	87:085cde657901	1149	* @param __HANDLE__: TIM handle
mbed_official	87:085cde657901	1150	* @retval None
mbed_official	87:085cde657901	1151	*/
mbed_official	87:085cde657901	1152	#define __HAL_TIM_MOE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->BDTR\|=(TIM_BDTR_MOE))
mbed_official	87:085cde657901	1153
mbed_official	87:085cde657901	1154
mbed_official	87:085cde657901	1155	/* The counter of a timer instance is disabled only if all the CCx and CCxN
mbed_official	87:085cde657901	1156	channels have been disabled */
mbed_official	87:085cde657901	1157	#define CCER_CCxE_MASK ((uint32_t)(TIM_CCER_CC1E \| TIM_CCER_CC2E \| TIM_CCER_CC3E \| TIM_CCER_CC4E))
mbed_official	87:085cde657901	1158	#define CCER_CCxNE_MASK ((uint32_t)(TIM_CCER_CC1NE \| TIM_CCER_CC2NE \| TIM_CCER_CC3NE))
mbed_official	87:085cde657901	1159
mbed_official	87:085cde657901	1160	/**
mbed_official	87:085cde657901	1161	* @brief Disable the TIM peripheral.
mbed_official	87:085cde657901	1162	* @param __HANDLE__: TIM handle
mbed_official	87:085cde657901	1163	* @retval None
mbed_official	87:085cde657901	1164	*/
mbed_official	87:085cde657901	1165	#define __HAL_TIM_DISABLE(__HANDLE__) \
mbed_official	87:085cde657901	1166	do { \
mbed_official	87:085cde657901	1167	if (((__HANDLE__)->Instance->CCER & CCER_CCxE_MASK) == 0) \
mbed_official	87:085cde657901	1168	{ \
mbed_official	87:085cde657901	1169	if(((__HANDLE__)->Instance->CCER & CCER_CCxNE_MASK) == 0) \
mbed_official	87:085cde657901	1170	{ \
mbed_official	87:085cde657901	1171	(__HANDLE__)->Instance->CR1 &= ~(TIM_CR1_CEN); \
mbed_official	87:085cde657901	1172	} \
mbed_official	87:085cde657901	1173	} \
mbed_official	87:085cde657901	1174	} while(0)
mbed_official	87:085cde657901	1175
mbed_official	87:085cde657901	1176	/* The Main Output Enable of a timer instance is disabled only if all the CCx and CCxN
mbed_official	87:085cde657901	1177	channels have been disabled */
mbed_official	87:085cde657901	1178	/**
mbed_official	87:085cde657901	1179	* @brief Disable the TIM main Output.
mbed_official	87:085cde657901	1180	* @param __HANDLE__: TIM handle
mbed_official	87:085cde657901	1181	* @retval None
mbed_official	87:085cde657901	1182	*/
mbed_official	87:085cde657901	1183	#define __HAL_TIM_MOE_DISABLE(__HANDLE__) \
mbed_official	87:085cde657901	1184	do { \
mbed_official	87:085cde657901	1185	if (((__HANDLE__)->Instance->CCER & CCER_CCxE_MASK) == 0) \
mbed_official	87:085cde657901	1186	{ \
mbed_official	87:085cde657901	1187	if(((__HANDLE__)->Instance->CCER & CCER_CCxNE_MASK) == 0) \
mbed_official	87:085cde657901	1188	{ \
mbed_official	87:085cde657901	1189	(__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE); \
mbed_official	87:085cde657901	1190	} \
mbed_official	87:085cde657901	1191	} \
mbed_official	87:085cde657901	1192	} while(0)
mbed_official	87:085cde657901	1193
mbed_official	87:085cde657901	1194	#define __HAL_TIM_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->DIER \|= (__INTERRUPT__))
mbed_official	87:085cde657901	1195	#define __HAL_TIM_ENABLE_DMA(__HANDLE__, __DMA__) ((__HANDLE__)->Instance->DIER \|= (__DMA__))
mbed_official	87:085cde657901	1196	#define __HAL_TIM_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->DIER &= ~(__INTERRUPT__))
mbed_official	87:085cde657901	1197	#define __HAL_TIM_DISABLE_DMA(__HANDLE__, __DMA__) ((__HANDLE__)->Instance->DIER &= ~(__DMA__))
mbed_official	87:085cde657901	1198	#define __HAL_TIM_GET_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->SR &(__FLAG__)) == (__FLAG__))
mbed_official	87:085cde657901	1199	#define __HAL_TIM_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->SR &= ~(__FLAG__))
mbed_official	87:085cde657901	1200
mbed_official	87:085cde657901	1201	#define __HAL_TIM_GET_ITSTATUS(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->DIER & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)
mbed_official	87:085cde657901	1202	#define __HAL_TIM_CLEAR_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->SR &= ~(__INTERRUPT__))
mbed_official	87:085cde657901	1203
mbed_official	87:085cde657901	1204	#define __HAL_TIM_DIRECTION_STATUS(__HANDLE__) (((__HANDLE__)->Instance->CR1 &(TIM_CR1_DIR)) == (TIM_CR1_DIR))
mbed_official	87:085cde657901	1205	#define __HAL_TIM_PRESCALER (__HANDLE__, __PRESC__) ((__HANDLE__)->Instance->PSC \|= (__PRESC__))
mbed_official	87:085cde657901	1206
mbed_official	87:085cde657901	1207	#define __HAL_TIM_SetICPrescalerValue(__HANDLE__, __CHANNEL__, __ICPSC__) \
mbed_official	87:085cde657901	1208	(((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 \|= (__ICPSC__)) :\
mbed_official	87:085cde657901	1209	((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 \|= ((__ICPSC__) << 8)) :\
mbed_official	87:085cde657901	1210	((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 \|= (__ICPSC__)) :\
mbed_official	87:085cde657901	1211	((__HANDLE__)->Instance->CCMR2 \|= ((__ICPSC__) << 8)))
mbed_official	87:085cde657901	1212
mbed_official	87:085cde657901	1213	#define __HAL_TIM_ResetICPrescalerValue(__HANDLE__, __CHANNEL__) \
mbed_official	87:085cde657901	1214	(((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= (uint16_t)~TIM_CCMR1_IC1PSC) :\
mbed_official	87:085cde657901	1215	((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= (uint16_t)~TIM_CCMR1_IC2PSC) :\
mbed_official	87:085cde657901	1216	((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= (uint16_t)~TIM_CCMR2_IC3PSC) :\
mbed_official	87:085cde657901	1217	((__HANDLE__)->Instance->CCMR2 &= (uint16_t)~TIM_CCMR2_IC4PSC))
mbed_official	87:085cde657901	1218
mbed_official	87:085cde657901	1219	/**
mbed_official	87:085cde657901	1220	* @brief Sets the TIM Capture Compare Register value on runtime without
mbed_official	87:085cde657901	1221	* calling another time ConfigChannel function.
mbed_official	87:085cde657901	1222	* @param __HANDLE__: TIM handle.
mbed_official	87:085cde657901	1223	* @param __CHANNEL__ : TIM Channels to be configured.
mbed_official	87:085cde657901	1224	* This parameter can be one of the following values:
mbed_official	87:085cde657901	1225	* @arg TIM_CHANNEL_1: TIM Channel 1 selected
mbed_official	87:085cde657901	1226	* @arg TIM_CHANNEL_2: TIM Channel 2 selected
mbed_official	87:085cde657901	1227	* @arg TIM_CHANNEL_3: TIM Channel 3 selected
mbed_official	87:085cde657901	1228	* @arg TIM_CHANNEL_4: TIM Channel 4 selected
mbed_official	87:085cde657901	1229	* @param __COMPARE__: specifies the Capture Compare register new value.
mbed_official	87:085cde657901	1230	* @retval None
mbed_official	87:085cde657901	1231	*/
mbed_official	87:085cde657901	1232	#define __HAL_TIM_SetCompare(__HANDLE__, __CHANNEL__, __COMPARE__) \
mbed_official	87:085cde657901	1233	((__IO uint32_t )(&((__HANDLE__)->Instance->CCR1) + ((__CHANNEL__) >> 2)) = (__COMPARE__))
mbed_official	87:085cde657901	1234
mbed_official	87:085cde657901	1235	/**
mbed_official	87:085cde657901	1236	* @brief Sets the TIM Counter Register value on runtime.
mbed_official	87:085cde657901	1237	* @param __HANDLE__: TIM handle.
mbed_official	87:085cde657901	1238	* @param __COUNTER__: specifies the Counter register new value.
mbed_official	87:085cde657901	1239	* @retval None
mbed_official	87:085cde657901	1240	*/
mbed_official	87:085cde657901	1241	#define __HAL_TIM_SetCounter(__HANDLE__, __COUNTER__) ((__HANDLE__)->Instance->CNT = (__COUNTER__))
mbed_official	87:085cde657901	1242
mbed_official	87:085cde657901	1243	/**
mbed_official	87:085cde657901	1244	* @brief Sets the TIM Autoreload Register value on runtime without calling
mbed_official	87:085cde657901	1245	* another time any Init function.
mbed_official	87:085cde657901	1246	* @param __HANDLE__: TIM handle.
mbed_official	87:085cde657901	1247	* @param __AUTORELOAD__: specifies the Counter register new value.
mbed_official	87:085cde657901	1248	* @retval None
mbed_official	87:085cde657901	1249	*/
mbed_official	87:085cde657901	1250	#define __HAL_TIM_SetAutoreload(__HANDLE__, __AUTORELOAD__) \
mbed_official	87:085cde657901	1251	do{ \
mbed_official	87:085cde657901	1252	(__HANDLE__)->Instance->ARR = (__AUTORELOAD__); \
mbed_official	87:085cde657901	1253	(__HANDLE__)->Init.Period = (__AUTORELOAD__); \
mbed_official	87:085cde657901	1254	} while(0)
mbed_official	87:085cde657901	1255
mbed_official	87:085cde657901	1256	/**
mbed_official	87:085cde657901	1257	* @brief Sets the TIM Clock Division value on runtime without calling
mbed_official	87:085cde657901	1258	* another time any Init function.
mbed_official	87:085cde657901	1259	* @param __HANDLE__: TIM handle.
mbed_official	87:085cde657901	1260	* @param __CKD__: specifies the clock division value.
mbed_official	87:085cde657901	1261	* This parameter can be one of the following value:
mbed_official	87:085cde657901	1262	* @arg TIM_CLOCKDIVISION_DIV1
mbed_official	87:085cde657901	1263	* @arg TIM_CLOCKDIVISION_DIV2
mbed_official	87:085cde657901	1264	* @arg TIM_CLOCKDIVISION_DIV4
mbed_official	87:085cde657901	1265	* @retval None
mbed_official	87:085cde657901	1266	*/
mbed_official	87:085cde657901	1267	#define __HAL_TIM_SetClockDivision(__HANDLE__, __CKD__) \
mbed_official	87:085cde657901	1268	do{ \
mbed_official	87:085cde657901	1269	(__HANDLE__)->Instance->CR1 &= (uint16_t)(~TIM_CR1_CKD); \
mbed_official	87:085cde657901	1270	(__HANDLE__)->Instance->CR1 \|= (__CKD__); \
mbed_official	87:085cde657901	1271	(__HANDLE__)->Init.ClockDivision = (__CKD__); \
mbed_official	87:085cde657901	1272	} while(0)
mbed_official	87:085cde657901	1273
mbed_official	87:085cde657901	1274	/**
mbed_official	87:085cde657901	1275	* @brief Sets the TIM Input Capture prescaler on runtime without calling
mbed_official	87:085cde657901	1276	* another time HAL_TIM_IC_ConfigChannel() function.
mbed_official	87:085cde657901	1277	* @param __HANDLE__: TIM handle.
mbed_official	87:085cde657901	1278	* @param __CHANNEL__ : TIM Channels to be configured.
mbed_official	87:085cde657901	1279	* This parameter can be one of the following values:
mbed_official	87:085cde657901	1280	* @arg TIM_CHANNEL_1: TIM Channel 1 selected
mbed_official	87:085cde657901	1281	* @arg TIM_CHANNEL_2: TIM Channel 2 selected
mbed_official	87:085cde657901	1282	* @arg TIM_CHANNEL_3: TIM Channel 3 selected
mbed_official	87:085cde657901	1283	* @arg TIM_CHANNEL_4: TIM Channel 4 selected
mbed_official	87:085cde657901	1284	* @param __ICPSC__: specifies the Input Capture4 prescaler new value.
mbed_official	87:085cde657901	1285	* This parameter can be one of the following values:
mbed_official	87:085cde657901	1286	* @arg TIM_ICPSC_DIV1: no prescaler
mbed_official	87:085cde657901	1287	* @arg TIM_ICPSC_DIV2: capture is done once every 2 events
mbed_official	87:085cde657901	1288	* @arg TIM_ICPSC_DIV4: capture is done once every 4 events
mbed_official	87:085cde657901	1289	* @arg TIM_ICPSC_DIV8: capture is done once every 8 events
mbed_official	87:085cde657901	1290	* @retval None
mbed_official	87:085cde657901	1291	*/
mbed_official	87:085cde657901	1292	#define __HAL_TIM_SetICPrescaler(__HANDLE__, __CHANNEL__, __ICPSC__) \
mbed_official	87:085cde657901	1293	do{ \
mbed_official	87:085cde657901	1294	__HAL_TIM_ResetICPrescalerValue((__HANDLE__), (__CHANNEL__)); \
mbed_official	87:085cde657901	1295	__HAL_TIM_SetICPrescalerValue((__HANDLE__), (__CHANNEL__), (__ICPSC__)); \
mbed_official	87:085cde657901	1296	} while(0)
mbed_official	87:085cde657901	1297
mbed_official	87:085cde657901	1298	/**
mbed_official	87:085cde657901	1299	* @}
mbed_official	87:085cde657901	1300	*/
mbed_official	87:085cde657901	1301
mbed_official	87:085cde657901	1302	/* Include TIM HAL Extension module */
mbed_official	87:085cde657901	1303	#include "stm32f4xx_hal_tim_ex.h"
mbed_official	87:085cde657901	1304
mbed_official	87:085cde657901	1305	/* Exported functions --------------------------------------------------------*/
mbed_official	87:085cde657901	1306
mbed_official	87:085cde657901	1307	/* Time Base functions ********************************************************/
mbed_official	87:085cde657901	1308	HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim);
mbed_official	87:085cde657901	1309	HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim);
mbed_official	87:085cde657901	1310	void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim);
mbed_official	87:085cde657901	1311	void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef *htim);
mbed_official	87:085cde657901	1312	/* Blocking mode: Polling */
mbed_official	87:085cde657901	1313	HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim);
mbed_official	87:085cde657901	1314	HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim);
mbed_official	87:085cde657901	1315	/* Non-Blocking mode: Interrupt */
mbed_official	87:085cde657901	1316	HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim);
mbed_official	87:085cde657901	1317	HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim);
mbed_official	87:085cde657901	1318	/* Non-Blocking mode: DMA */
mbed_official	87:085cde657901	1319	HAL_StatusTypeDef HAL_TIM_Base_Start_DMA(TIM_HandleTypeDef htim, uint32_t pData, uint16_t Length);
mbed_official	87:085cde657901	1320	HAL_StatusTypeDef HAL_TIM_Base_Stop_DMA(TIM_HandleTypeDef *htim);
mbed_official	87:085cde657901	1321
mbed_official	87:085cde657901	1322	/* Timer Output Compare functions **********************************************/
mbed_official	87:085cde657901	1323	HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim);
mbed_official	87:085cde657901	1324	HAL_StatusTypeDef HAL_TIM_OC_DeInit(TIM_HandleTypeDef *htim);
mbed_official	87:085cde657901	1325	void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim);
mbed_official	87:085cde657901	1326	void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef *htim);
mbed_official	87:085cde657901	1327	/* Blocking mode: Polling */
mbed_official	87:085cde657901	1328	HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel);
mbed_official	87:085cde657901	1329	HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel);
mbed_official	87:085cde657901	1330	/* Non-Blocking mode: Interrupt */
mbed_official	87:085cde657901	1331	HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
mbed_official	87:085cde657901	1332	HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
mbed_official	87:085cde657901	1333	/* Non-Blocking mode: DMA */
mbed_official	87:085cde657901	1334	HAL_StatusTypeDef HAL_TIM_OC_Start_DMA(TIM_HandleTypeDef htim, uint32_t Channel, uint32_t pData, uint16_t Length);
mbed_official	87:085cde657901	1335	HAL_StatusTypeDef HAL_TIM_OC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel);
mbed_official	87:085cde657901	1336
mbed_official	87:085cde657901	1337	/* Timer PWM functions *********************************************************/
mbed_official	87:085cde657901	1338	HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim);
mbed_official	87:085cde657901	1339	HAL_StatusTypeDef HAL_TIM_PWM_DeInit(TIM_HandleTypeDef *htim);
mbed_official	87:085cde657901	1340	void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim);
mbed_official	87:085cde657901	1341	void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef *htim);
mbed_official	87:085cde657901	1342	/* Blocking mode: Polling */
mbed_official	87:085cde657901	1343	HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel);
mbed_official	87:085cde657901	1344	HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel);
mbed_official	87:085cde657901	1345	/* Non-Blocking mode: Interrupt */
mbed_official	87:085cde657901	1346	HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
mbed_official	87:085cde657901	1347	HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
mbed_official	87:085cde657901	1348	/* Non-Blocking mode: DMA */
mbed_official	87:085cde657901	1349	HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef htim, uint32_t Channel, uint32_t pData, uint16_t Length);
mbed_official	87:085cde657901	1350	HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel);
mbed_official	87:085cde657901	1351
mbed_official	87:085cde657901	1352	/* Timer Input Capture functions ***********************************************/
mbed_official	87:085cde657901	1353	HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim);
mbed_official	87:085cde657901	1354	HAL_StatusTypeDef HAL_TIM_IC_DeInit(TIM_HandleTypeDef *htim);
mbed_official	87:085cde657901	1355	void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim);
mbed_official	87:085cde657901	1356	void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef *htim);
mbed_official	87:085cde657901	1357	/* Blocking mode: Polling */
mbed_official	87:085cde657901	1358	HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel);
mbed_official	87:085cde657901	1359	HAL_StatusTypeDef HAL_TIM_IC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel);
mbed_official	87:085cde657901	1360	/* Non-Blocking mode: Interrupt */
mbed_official	87:085cde657901	1361	HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
mbed_official	87:085cde657901	1362	HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
mbed_official	87:085cde657901	1363	/* Non-Blocking mode: DMA */
mbed_official	87:085cde657901	1364	HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef htim, uint32_t Channel, uint32_t pData, uint16_t Length);
mbed_official	87:085cde657901	1365	HAL_StatusTypeDef HAL_TIM_IC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel);
mbed_official	87:085cde657901	1366
mbed_official	87:085cde657901	1367	/* Timer One Pulse functions ***************************************************/
mbed_official	87:085cde657901	1368	HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode);
mbed_official	87:085cde657901	1369	HAL_StatusTypeDef HAL_TIM_OnePulse_DeInit(TIM_HandleTypeDef *htim);
mbed_official	87:085cde657901	1370	void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim);
mbed_official	87:085cde657901	1371	void HAL_TIM_OnePulse_MspDeInit(TIM_HandleTypeDef *htim);
mbed_official	87:085cde657901	1372	/* Blocking mode: Polling */
mbed_official	87:085cde657901	1373	HAL_StatusTypeDef HAL_TIM_OnePulse_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
mbed_official	87:085cde657901	1374	HAL_StatusTypeDef HAL_TIM_OnePulse_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
mbed_official	87:085cde657901	1375
mbed_official	87:085cde657901	1376	/* Non-Blocking mode: Interrupt */
mbed_official	87:085cde657901	1377	HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
mbed_official	87:085cde657901	1378	HAL_StatusTypeDef HAL_TIM_OnePulse_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
mbed_official	87:085cde657901	1379
mbed_official	87:085cde657901	1380	/* Timer Encoder functions *****************************************************/
mbed_official	87:085cde657901	1381	HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef htim, TIM_Encoder_InitTypeDef sConfig);
mbed_official	87:085cde657901	1382	HAL_StatusTypeDef HAL_TIM_Encoder_DeInit(TIM_HandleTypeDef *htim);
mbed_official	87:085cde657901	1383	void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *htim);
mbed_official	87:085cde657901	1384	void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef *htim);
mbed_official	87:085cde657901	1385	/* Blocking mode: Polling */
mbed_official	87:085cde657901	1386	HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel);
mbed_official	87:085cde657901	1387	HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel);
mbed_official	87:085cde657901	1388	/* Non-Blocking mode: Interrupt */
mbed_official	87:085cde657901	1389	HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
mbed_official	87:085cde657901	1390	HAL_StatusTypeDef HAL_TIM_Encoder_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
mbed_official	87:085cde657901	1391	/* Non-Blocking mode: DMA */
mbed_official	87:085cde657901	1392	HAL_StatusTypeDef HAL_TIM_Encoder_Start_DMA(TIM_HandleTypeDef htim, uint32_t Channel, uint32_t pData1, uint32_t *pData2, uint16_t Length);
mbed_official	87:085cde657901	1393	HAL_StatusTypeDef HAL_TIM_Encoder_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel);
mbed_official	87:085cde657901	1394
mbed_official	87:085cde657901	1395	/* Interrupt Handler functions **********************************************/
mbed_official	87:085cde657901	1396	void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim);
mbed_official	87:085cde657901	1397
mbed_official	87:085cde657901	1398	/* Control functions *********************************************************/
mbed_official	87:085cde657901	1399	HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef htim, TIM_OC_InitTypeDef sConfig, uint32_t Channel);
mbed_official	87:085cde657901	1400	HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef htim, TIM_OC_InitTypeDef sConfig, uint32_t Channel);
mbed_official	87:085cde657901	1401	HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef htim, TIM_IC_InitTypeDef sConfig, uint32_t Channel);
mbed_official	87:085cde657901	1402	HAL_StatusTypeDef HAL_TIM_OnePulse_ConfigChannel(TIM_HandleTypeDef htim, TIM_OnePulse_InitTypeDef sConfig, uint32_t OutputChannel, uint32_t InputChannel);
mbed_official	87:085cde657901	1403	HAL_StatusTypeDef HAL_TIM_ConfigOCrefClear(TIM_HandleTypeDef htim, TIM_ClearInputConfigTypeDef sClearInputConfig, uint32_t Channel);
mbed_official	87:085cde657901	1404	HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef htim, TIM_ClockConfigTypeDef sClockSourceConfig);
mbed_official	87:085cde657901	1405	HAL_StatusTypeDef HAL_TIM_ConfigTI1Input(TIM_HandleTypeDef *htim, uint32_t TI1_Selection);
mbed_official	87:085cde657901	1406	HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchronization(TIM_HandleTypeDef htim, TIM_SlaveConfigTypeDef sSlaveConfig);
mbed_official	87:085cde657901	1407	HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, uint32_t BurstRequestSrc, \
mbed_official	87:085cde657901	1408	uint32_t *BurstBuffer, uint32_t BurstLength);
mbed_official	87:085cde657901	1409	HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc);
mbed_official	87:085cde657901	1410	HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, uint32_t BurstRequestSrc, \
mbed_official	87:085cde657901	1411	uint32_t *BurstBuffer, uint32_t BurstLength);
mbed_official	87:085cde657901	1412	HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc);
mbed_official	87:085cde657901	1413	HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource);
mbed_official	87:085cde657901	1414	uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel);
mbed_official	87:085cde657901	1415
mbed_official	87:085cde657901	1416	/* Callback in non blocking modes (Interrupt and DMA) *************************/
mbed_official	106:ced8cbb51063	1417	void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim);
mbed_official	106:ced8cbb51063	1418	void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim);
mbed_official	106:ced8cbb51063	1419	void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim);
mbed_official	106:ced8cbb51063	1420	void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim);
mbed_official	106:ced8cbb51063	1421	void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim);
mbed_official	106:ced8cbb51063	1422	void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim);
mbed_official	87:085cde657901	1423
mbed_official	87:085cde657901	1424	/* Peripheral State functions **************************************************/
mbed_official	87:085cde657901	1425	HAL_TIM_StateTypeDef HAL_TIM_Base_GetState(TIM_HandleTypeDef *htim);
mbed_official	87:085cde657901	1426	HAL_TIM_StateTypeDef HAL_TIM_OC_GetState(TIM_HandleTypeDef *htim);
mbed_official	87:085cde657901	1427	HAL_TIM_StateTypeDef HAL_TIM_PWM_GetState(TIM_HandleTypeDef *htim);
mbed_official	87:085cde657901	1428	HAL_TIM_StateTypeDef HAL_TIM_IC_GetState(TIM_HandleTypeDef *htim);
mbed_official	87:085cde657901	1429	HAL_TIM_StateTypeDef HAL_TIM_OnePulse_GetState(TIM_HandleTypeDef *htim);
mbed_official	87:085cde657901	1430	HAL_TIM_StateTypeDef HAL_TIM_Encoder_GetState(TIM_HandleTypeDef *htim);
mbed_official	87:085cde657901	1431
mbed_official	87:085cde657901	1432	void TIM_Base_SetConfig(TIM_TypeDef TIMx, TIM_Base_InitTypeDef Structure);
mbed_official	87:085cde657901	1433	void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection, uint32_t TIM_ICFilter);
mbed_official	87:085cde657901	1434	void TIM_OC2_SetConfig(TIM_TypeDef TIMx, TIM_OC_InitTypeDef OC_Config);
mbed_official	87:085cde657901	1435	void HAL_TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma);
mbed_official	87:085cde657901	1436	void HAL_TIM_DMAError(DMA_HandleTypeDef *hdma);
mbed_official	87:085cde657901	1437	void HAL_TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma);
mbed_official	87:085cde657901	1438	void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState);
mbed_official	87:085cde657901	1439
mbed_official	87:085cde657901	1440	/**
mbed_official	87:085cde657901	1441	* @}
mbed_official	87:085cde657901	1442	*/
mbed_official	87:085cde657901	1443
mbed_official	87:085cde657901	1444	/**
mbed_official	87:085cde657901	1445	* @}
mbed_official	87:085cde657901	1446	*/
mbed_official	87:085cde657901	1447
mbed_official	87:085cde657901	1448	#ifdef __cplusplus
mbed_official	87:085cde657901	1449	}
mbed_official	87:085cde657901	1450	#endif
mbed_official	87:085cde657901	1451
mbed_official	87:085cde657901	1452	#endif /* __STM32F4xx_HAL_TIM_H */
mbed_official	87:085cde657901	1453
mbed_official	87:085cde657901	1454	/********************** (C) COPYRIGHT STMicroelectronics *END OF FILE**/