mbed official / mbed-src

mbed library sources

Dependents:   Encrypted my_mbed lklk CyaSSL_DTLS_Cellular ... more

Superseded

This library was superseded by mbed-dev - https://os.mbed.com/users/mbed_official/code/mbed-dev/.

Development branch of the mbed library sources. This library is kept in synch with the latest changes from the mbed SDK and it is not guaranteed to work.

If you are looking for a stable and tested release, please import one of the official mbed library releases:

Import librarymbed

The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.

Last commit 20 Feb 2019 by mbed official

targets/cmsis/TARGET_NXP/TARGET_LPC82X/LPC82x.h@600:7d17ca308cd1, 2015-07-31 (annotated)

Committer:
mbed_official
Date:
Fri Jul 31 14:15:09 2015 +0100
Revision:
600:7d17ca308cd1
Parent:
337:6ed01c00b962 
Synchronized with git revision e4cd8bbd3e05b68e5a7f466c74035a85743d45e0



Full URL: https://github.com/mbedmicro/mbed/commit/e4cd8bbd3e05b68e5a7f466c74035a85743d45e0/



Enable LPC8xx usart when configuring it

Who changed what in which revision?

UserRevisionLine numberNew contents of line
mbed_official 337:6ed01c00b962 1
mbed_official 337:6ed01c00b962 2 /****************************************************************************************************//**
mbed_official 337:6ed01c00b962 3 * @file LPC82x.h
mbed_official 337:6ed01c00b962 4 *
mbed_official 337:6ed01c00b962 5 * @brief CMSIS Cortex-M0PLUS Peripheral Access Layer Header File for
mbed_official 337:6ed01c00b962 6 * LPC82x from .
mbed_official 337:6ed01c00b962 7 *
mbed_official 337:6ed01c00b962 8 * @version V0.4
mbed_official 337:6ed01c00b962 9 * @date 17. June 2014
mbed_official 337:6ed01c00b962 10 *
mbed_official 337:6ed01c00b962 11 * @note Generated with SVDConv V2.80
mbed_official 337:6ed01c00b962 12 * from CMSIS SVD File 'LPC82x.svd' Version 0.4,
mbed_official 337:6ed01c00b962 13 *******************************************************************************************************/
mbed_official 337:6ed01c00b962 14
mbed_official 337:6ed01c00b962 15
mbed_official 337:6ed01c00b962 16
mbed_official 337:6ed01c00b962 17 /** @addtogroup (null)
mbed_official 337:6ed01c00b962 18 * @{
mbed_official 337:6ed01c00b962 19 */
mbed_official 337:6ed01c00b962 20
mbed_official 337:6ed01c00b962 21 /** @addtogroup LPC82x
mbed_official 337:6ed01c00b962 22 * @{
mbed_official 337:6ed01c00b962 23 */
mbed_official 337:6ed01c00b962 24
mbed_official 337:6ed01c00b962 25 #ifndef LPC82X_H
mbed_official 337:6ed01c00b962 26 #define LPC82X_H
mbed_official 337:6ed01c00b962 27
mbed_official 337:6ed01c00b962 28 #ifdef __cplusplus
mbed_official 337:6ed01c00b962 29 extern "C" {
mbed_official 337:6ed01c00b962 30 #endif
mbed_official 337:6ed01c00b962 31
mbed_official 337:6ed01c00b962 32
mbed_official 337:6ed01c00b962 33 /* ------------------------- Interrupt Number Definition ------------------------ */
mbed_official 337:6ed01c00b962 34
mbed_official 337:6ed01c00b962 35 typedef enum {
mbed_official 337:6ed01c00b962 36 /* ----------------- Cortex-M0PLUS Processor Exceptions Numbers ----------------- */
mbed_official 337:6ed01c00b962 37 Reset_IRQn = -15, /*!< 1 Reset Vector, invoked on Power up and warm reset */
mbed_official 337:6ed01c00b962 38 NonMaskableInt_IRQn = -14, /*!< 2 Non maskable Interrupt, cannot be stopped or preempted */
mbed_official 337:6ed01c00b962 39 HardFault_IRQn = -13, /*!< 3 Hard Fault, all classes of Fault */
mbed_official 337:6ed01c00b962 40 SVCall_IRQn = -5, /*!< 11 System Service Call via SVC instruction */
mbed_official 337:6ed01c00b962 41 DebugMonitor_IRQn = -4, /*!< 12 Debug Monitor */
mbed_official 337:6ed01c00b962 42 PendSV_IRQn = -2, /*!< 14 Pendable request for system service */
mbed_official 337:6ed01c00b962 43 SysTick_IRQn = -1, /*!< 15 System Tick Timer */
mbed_official 337:6ed01c00b962 44 /* ---------------------- LPC82x Specific Interrupt Numbers --------------------- */
mbed_official 337:6ed01c00b962 45 SPI0_IRQn = 0, /*!< 0 SPI0 */
mbed_official 337:6ed01c00b962 46 SPI1_IRQn = 1, /*!< 1 SPI1 */
mbed_official 337:6ed01c00b962 47 UART0_IRQn = 3, /*!< 3 UART0 */
mbed_official 337:6ed01c00b962 48 UART1_IRQn = 4, /*!< 4 UART1 */
mbed_official 337:6ed01c00b962 49 UART2_IRQn = 5, /*!< 5 UART2 */
mbed_official 337:6ed01c00b962 50 I2C1_IRQn = 7, /*!< 7 I2C1 */
mbed_official 337:6ed01c00b962 51 I2C0_IRQn = 8, /*!< 8 I2C0 */
mbed_official 337:6ed01c00b962 52 SCT_IRQn = 9, /*!< 9 SCT */
mbed_official 337:6ed01c00b962 53 MRT_IRQn = 10, /*!< 10 MRT */
mbed_official 337:6ed01c00b962 54 CMP_IRQn = 11, /*!< 11 CMP */
mbed_official 337:6ed01c00b962 55 WDT_IRQn = 12, /*!< 12 WDT */
mbed_official 337:6ed01c00b962 56 BOD_IRQn = 13, /*!< 13 BOD */
mbed_official 337:6ed01c00b962 57 FLASH_IRQn = 14, /*!< 14 FLASH */
mbed_official 337:6ed01c00b962 58 WKT_IRQn = 15, /*!< 15 WKT */
mbed_official 337:6ed01c00b962 59 ADC_SEQA_IRQn = 16, /*!< 16 ADC_SEQA */
mbed_official 337:6ed01c00b962 60 ADC_SEQB_IRQn = 17, /*!< 17 ADC_SEQB */
mbed_official 337:6ed01c00b962 61 ADC_THCMP_IRQn = 18, /*!< 18 ADC_THCMP */
mbed_official 337:6ed01c00b962 62 ADC_OVR_IRQn = 19, /*!< 19 ADC_OVR */
mbed_official 337:6ed01c00b962 63 DMA_IRQn = 20, /*!< 20 DMA */
mbed_official 337:6ed01c00b962 64 I2C2_IRQn = 21, /*!< 21 I2C2 */
mbed_official 337:6ed01c00b962 65 I2C3_IRQn = 22, /*!< 22 I2C3 */
mbed_official 337:6ed01c00b962 66 PIN_INT0_IRQn = 24, /*!< 24 PIN_INT0 */
mbed_official 337:6ed01c00b962 67 PIN_INT1_IRQn = 25, /*!< 25 PIN_INT1 */
mbed_official 337:6ed01c00b962 68 PIN_INT2_IRQn = 26, /*!< 26 PIN_INT2 */
mbed_official 337:6ed01c00b962 69 PIN_INT3_IRQn = 27, /*!< 27 PIN_INT3 */
mbed_official 337:6ed01c00b962 70 PIN_INT4_IRQn = 28, /*!< 28 PIN_INT4 */
mbed_official 337:6ed01c00b962 71 PIN_INT5_IRQn = 29, /*!< 29 PIN_INT5 */
mbed_official 337:6ed01c00b962 72 PIN_INT6_IRQn = 30, /*!< 30 PIN_INT6 */
mbed_official 337:6ed01c00b962 73 PIN_INT7_IRQn = 31 /*!< 31 PIN_INT7 */
mbed_official 337:6ed01c00b962 74 } IRQn_Type;
mbed_official 337:6ed01c00b962 75
mbed_official 337:6ed01c00b962 76
mbed_official 337:6ed01c00b962 77 /** @addtogroup Configuration_of_CMSIS
mbed_official 337:6ed01c00b962 78 * @{
mbed_official 337:6ed01c00b962 79 */
mbed_official 337:6ed01c00b962 80
mbed_official 337:6ed01c00b962 81
mbed_official 337:6ed01c00b962 82 /* ================================================================================ */
mbed_official 337:6ed01c00b962 83 /* ================ Processor and Core Peripheral Section ================ */
mbed_official 337:6ed01c00b962 84 /* ================================================================================ */
mbed_official 337:6ed01c00b962 85
mbed_official 337:6ed01c00b962 86 /* ----------------Configuration of the Cortex-M0PLUS Processor and Core Peripherals---------------- */
mbed_official 337:6ed01c00b962 87 #define __CM0PLUS_REV 0x0001 /*!< Cortex-M0PLUS Core Revision */
mbed_official 337:6ed01c00b962 88 #define __MPU_PRESENT 0 /*!< MPU present or not */
mbed_official 337:6ed01c00b962 89 #define __NVIC_PRIO_BITS 2 /*!< Number of Bits used for Priority Levels */
mbed_official 337:6ed01c00b962 90 #define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */
mbed_official 337:6ed01c00b962 91 #define __VTOR_PRESENT 1 /*!< Set to 1 if CPU supports Vector Table Offset Register */
mbed_official 337:6ed01c00b962 92 /** @} */ /* End of group Configuration_of_CMSIS */
mbed_official 337:6ed01c00b962 93
mbed_official 337:6ed01c00b962 94 #include "core_cm0plus.h" /*!< Cortex-M0PLUS processor and core peripherals */
mbed_official 337:6ed01c00b962 95 #include "system_LPC82x.h" /*!< LPC82x System */
mbed_official 337:6ed01c00b962 96
mbed_official 337:6ed01c00b962 97
mbed_official 337:6ed01c00b962 98 /* ================================================================================ */
mbed_official 337:6ed01c00b962 99 /* ================ Device Specific Peripheral Section ================ */
mbed_official 337:6ed01c00b962 100 /* ================================================================================ */
mbed_official 337:6ed01c00b962 101
mbed_official 337:6ed01c00b962 102
mbed_official 337:6ed01c00b962 103 /** @addtogroup Device_Peripheral_Registers
mbed_official 337:6ed01c00b962 104 * @{
mbed_official 337:6ed01c00b962 105 */
mbed_official 337:6ed01c00b962 106
mbed_official 337:6ed01c00b962 107
mbed_official 337:6ed01c00b962 108 /* ------------------- Start of section using anonymous unions ------------------ */
mbed_official 337:6ed01c00b962 109 #if defined(__CC_ARM)
mbed_official 337:6ed01c00b962 110 #pragma push
mbed_official 337:6ed01c00b962 111 #pragma anon_unions
mbed_official 337:6ed01c00b962 112 #elif defined(__ICCARM__)
mbed_official 337:6ed01c00b962 113 #pragma language=extended
mbed_official 337:6ed01c00b962 114 #elif defined(__GNUC__)
mbed_official 337:6ed01c00b962 115 /* anonymous unions are enabled by default */
mbed_official 337:6ed01c00b962 116 #elif defined(__TMS470__)
mbed_official 337:6ed01c00b962 117 /* anonymous unions are enabled by default */
mbed_official 337:6ed01c00b962 118 #elif defined(__TASKING__)
mbed_official 337:6ed01c00b962 119 #pragma warning 586
mbed_official 337:6ed01c00b962 120 #else
mbed_official 337:6ed01c00b962 121 #warning Not supported compiler type
mbed_official 337:6ed01c00b962 122 #endif
mbed_official 337:6ed01c00b962 123
mbed_official 337:6ed01c00b962 124
mbed_official 337:6ed01c00b962 125
mbed_official 337:6ed01c00b962 126 /* ================================================================================ */
mbed_official 337:6ed01c00b962 127 /* ================ WWDT ================ */
mbed_official 337:6ed01c00b962 128 /* ================================================================================ */
mbed_official 337:6ed01c00b962 129
mbed_official 337:6ed01c00b962 130
mbed_official 337:6ed01c00b962 131 /**
mbed_official 337:6ed01c00b962 132 * @brief Windowed Watchdog Timer (WWDT) (WWDT)
mbed_official 337:6ed01c00b962 133 */
mbed_official 337:6ed01c00b962 134
mbed_official 337:6ed01c00b962 135 typedef struct { /*!< (@ 0x40000000) WWDT Structure */
mbed_official 337:6ed01c00b962 136 __IO uint32_t MOD; /*!< (@ 0x40000000) Watchdog mode register. This register contains
mbed_official 337:6ed01c00b962 137 the basic mode and status of the Watchdog Timer. */
mbed_official 337:6ed01c00b962 138 __IO uint32_t TC; /*!< (@ 0x40000004) Watchdog timer constant register. This 24-bit
mbed_official 337:6ed01c00b962 139 register determines the time-out value. */
mbed_official 337:6ed01c00b962 140 __O uint32_t FEED; /*!< (@ 0x40000008) Watchdog feed sequence register. Writing 0xAA
mbed_official 337:6ed01c00b962 141 followed by 0x55 to this register reloads the Watchdog timer
mbed_official 337:6ed01c00b962 142 with the value contained in WDTC. */
mbed_official 337:6ed01c00b962 143 __I uint32_t TV; /*!< (@ 0x4000000C) Watchdog timer value register. This 24-bit register
mbed_official 337:6ed01c00b962 144 reads out the current value of the Watchdog timer. */
mbed_official 337:6ed01c00b962 145 __I uint32_t RESERVED0;
mbed_official 337:6ed01c00b962 146 __IO uint32_t WARNINT; /*!< (@ 0x40000014) Watchdog Warning Interrupt compare value. */
mbed_official 337:6ed01c00b962 147 __IO uint32_t WINDOW; /*!< (@ 0x40000018) Watchdog Window compare value. */
mbed_official 337:6ed01c00b962 148 } LPC_WWDT_Type;
mbed_official 337:6ed01c00b962 149
mbed_official 337:6ed01c00b962 150
mbed_official 337:6ed01c00b962 151 /* ================================================================================ */
mbed_official 337:6ed01c00b962 152 /* ================ MRT ================ */
mbed_official 337:6ed01c00b962 153 /* ================================================================================ */
mbed_official 337:6ed01c00b962 154
mbed_official 337:6ed01c00b962 155
mbed_official 337:6ed01c00b962 156 /**
mbed_official 337:6ed01c00b962 157 * @brief Multi-Rate Timer (MRT) (MRT)
mbed_official 337:6ed01c00b962 158 */
mbed_official 337:6ed01c00b962 159
mbed_official 337:6ed01c00b962 160 typedef struct { /*!< (@ 0x40004000) MRT Structure */
mbed_official 337:6ed01c00b962 161 __IO uint32_t INTVAL0; /*!< (@ 0x40004000) MRT0 Time interval value register. This value
mbed_official 337:6ed01c00b962 162 is loaded into the TIMER0 register. */
mbed_official 337:6ed01c00b962 163 __I uint32_t TIMER0; /*!< (@ 0x40004004) MRT0 Timer register. This register reads the
mbed_official 337:6ed01c00b962 164 value of the down-counter. */
mbed_official 337:6ed01c00b962 165 __IO uint32_t CTRL0; /*!< (@ 0x40004008) MRT0 Control register. This register controls
mbed_official 337:6ed01c00b962 166 the MRT0 modes. */
mbed_official 337:6ed01c00b962 167 __IO uint32_t STAT0; /*!< (@ 0x4000400C) MRT0 Status register. */
mbed_official 337:6ed01c00b962 168 __IO uint32_t INTVAL1; /*!< (@ 0x40004010) MRT0 Time interval value register. This value
mbed_official 337:6ed01c00b962 169 is loaded into the TIMER0 register. */
mbed_official 337:6ed01c00b962 170 __I uint32_t TIMER1; /*!< (@ 0x40004014) MRT0 Timer register. This register reads the
mbed_official 337:6ed01c00b962 171 value of the down-counter. */
mbed_official 337:6ed01c00b962 172 __IO uint32_t CTRL1; /*!< (@ 0x40004018) MRT0 Control register. This register controls
mbed_official 337:6ed01c00b962 173 the MRT0 modes. */
mbed_official 337:6ed01c00b962 174 __IO uint32_t STAT1; /*!< (@ 0x4000401C) MRT0 Status register. */
mbed_official 337:6ed01c00b962 175 __IO uint32_t INTVAL2; /*!< (@ 0x40004020) MRT0 Time interval value register. This value
mbed_official 337:6ed01c00b962 176 is loaded into the TIMER0 register. */
mbed_official 337:6ed01c00b962 177 __I uint32_t TIMER2; /*!< (@ 0x40004024) MRT0 Timer register. This register reads the
mbed_official 337:6ed01c00b962 178 value of the down-counter. */
mbed_official 337:6ed01c00b962 179 __IO uint32_t CTRL2; /*!< (@ 0x40004028) MRT0 Control register. This register controls
mbed_official 337:6ed01c00b962 180 the MRT0 modes. */
mbed_official 337:6ed01c00b962 181 __IO uint32_t STAT2; /*!< (@ 0x4000402C) MRT0 Status register. */
mbed_official 337:6ed01c00b962 182 __IO uint32_t INTVAL3; /*!< (@ 0x40004030) MRT0 Time interval value register. This value
mbed_official 337:6ed01c00b962 183 is loaded into the TIMER0 register. */
mbed_official 337:6ed01c00b962 184 __I uint32_t TIMER3; /*!< (@ 0x40004034) MRT0 Timer register. This register reads the
mbed_official 337:6ed01c00b962 185 value of the down-counter. */
mbed_official 337:6ed01c00b962 186 __IO uint32_t CTRL3; /*!< (@ 0x40004038) MRT0 Control register. This register controls
mbed_official 337:6ed01c00b962 187 the MRT0 modes. */
mbed_official 337:6ed01c00b962 188 __IO uint32_t STAT3; /*!< (@ 0x4000403C) MRT0 Status register. */
mbed_official 337:6ed01c00b962 189 __I uint32_t RESERVED0[45];
mbed_official 337:6ed01c00b962 190 __I uint32_t IDLE_CH; /*!< (@ 0x400040F4) Idle channel register. This register returns
mbed_official 337:6ed01c00b962 191 the number of the first idle channel. */
mbed_official 337:6ed01c00b962 192 __IO uint32_t IRQ_FLAG; /*!< (@ 0x400040F8) Global interrupt flag register */
mbed_official 337:6ed01c00b962 193 } LPC_MRT_Type;
mbed_official 337:6ed01c00b962 194
mbed_official 337:6ed01c00b962 195
mbed_official 337:6ed01c00b962 196 /* ================================================================================ */
mbed_official 337:6ed01c00b962 197 /* ================ WKT ================ */
mbed_official 337:6ed01c00b962 198 /* ================================================================================ */
mbed_official 337:6ed01c00b962 199
mbed_official 337:6ed01c00b962 200
mbed_official 337:6ed01c00b962 201 /**
mbed_official 337:6ed01c00b962 202 * @brief Self wake-up timer (WKT) (WKT)
mbed_official 337:6ed01c00b962 203 */
mbed_official 337:6ed01c00b962 204
mbed_official 337:6ed01c00b962 205 typedef struct { /*!< (@ 0x40008000) WKT Structure */
mbed_official 337:6ed01c00b962 206 __IO uint32_t CTRL; /*!< (@ 0x40008000) Self wake-up timer control register. */
mbed_official 337:6ed01c00b962 207 __I uint32_t RESERVED0[2];
mbed_official 337:6ed01c00b962 208 __IO uint32_t COUNT; /*!< (@ 0x4000800C) Counter register. */
mbed_official 337:6ed01c00b962 209 } LPC_WKT_Type;
mbed_official 337:6ed01c00b962 210
mbed_official 337:6ed01c00b962 211
mbed_official 337:6ed01c00b962 212 /* ================================================================================ */
mbed_official 337:6ed01c00b962 213 /* ================ SWM ================ */
mbed_official 337:6ed01c00b962 214 /* ================================================================================ */
mbed_official 337:6ed01c00b962 215
mbed_official 337:6ed01c00b962 216
mbed_official 337:6ed01c00b962 217 /**
mbed_official 337:6ed01c00b962 218 * @brief Switch matrix (SWM) (SWM)
mbed_official 337:6ed01c00b962 219 */
mbed_official 337:6ed01c00b962 220
mbed_official 337:6ed01c00b962 221 typedef struct { /*!< (@ 0x4000C000) SWM Structure */
mbed_official 337:6ed01c00b962 222 union {
mbed_official 337:6ed01c00b962 223 __IO uint32_t PINASSIGN[12];
mbed_official 337:6ed01c00b962 224 struct {
mbed_official 337:6ed01c00b962 225 __IO uint32_t PINASSIGN0; /*!< (@ 0x4000C000) Pin assign register 0. Assign movable functions
mbed_official 337:6ed01c00b962 226 U0_TXD, U0_RXD, U0_RTS, U0_CTS. */
mbed_official 337:6ed01c00b962 227 __IO uint32_t PINASSIGN1; /*!< (@ 0x4000C004) Pin assign register 1. Assign movable functions
mbed_official 337:6ed01c00b962 228 U0_SCLK, U1_TXD, U1_RXD, U1_RTS. */
mbed_official 337:6ed01c00b962 229 __IO uint32_t PINASSIGN2; /*!< (@ 0x4000C008) Pin assign register 2. Assign movable functions
mbed_official 337:6ed01c00b962 230 U1_CTS, U1_SCLK, U2_TXD, U2_RXD. */
mbed_official 337:6ed01c00b962 231 __IO uint32_t PINASSIGN3; /*!< (@ 0x4000C00C) Pin assign register 3. Assign movable function
mbed_official 337:6ed01c00b962 232 U2_RTS, U2_CTS, U2_SCLK, SPI0_SCK. */
mbed_official 337:6ed01c00b962 233 __IO uint32_t PINASSIGN4; /*!< (@ 0x4000C010) Pin assign register 4. Assign movable functions
mbed_official 337:6ed01c00b962 234 SPI0_MOSI, SPI0_MISO, SPI0_SSEL0, SPI0_SSEL1. */
mbed_official 337:6ed01c00b962 235 __IO uint32_t PINASSIGN5; /*!< (@ 0x4000C014) Pin assign register 5. Assign movable functions
mbed_official 337:6ed01c00b962 236 SPI0_SSEL2, SPI0_SSEL3, SPI1_SCK, SPI1_MOSI */
mbed_official 337:6ed01c00b962 237 __IO uint32_t PINASSIGN6; /*!< (@ 0x4000C018) Pin assign register 6. Assign movable functions
mbed_official 337:6ed01c00b962 238 SPI1_MISO, SPI1_SSEL0, SPI1_SSEL1, SCT0_IN0. */
mbed_official 337:6ed01c00b962 239 __IO uint32_t PINASSIGN7; /*!< (@ 0x4000C01C) Pin assign register 7. Assign movable functions
mbed_official 337:6ed01c00b962 240 SCT_IN1, SCT_IN2, SCT_IN3, SCT_OUT0. */
mbed_official 337:6ed01c00b962 241 __IO uint32_t PINASSIGN8; /*!< (@ 0x4000C020) Pin assign register 8. Assign movable functions
mbed_official 337:6ed01c00b962 242 SCT_OUT1, SCT_OUT2, SCT_OUT3, SCT_OUT4. */
mbed_official 337:6ed01c00b962 243 __IO uint32_t PINASSIGN9; /*!< (@ 0x4000C024) Pin assign register 9. Assign movable functions
mbed_official 337:6ed01c00b962 244 SCT_OUT5, I2C1_SDA, I2C1_SCL, I2C2_SDA. */
mbed_official 337:6ed01c00b962 245 __IO uint32_t PINASSIGN10; /*!< (@ 0x4000C028) Pin assign register 10. Assign movable functions
mbed_official 337:6ed01c00b962 246 I2C2_SCL, I2C3_SDA, I2C3_SCL, ADC_PINTRIG0. */
mbed_official 337:6ed01c00b962 247 __IO uint32_t PINASSIGN11; /*!< (@ 0x4000C02C) Pin assign register 11. Assign movable functions
mbed_official 337:6ed01c00b962 248 ADC_PINTRIG1, ACMP_O, CLKOUT, GPIO_INT_BMAT */
mbed_official 337:6ed01c00b962 249 };
mbed_official 337:6ed01c00b962 250 };
mbed_official 337:6ed01c00b962 251 __I uint32_t RESERVED0[100];
mbed_official 337:6ed01c00b962 252 __IO uint32_t PINENABLE0; /*!< (@ 0x4000C1C0) Pin enable register 0. Enables fixed-pin functions
mbed_official 337:6ed01c00b962 253 ACMP_I0, ACMP_I1, SWCLK, SWDIO, XTALIN, XTALOUT, RESET, CLKIN,
mbed_official 337:6ed01c00b962 254 VDDCMP. */
mbed_official 337:6ed01c00b962 255 } LPC_SWM_Type;
mbed_official 337:6ed01c00b962 256
mbed_official 337:6ed01c00b962 257
mbed_official 337:6ed01c00b962 258 /* ================================================================================ */
mbed_official 337:6ed01c00b962 259 /* ================ ADC ================ */
mbed_official 337:6ed01c00b962 260 /* ================================================================================ */
mbed_official 337:6ed01c00b962 261
mbed_official 337:6ed01c00b962 262
mbed_official 337:6ed01c00b962 263 /**
mbed_official 337:6ed01c00b962 264 * @brief 12-bit Analog-to-Digital Converter (ADC) (ADC)
mbed_official 337:6ed01c00b962 265 */
mbed_official 337:6ed01c00b962 266
mbed_official 337:6ed01c00b962 267 typedef struct { /*!< (@ 0x4001C000) ADC Structure */
mbed_official 337:6ed01c00b962 268 __IO uint32_t CTRL; /*!< (@ 0x4001C000) A/D Control Register. Contains the clock divide
mbed_official 337:6ed01c00b962 269 value, enable bits for each sequence and the A/D power-down
mbed_official 337:6ed01c00b962 270 bit. */
mbed_official 337:6ed01c00b962 271 __I uint32_t RESERVED0;
mbed_official 337:6ed01c00b962 272 __IO uint32_t SEQA_CTRL; /*!< (@ 0x4001C008) A/D Conversion Sequence-A control Register: Controls
mbed_official 337:6ed01c00b962 273 triggering and channel selection for conversion sequence-A.
mbed_official 337:6ed01c00b962 274 Also specifies interrupt mode for sequence-A. */
mbed_official 337:6ed01c00b962 275 __IO uint32_t SEQB_CTRL; /*!< (@ 0x4001C00C) A/D Conversion Sequence-B Control Register: Controls
mbed_official 337:6ed01c00b962 276 triggering and channel selection for conversion sequence-B.
mbed_official 337:6ed01c00b962 277 Also specifies interrupt mode for sequence-B. */
mbed_official 337:6ed01c00b962 278 __IO uint32_t SEQA_GDAT; /*!< (@ 0x4001C010) A/D Sequence-A Global Data Register. This register
mbed_official 337:6ed01c00b962 279 contains the result of the most recent A/D conversion performed
mbed_official 337:6ed01c00b962 280 under sequence-A */
mbed_official 337:6ed01c00b962 281 __IO uint32_t SEQB_GDAT; /*!< (@ 0x4001C014) A/D Sequence-B Global Data Register. This register
mbed_official 337:6ed01c00b962 282 contains the result of the most recent A/D conversion performed
mbed_official 337:6ed01c00b962 283 under sequence-B */
mbed_official 337:6ed01c00b962 284 __I uint32_t RESERVED1[2];
mbed_official 337:6ed01c00b962 285 __I uint32_t DAT0; /*!< (@ 0x4001C020) A/D Channel 0 Data Register. This register contains
mbed_official 337:6ed01c00b962 286 the result of the most recent conversion completed on channel
mbed_official 337:6ed01c00b962 287 0. */
mbed_official 337:6ed01c00b962 288 __I uint32_t DAT1; /*!< (@ 0x4001C024) A/D Channel 0 Data Register. This register contains
mbed_official 337:6ed01c00b962 289 the result of the most recent conversion completed on channel
mbed_official 337:6ed01c00b962 290 0. */
mbed_official 337:6ed01c00b962 291 __I uint32_t DAT2; /*!< (@ 0x4001C028) A/D Channel 0 Data Register. This register contains
mbed_official 337:6ed01c00b962 292 the result of the most recent conversion completed on channel
mbed_official 337:6ed01c00b962 293 0. */
mbed_official 337:6ed01c00b962 294 __I uint32_t DAT3; /*!< (@ 0x4001C02C) A/D Channel 0 Data Register. This register contains
mbed_official 337:6ed01c00b962 295 the result of the most recent conversion completed on channel
mbed_official 337:6ed01c00b962 296 0. */
mbed_official 337:6ed01c00b962 297 __I uint32_t DAT4; /*!< (@ 0x4001C030) A/D Channel 0 Data Register. This register contains
mbed_official 337:6ed01c00b962 298 the result of the most recent conversion completed on channel
mbed_official 337:6ed01c00b962 299 0. */
mbed_official 337:6ed01c00b962 300 __I uint32_t DAT5; /*!< (@ 0x4001C034) A/D Channel 0 Data Register. This register contains
mbed_official 337:6ed01c00b962 301 the result of the most recent conversion completed on channel
mbed_official 337:6ed01c00b962 302 0. */
mbed_official 337:6ed01c00b962 303 __I uint32_t DAT6; /*!< (@ 0x4001C038) A/D Channel 0 Data Register. This register contains
mbed_official 337:6ed01c00b962 304 the result of the most recent conversion completed on channel
mbed_official 337:6ed01c00b962 305 0. */
mbed_official 337:6ed01c00b962 306 __I uint32_t DAT7; /*!< (@ 0x4001C03C) A/D Channel 0 Data Register. This register contains
mbed_official 337:6ed01c00b962 307 the result of the most recent conversion completed on channel
mbed_official 337:6ed01c00b962 308 0. */
mbed_official 337:6ed01c00b962 309 __I uint32_t DAT8; /*!< (@ 0x4001C040) A/D Channel 0 Data Register. This register contains
mbed_official 337:6ed01c00b962 310 the result of the most recent conversion completed on channel
mbed_official 337:6ed01c00b962 311 0. */
mbed_official 337:6ed01c00b962 312 __I uint32_t DAT9; /*!< (@ 0x4001C044) A/D Channel 0 Data Register. This register contains
mbed_official 337:6ed01c00b962 313 the result of the most recent conversion completed on channel
mbed_official 337:6ed01c00b962 314 0. */
mbed_official 337:6ed01c00b962 315 __I uint32_t DAT10; /*!< (@ 0x4001C048) A/D Channel 0 Data Register. This register contains
mbed_official 337:6ed01c00b962 316 the result of the most recent conversion completed on channel
mbed_official 337:6ed01c00b962 317 0. */
mbed_official 337:6ed01c00b962 318 __I uint32_t DAT11; /*!< (@ 0x4001C04C) A/D Channel 0 Data Register. This register contains
mbed_official 337:6ed01c00b962 319 the result of the most recent conversion completed on channel
mbed_official 337:6ed01c00b962 320 0. */
mbed_official 337:6ed01c00b962 321 __IO uint32_t THR0_LOW; /*!< (@ 0x4001C050) A/D Low Compare Threshold Register 0 : Contains
mbed_official 337:6ed01c00b962 322 the lower threshold level for automatic threshold comparison
mbed_official 337:6ed01c00b962 323 for any channels linked to threshold pair 0. */
mbed_official 337:6ed01c00b962 324 __IO uint32_t THR1_LOW; /*!< (@ 0x4001C054) A/D Low Compare Threshold Register 1: Contains
mbed_official 337:6ed01c00b962 325 the lower threshold level for automatic threshold comparison
mbed_official 337:6ed01c00b962 326 for any channels linked to threshold pair 1. */
mbed_official 337:6ed01c00b962 327 __IO uint32_t THR0_HIGH; /*!< (@ 0x4001C058) A/D High Compare Threshold Register 0: Contains
mbed_official 337:6ed01c00b962 328 the upper threshold level for automatic threshold comparison
mbed_official 337:6ed01c00b962 329 for any channels linked to threshold pair 0. */
mbed_official 337:6ed01c00b962 330 __IO uint32_t THR1_HIGH; /*!< (@ 0x4001C05C) A/D High Compare Threshold Register 1: Contains
mbed_official 337:6ed01c00b962 331 the upper threshold level for automatic threshold comparison
mbed_official 337:6ed01c00b962 332 for any channels linked to threshold pair 1. */
mbed_official 337:6ed01c00b962 333 __IO uint32_t CHAN_THRSEL; /*!< (@ 0x4001C060) A/D Channel-Threshold Select Register. Specifies
mbed_official 337:6ed01c00b962 334 which set of threshold compare registers are to be used for
mbed_official 337:6ed01c00b962 335 each channel */
mbed_official 337:6ed01c00b962 336 __IO uint32_t INTEN; /*!< (@ 0x4001C064) A/D Interrupt Enable Register. This register
mbed_official 337:6ed01c00b962 337 contains enable bits that enable the sequence-A, sequence-B,
mbed_official 337:6ed01c00b962 338 threshold compare and data overrun interrupts to be generated. */
mbed_official 337:6ed01c00b962 339 __IO uint32_t FLAGS; /*!< (@ 0x4001C068) A/D Flags Register. Contains the four interrupt
mbed_official 337:6ed01c00b962 340 request flags and the individual component overrun and threshold-compare
mbed_official 337:6ed01c00b962 341 flags. (The overrun bits replicate information stored in the
mbed_official 337:6ed01c00b962 342 result registers). */
mbed_official 337:6ed01c00b962 343 __IO uint32_t TRM; /*!< (@ 0x4001C06C) ADC trim register. */
mbed_official 337:6ed01c00b962 344 } LPC_ADC_Type;
mbed_official 337:6ed01c00b962 345
mbed_official 337:6ed01c00b962 346
mbed_official 337:6ed01c00b962 347 /* ================================================================================ */
mbed_official 337:6ed01c00b962 348 /* ================ PMU ================ */
mbed_official 337:6ed01c00b962 349 /* ================================================================================ */
mbed_official 337:6ed01c00b962 350
mbed_official 337:6ed01c00b962 351
mbed_official 337:6ed01c00b962 352 /**
mbed_official 337:6ed01c00b962 353 * @brief Power Management Unit (PMU) (PMU)
mbed_official 337:6ed01c00b962 354 */
mbed_official 337:6ed01c00b962 355
mbed_official 337:6ed01c00b962 356 typedef struct { /*!< (@ 0x40020000) PMU Structure */
mbed_official 337:6ed01c00b962 357 __IO uint32_t PCON; /*!< (@ 0x40020000) Power control register */
mbed_official 337:6ed01c00b962 358 __IO uint32_t GPREG0; /*!< (@ 0x40020004) General purpose register 0 */
mbed_official 337:6ed01c00b962 359 __IO uint32_t GPREG1; /*!< (@ 0x40020008) General purpose register 0 */
mbed_official 337:6ed01c00b962 360 __IO uint32_t GPREG2; /*!< (@ 0x4002000C) General purpose register 0 */
mbed_official 337:6ed01c00b962 361 __IO uint32_t GPREG3; /*!< (@ 0x40020010) General purpose register 0 */
mbed_official 337:6ed01c00b962 362 __IO uint32_t DPDCTRL; /*!< (@ 0x40020014) Deep power-down control register. Also includes
mbed_official 337:6ed01c00b962 363 bits for general purpose storage. */
mbed_official 337:6ed01c00b962 364 } LPC_PMU_Type;
mbed_official 337:6ed01c00b962 365
mbed_official 337:6ed01c00b962 366
mbed_official 337:6ed01c00b962 367 /* ================================================================================ */
mbed_official 337:6ed01c00b962 368 /* ================ CMP ================ */
mbed_official 337:6ed01c00b962 369 /* ================================================================================ */
mbed_official 337:6ed01c00b962 370
mbed_official 337:6ed01c00b962 371
mbed_official 337:6ed01c00b962 372 /**
mbed_official 337:6ed01c00b962 373 * @brief Analog comparator (CMP)
mbed_official 337:6ed01c00b962 374 */
mbed_official 337:6ed01c00b962 375
mbed_official 337:6ed01c00b962 376 typedef struct { /*!< (@ 0x40024000) CMP Structure */
mbed_official 337:6ed01c00b962 377 __IO uint32_t CTRL; /*!< (@ 0x40024000) Comparator control register */
mbed_official 337:6ed01c00b962 378 __IO uint32_t LAD; /*!< (@ 0x40024004) Voltage ladder register */
mbed_official 337:6ed01c00b962 379 } LPC_CMP_Type;
mbed_official 337:6ed01c00b962 380
mbed_official 337:6ed01c00b962 381
mbed_official 337:6ed01c00b962 382 /* ================================================================================ */
mbed_official 337:6ed01c00b962 383 /* ================ DMATRIGMUX ================ */
mbed_official 337:6ed01c00b962 384 /* ================================================================================ */
mbed_official 337:6ed01c00b962 385
mbed_official 337:6ed01c00b962 386
mbed_official 337:6ed01c00b962 387 /**
mbed_official 337:6ed01c00b962 388 * @brief DMA trigger mux (DMATRIGMUX)
mbed_official 337:6ed01c00b962 389 */
mbed_official 337:6ed01c00b962 390
mbed_official 337:6ed01c00b962 391 typedef struct { /*!< (@ 0x40028000) DMATRIGMUX Structure */
mbed_official 337:6ed01c00b962 392 __IO uint32_t DMA_ITRIG_INMUX0; /*!< (@ 0x40028000) Input mux register for trigger inputs 0 to 23
mbed_official 337:6ed01c00b962 393 connected to DMA channel 0. Selects from ADC, SCT, ACMP, pin
mbed_official 337:6ed01c00b962 394 interrupts, and DMA requests. */
mbed_official 337:6ed01c00b962 395 __IO uint32_t DMA_ITRIG_INMUX1; /*!< (@ 0x40028004) Input mux register for trigger inputs 0 to 23
mbed_official 337:6ed01c00b962 396 connected to DMA channel 0. Selects from ADC, SCT, ACMP, pin
mbed_official 337:6ed01c00b962 397 interrupts, and DMA requests. */
mbed_official 337:6ed01c00b962 398 __IO uint32_t DMA_ITRIG_INMUX2; /*!< (@ 0x40028008) Input mux register for trigger inputs 0 to 23
mbed_official 337:6ed01c00b962 399 connected to DMA channel 0. Selects from ADC, SCT, ACMP, pin
mbed_official 337:6ed01c00b962 400 interrupts, and DMA requests. */
mbed_official 337:6ed01c00b962 401 __IO uint32_t DMA_ITRIG_INMUX3; /*!< (@ 0x4002800C) Input mux register for trigger inputs 0 to 23
mbed_official 337:6ed01c00b962 402 connected to DMA channel 0. Selects from ADC, SCT, ACMP, pin
mbed_official 337:6ed01c00b962 403 interrupts, and DMA requests. */
mbed_official 337:6ed01c00b962 404 __IO uint32_t DMA_ITRIG_INMUX4; /*!< (@ 0x40028010) Input mux register for trigger inputs 0 to 23
mbed_official 337:6ed01c00b962 405 connected to DMA channel 0. Selects from ADC, SCT, ACMP, pin
mbed_official 337:6ed01c00b962 406 interrupts, and DMA requests. */
mbed_official 337:6ed01c00b962 407 __IO uint32_t DMA_ITRIG_INMUX5; /*!< (@ 0x40028014) Input mux register for trigger inputs 0 to 23
mbed_official 337:6ed01c00b962 408 connected to DMA channel 0. Selects from ADC, SCT, ACMP, pin
mbed_official 337:6ed01c00b962 409 interrupts, and DMA requests. */
mbed_official 337:6ed01c00b962 410 __IO uint32_t DMA_ITRIG_INMUX6; /*!< (@ 0x40028018) Input mux register for trigger inputs 0 to 23
mbed_official 337:6ed01c00b962 411 connected to DMA channel 0. Selects from ADC, SCT, ACMP, pin
mbed_official 337:6ed01c00b962 412 interrupts, and DMA requests. */
mbed_official 337:6ed01c00b962 413 __IO uint32_t DMA_ITRIG_INMUX7; /*!< (@ 0x4002801C) Input mux register for trigger inputs 0 to 23
mbed_official 337:6ed01c00b962 414 connected to DMA channel 0. Selects from ADC, SCT, ACMP, pin
mbed_official 337:6ed01c00b962 415 interrupts, and DMA requests. */
mbed_official 337:6ed01c00b962 416 __IO uint32_t DMA_ITRIG_INMUX8; /*!< (@ 0x40028020) Input mux register for trigger inputs 0 to 23
mbed_official 337:6ed01c00b962 417 connected to DMA channel 0. Selects from ADC, SCT, ACMP, pin
mbed_official 337:6ed01c00b962 418 interrupts, and DMA requests. */
mbed_official 337:6ed01c00b962 419 __IO uint32_t DMA_ITRIG_INMUX9; /*!< (@ 0x40028024) Input mux register for trigger inputs 0 to 23
mbed_official 337:6ed01c00b962 420 connected to DMA channel 0. Selects from ADC, SCT, ACMP, pin
mbed_official 337:6ed01c00b962 421 interrupts, and DMA requests. */
mbed_official 337:6ed01c00b962 422 __IO uint32_t DMA_ITRIG_INMUX10; /*!< (@ 0x40028028) Input mux register for trigger inputs 0 to 23
mbed_official 337:6ed01c00b962 423 connected to DMA channel 0. Selects from ADC, SCT, ACMP, pin
mbed_official 337:6ed01c00b962 424 interrupts, and DMA requests. */
mbed_official 337:6ed01c00b962 425 __IO uint32_t DMA_ITRIG_INMUX11; /*!< (@ 0x4002802C) Input mux register for trigger inputs 0 to 23
mbed_official 337:6ed01c00b962 426 connected to DMA channel 0. Selects from ADC, SCT, ACMP, pin
mbed_official 337:6ed01c00b962 427 interrupts, and DMA requests. */
mbed_official 337:6ed01c00b962 428 __IO uint32_t DMA_ITRIG_INMUX12; /*!< (@ 0x40028030) Input mux register for trigger inputs 0 to 23
mbed_official 337:6ed01c00b962 429 connected to DMA channel 0. Selects from ADC, SCT, ACMP, pin
mbed_official 337:6ed01c00b962 430 interrupts, and DMA requests. */
mbed_official 337:6ed01c00b962 431 __IO uint32_t DMA_ITRIG_INMUX13; /*!< (@ 0x40028034) Input mux register for trigger inputs 0 to 23
mbed_official 337:6ed01c00b962 432 connected to DMA channel 0. Selects from ADC, SCT, ACMP, pin
mbed_official 337:6ed01c00b962 433 interrupts, and DMA requests. */
mbed_official 337:6ed01c00b962 434 __IO uint32_t DMA_ITRIG_INMUX14; /*!< (@ 0x40028038) Input mux register for trigger inputs 0 to 23
mbed_official 337:6ed01c00b962 435 connected to DMA channel 0. Selects from ADC, SCT, ACMP, pin
mbed_official 337:6ed01c00b962 436 interrupts, and DMA requests. */
mbed_official 337:6ed01c00b962 437 __IO uint32_t DMA_ITRIG_INMUX15; /*!< (@ 0x4002803C) Input mux register for trigger inputs 0 to 23
mbed_official 337:6ed01c00b962 438 connected to DMA channel 0. Selects from ADC, SCT, ACMP, pin
mbed_official 337:6ed01c00b962 439 interrupts, and DMA requests. */
mbed_official 337:6ed01c00b962 440 __IO uint32_t DMA_ITRIG_INMUX16; /*!< (@ 0x40028040) Input mux register for trigger inputs 0 to 23
mbed_official 337:6ed01c00b962 441 connected to DMA channel 0. Selects from ADC, SCT, ACMP, pin
mbed_official 337:6ed01c00b962 442 interrupts, and DMA requests. */
mbed_official 337:6ed01c00b962 443 __IO uint32_t DMA_ITRIG_INMUX17; /*!< (@ 0x40028044) Input mux register for trigger inputs 0 to 23
mbed_official 337:6ed01c00b962 444 connected to DMA channel 0. Selects from ADC, SCT, ACMP, pin
mbed_official 337:6ed01c00b962 445 interrupts, and DMA requests. */
mbed_official 337:6ed01c00b962 446 } LPC_DMATRIGMUX_Type;
mbed_official 337:6ed01c00b962 447
mbed_official 337:6ed01c00b962 448
mbed_official 337:6ed01c00b962 449 /* ================================================================================ */
mbed_official 337:6ed01c00b962 450 /* ================ INPUTMUX ================ */
mbed_official 337:6ed01c00b962 451 /* ================================================================================ */
mbed_official 337:6ed01c00b962 452
mbed_official 337:6ed01c00b962 453
mbed_official 337:6ed01c00b962 454 /**
mbed_official 337:6ed01c00b962 455 * @brief Input multiplexing (INPUTMUX)
mbed_official 337:6ed01c00b962 456 */
mbed_official 337:6ed01c00b962 457
mbed_official 337:6ed01c00b962 458 typedef struct { /*!< (@ 0x4002C000) INPUTMUX Structure */
mbed_official 337:6ed01c00b962 459 __IO uint32_t DMA_INMUX_INMUX0; /*!< (@ 0x4002C000) Input mux register for DMA trigger input 20.
mbed_official 337:6ed01c00b962 460 Selects from 18 DMA trigger outputs. */
mbed_official 337:6ed01c00b962 461 __IO uint32_t DMA_INMUX_INMUX1; /*!< (@ 0x4002C004) Input mux register for DMA trigger input 20.
mbed_official 337:6ed01c00b962 462 Selects from 18 DMA trigger outputs. */
mbed_official 337:6ed01c00b962 463 __I uint32_t RESERVED0[6];
mbed_official 337:6ed01c00b962 464 __IO uint32_t SCT0_INMUX0; /*!< (@ 0x4002C020) Input mux register for SCT input 0 */
mbed_official 337:6ed01c00b962 465 __IO uint32_t SCT0_INMUX1; /*!< (@ 0x4002C024) Input mux register for SCT input 0 */
mbed_official 337:6ed01c00b962 466 __IO uint32_t SCT0_INMUX2; /*!< (@ 0x4002C028) Input mux register for SCT input 0 */
mbed_official 337:6ed01c00b962 467 __IO uint32_t SCT0_INMUX3; /*!< (@ 0x4002C02C) Input mux register for SCT input 0 */
mbed_official 337:6ed01c00b962 468 } LPC_INPUTMUX_Type;
mbed_official 337:6ed01c00b962 469
mbed_official 337:6ed01c00b962 470
mbed_official 337:6ed01c00b962 471 /* ================================================================================ */
mbed_official 337:6ed01c00b962 472 /* ================ FLASHCTRL ================ */
mbed_official 337:6ed01c00b962 473 /* ================================================================================ */
mbed_official 337:6ed01c00b962 474
mbed_official 337:6ed01c00b962 475
mbed_official 337:6ed01c00b962 476 /**
mbed_official 337:6ed01c00b962 477 * @brief Flash controller (FLASHCTRL)
mbed_official 337:6ed01c00b962 478 */
mbed_official 337:6ed01c00b962 479
mbed_official 337:6ed01c00b962 480 typedef struct { /*!< (@ 0x40040000) FLASHCTRL Structure */
mbed_official 337:6ed01c00b962 481 __I uint32_t RESERVED0[4];
mbed_official 337:6ed01c00b962 482 __IO uint32_t FLASHCFG; /*!< (@ 0x40040010) Flash configuration register */
mbed_official 337:6ed01c00b962 483 __I uint32_t RESERVED1[3];
mbed_official 337:6ed01c00b962 484 __IO uint32_t FMSSTART; /*!< (@ 0x40040020) Signature start address register */
mbed_official 337:6ed01c00b962 485 __IO uint32_t FMSSTOP; /*!< (@ 0x40040024) Signature stop-address register */
mbed_official 337:6ed01c00b962 486 __I uint32_t RESERVED2;
mbed_official 337:6ed01c00b962 487 __I uint32_t FMSW0; /*!< (@ 0x4004002C) Signature Word */
mbed_official 337:6ed01c00b962 488 } LPC_FLASHCTRL_Type;
mbed_official 337:6ed01c00b962 489
mbed_official 337:6ed01c00b962 490
mbed_official 337:6ed01c00b962 491 /* ================================================================================ */
mbed_official 337:6ed01c00b962 492 /* ================ IOCON ================ */
mbed_official 337:6ed01c00b962 493 /* ================================================================================ */
mbed_official 337:6ed01c00b962 494
mbed_official 337:6ed01c00b962 495
mbed_official 337:6ed01c00b962 496 /**
mbed_official 337:6ed01c00b962 497 * @brief I/O configuration (IOCON) (IOCON)
mbed_official 337:6ed01c00b962 498 */
mbed_official 337:6ed01c00b962 499
mbed_official 337:6ed01c00b962 500 typedef struct { /*!< (@ 0x40044000) IOCON Structure */
mbed_official 337:6ed01c00b962 501 __IO uint32_t PIO0_17; /*!< (@ 0x40044000) I/O configuration for pin PIO0_17 */
mbed_official 337:6ed01c00b962 502 __IO uint32_t PIO0_13; /*!< (@ 0x40044004) I/O configuration for pin PIO0_13 */
mbed_official 337:6ed01c00b962 503 __IO uint32_t PIO0_12; /*!< (@ 0x40044008) I/O configuration for pin PIO0_12 */
mbed_official 337:6ed01c00b962 504 __IO uint32_t PIO0_5; /*!< (@ 0x4004400C) I/O configuration for pin PIO0_5/RESET */
mbed_official 337:6ed01c00b962 505 __IO uint32_t PIO0_4; /*!< (@ 0x40044010) I/O configuration for pin PIO0_4 */
mbed_official 337:6ed01c00b962 506 __IO uint32_t PIO0_3; /*!< (@ 0x40044014) I/O configuration for pin PIO0_3/SWCLK */
mbed_official 337:6ed01c00b962 507 __IO uint32_t PIO0_2; /*!< (@ 0x40044018) I/O configuration for pin PIO0_2/SWDIO */
mbed_official 337:6ed01c00b962 508 __IO uint32_t PIO0_11; /*!< (@ 0x4004401C) I/O configuration for pin PIO0_11. This is the
mbed_official 337:6ed01c00b962 509 pin configuration for the true open-drain pin. */
mbed_official 337:6ed01c00b962 510 __IO uint32_t PIO0_10; /*!< (@ 0x40044020) I/O configuration for pin PIO0_10. This is the
mbed_official 337:6ed01c00b962 511 pin configuration for the true open-drain pin. */
mbed_official 337:6ed01c00b962 512 __IO uint32_t PIO0_16; /*!< (@ 0x40044024) I/O configuration for pin PIO0_16 */
mbed_official 337:6ed01c00b962 513 __IO uint32_t PIO0_15; /*!< (@ 0x40044028) I/O configuration for pin PIO0_15 */
mbed_official 337:6ed01c00b962 514 __IO uint32_t PIO0_1; /*!< (@ 0x4004402C) I/O configuration for pin PIO0_17 */
mbed_official 337:6ed01c00b962 515 __I uint32_t RESERVED0;
mbed_official 337:6ed01c00b962 516 __IO uint32_t PIO0_9; /*!< (@ 0x40044034) I/O configuration for pin PIO0_9/XTALOUT */
mbed_official 337:6ed01c00b962 517 __IO uint32_t PIO0_8; /*!< (@ 0x40044038) I/O configuration for pin PIO0_8/XTALIN */
mbed_official 337:6ed01c00b962 518 __IO uint32_t PIO0_7; /*!< (@ 0x4004403C) I/O configuration for pin PIO0_7 */
mbed_official 337:6ed01c00b962 519 __IO uint32_t PIO0_6; /*!< (@ 0x40044040) I/O configuration for pin PIO0_6/VDDCMP */
mbed_official 337:6ed01c00b962 520 __IO uint32_t PIO0_0; /*!< (@ 0x40044044) I/O configuration for pin PIO0_0/ACMP_I0 */
mbed_official 337:6ed01c00b962 521 __IO uint32_t PIO0_14; /*!< (@ 0x40044048) I/O configuration for pin PIO0_14 */
mbed_official 337:6ed01c00b962 522 __I uint32_t RESERVED1;
mbed_official 337:6ed01c00b962 523 __IO uint32_t PIO0_28; /*!< (@ 0x40044050) I/O configuration for pin PIO0_28 */
mbed_official 337:6ed01c00b962 524 __IO uint32_t PIO0_27; /*!< (@ 0x40044054) I/O configuration for pin PIO0_27 */
mbed_official 337:6ed01c00b962 525 __IO uint32_t PIO0_26; /*!< (@ 0x40044058) I/O configuration for pin PIO0_26 */
mbed_official 337:6ed01c00b962 526 __IO uint32_t PIO0_25; /*!< (@ 0x4004405C) I/O configuration for pin PIO0_25 */
mbed_official 337:6ed01c00b962 527 __IO uint32_t PIO0_24; /*!< (@ 0x40044060) I/O configuration for pin PIO0_24 */
mbed_official 337:6ed01c00b962 528 __IO uint32_t PIO0_23; /*!< (@ 0x40044064) I/O configuration for pin PIO0_23/ADC_3 */
mbed_official 337:6ed01c00b962 529 __IO uint32_t PIO0_22; /*!< (@ 0x40044068) I/O configuration for pin PIO0_22/ADC_4 */
mbed_official 337:6ed01c00b962 530 __IO uint32_t PIO0_21; /*!< (@ 0x4004406C) I/O configuration for pin PIO0_21/ACMP_I4/ADC_5 */
mbed_official 337:6ed01c00b962 531 __IO uint32_t PIO0_20; /*!< (@ 0x40044070) I/O configuration for pin PIO0_20/ADC_6 */
mbed_official 337:6ed01c00b962 532 __IO uint32_t PIO0_19; /*!< (@ 0x40044074) I/O configuration for pin PIO0_19/ADC_7 */
mbed_official 337:6ed01c00b962 533 __IO uint32_t PIO0_18; /*!< (@ 0x40044078) I/O configuration for pin PIO0_18/ADC_8 */
mbed_official 337:6ed01c00b962 534 } LPC_IOCON_Type;
mbed_official 337:6ed01c00b962 535
mbed_official 337:6ed01c00b962 536
mbed_official 337:6ed01c00b962 537 /* ================================================================================ */
mbed_official 337:6ed01c00b962 538 /* ================ SYSCON ================ */
mbed_official 337:6ed01c00b962 539 /* ================================================================================ */
mbed_official 337:6ed01c00b962 540
mbed_official 337:6ed01c00b962 541
mbed_official 337:6ed01c00b962 542 /**
mbed_official 337:6ed01c00b962 543 * @brief System configuration (SYSCON) (SYSCON)
mbed_official 337:6ed01c00b962 544 */
mbed_official 337:6ed01c00b962 545
mbed_official 337:6ed01c00b962 546 typedef struct { /*!< (@ 0x40048000) SYSCON Structure */
mbed_official 337:6ed01c00b962 547 __IO uint32_t SYSMEMREMAP; /*!< (@ 0x40048000) System memory remap */
mbed_official 337:6ed01c00b962 548 __IO uint32_t PRESETCTRL; /*!< (@ 0x40048004) Peripheral reset control */
mbed_official 337:6ed01c00b962 549 __IO uint32_t SYSPLLCTRL; /*!< (@ 0x40048008) System PLL control */
mbed_official 337:6ed01c00b962 550 __I uint32_t SYSPLLSTAT; /*!< (@ 0x4004800C) System PLL status */
mbed_official 337:6ed01c00b962 551 __I uint32_t RESERVED0[4];
mbed_official 337:6ed01c00b962 552 __IO uint32_t SYSOSCCTRL; /*!< (@ 0x40048020) System oscillator control */
mbed_official 337:6ed01c00b962 553 __IO uint32_t WDTOSCCTRL; /*!< (@ 0x40048024) Watchdog oscillator control */
mbed_official 337:6ed01c00b962 554 __IO uint32_t IRCCTRL; /*!< (@ 0x40048028) IRC control */
mbed_official 337:6ed01c00b962 555 __I uint32_t RESERVED1;
mbed_official 337:6ed01c00b962 556 __IO uint32_t SYSRSTSTAT; /*!< (@ 0x40048030) System reset status register */
mbed_official 337:6ed01c00b962 557 __I uint32_t RESERVED2[3];
mbed_official 337:6ed01c00b962 558 __IO uint32_t SYSPLLCLKSEL; /*!< (@ 0x40048040) System PLL clock source select */
mbed_official 337:6ed01c00b962 559 __IO uint32_t SYSPLLCLKUEN; /*!< (@ 0x40048044) System PLL clock source update enable */
mbed_official 337:6ed01c00b962 560 __I uint32_t RESERVED3[10];
mbed_official 337:6ed01c00b962 561 __IO uint32_t MAINCLKSEL; /*!< (@ 0x40048070) Main clock source select */
mbed_official 337:6ed01c00b962 562 __IO uint32_t MAINCLKUEN; /*!< (@ 0x40048074) Main clock source update enable */
mbed_official 337:6ed01c00b962 563 __IO uint32_t SYSAHBCLKDIV; /*!< (@ 0x40048078) System clock divider */
mbed_official 337:6ed01c00b962 564 __I uint32_t RESERVED4;
mbed_official 337:6ed01c00b962 565 __IO uint32_t SYSAHBCLKCTRL; /*!< (@ 0x40048080) System clock control */
mbed_official 337:6ed01c00b962 566 __I uint32_t RESERVED5[4];
mbed_official 337:6ed01c00b962 567 __IO uint32_t UARTCLKDIV; /*!< (@ 0x40048094) USART clock divider */
mbed_official 337:6ed01c00b962 568 __I uint32_t RESERVED6[18];
mbed_official 337:6ed01c00b962 569 __IO uint32_t CLKOUTSEL; /*!< (@ 0x400480E0) CLKOUT clock source select */
mbed_official 337:6ed01c00b962 570 __IO uint32_t CLKOUTUEN; /*!< (@ 0x400480E4) CLKOUT clock source update enable */
mbed_official 337:6ed01c00b962 571 __IO uint32_t CLKOUTDIV; /*!< (@ 0x400480E8) CLKOUT clock divider */
mbed_official 337:6ed01c00b962 572 __I uint32_t RESERVED7;
mbed_official 337:6ed01c00b962 573 __IO uint32_t UARTFRGDIV; /*!< (@ 0x400480F0) USART1 to USART4 common fractional generator
mbed_official 337:6ed01c00b962 574 divider value */
mbed_official 337:6ed01c00b962 575 __IO uint32_t UARTFRGMULT; /*!< (@ 0x400480F4) USART1 to USART4 common fractional generator
mbed_official 337:6ed01c00b962 576 multiplier value */
mbed_official 337:6ed01c00b962 577 __I uint32_t RESERVED8;
mbed_official 337:6ed01c00b962 578 __IO uint32_t EXTTRACECMD; /*!< (@ 0x400480FC) External trace buffer command register */
mbed_official 337:6ed01c00b962 579 __I uint32_t PIOPORCAP0; /*!< (@ 0x40048100) POR captured PIO status 0 */
mbed_official 337:6ed01c00b962 580 __I uint32_t RESERVED9[12];
mbed_official 337:6ed01c00b962 581 __IO uint32_t IOCONCLKDIV6; /*!< (@ 0x40048134) Peripheral clock 6 to the IOCON block for programmable
mbed_official 337:6ed01c00b962 582 glitch filter */
mbed_official 337:6ed01c00b962 583 __I uint32_t RESERVED10[6];
mbed_official 337:6ed01c00b962 584 __IO uint32_t BODCTRL; /*!< (@ 0x40048150) Brown-Out Detect */
mbed_official 337:6ed01c00b962 585 __IO uint32_t SYSTCKCAL; /*!< (@ 0x40048154) System tick counter calibration */
mbed_official 337:6ed01c00b962 586 __I uint32_t RESERVED11[6];
mbed_official 337:6ed01c00b962 587 __IO uint32_t IRQLATENCY; /*!< (@ 0x40048170) IQR delay. Allows trade-off between interrupt
mbed_official 337:6ed01c00b962 588 latency and determinism. */
mbed_official 337:6ed01c00b962 589 __IO uint32_t NMISRC; /*!< (@ 0x40048174) NMI Source Control */
mbed_official 337:6ed01c00b962 590 union {
mbed_official 337:6ed01c00b962 591 __IO uint32_t PINTSEL[8];
mbed_official 337:6ed01c00b962 592 struct {
mbed_official 337:6ed01c00b962 593 __IO uint32_t PINTSEL0; /*!< (@ 0x40048178) GPIO Pin Interrupt Select register 0 */
mbed_official 337:6ed01c00b962 594 __IO uint32_t PINTSEL1; /*!< (@ 0x4004817C) GPIO Pin Interrupt Select register 0 */
mbed_official 337:6ed01c00b962 595 __IO uint32_t PINTSEL2; /*!< (@ 0x40048180) GPIO Pin Interrupt Select register 0 */
mbed_official 337:6ed01c00b962 596 __IO uint32_t PINTSEL3; /*!< (@ 0x40048184) GPIO Pin Interrupt Select register 0 */
mbed_official 337:6ed01c00b962 597 __IO uint32_t PINTSEL4; /*!< (@ 0x40048188) GPIO Pin Interrupt Select register 0 */
mbed_official 337:6ed01c00b962 598 __IO uint32_t PINTSEL5; /*!< (@ 0x4004818C) GPIO Pin Interrupt Select register 0 */
mbed_official 337:6ed01c00b962 599 __IO uint32_t PINTSEL6; /*!< (@ 0x40048190) GPIO Pin Interrupt Select register 0 */
mbed_official 337:6ed01c00b962 600 __IO uint32_t PINTSEL7; /*!< (@ 0x40048194) GPIO Pin Interrupt Select register 0 */
mbed_official 337:6ed01c00b962 601 };
mbed_official 337:6ed01c00b962 602 };
mbed_official 337:6ed01c00b962 603 __I uint32_t RESERVED12[27];
mbed_official 337:6ed01c00b962 604 __IO uint32_t STARTERP0; /*!< (@ 0x40048204) Start logic 0 pin wake-up enable register */
mbed_official 337:6ed01c00b962 605 __I uint32_t RESERVED13[3];
mbed_official 337:6ed01c00b962 606 __IO uint32_t STARTERP1; /*!< (@ 0x40048214) Start logic 1 interrupt wake-up enable register */
mbed_official 337:6ed01c00b962 607 __I uint32_t RESERVED14[6];
mbed_official 337:6ed01c00b962 608 __IO uint32_t PDSLEEPCFG; /*!< (@ 0x40048230) Power-down states in deep-sleep mode */
mbed_official 337:6ed01c00b962 609 __IO uint32_t PDAWAKECFG; /*!< (@ 0x40048234) Power-down states for wake-up from deep-sleep */
mbed_official 337:6ed01c00b962 610 __IO uint32_t PDRUNCFG; /*!< (@ 0x40048238) Power configuration register */
mbed_official 337:6ed01c00b962 611 __I uint32_t RESERVED15[111];
mbed_official 337:6ed01c00b962 612 __I uint32_t DEVICE_ID; /*!< (@ 0x400483F8) Device ID */
mbed_official 337:6ed01c00b962 613 } LPC_SYSCON_Type;
mbed_official 337:6ed01c00b962 614
mbed_official 337:6ed01c00b962 615
mbed_official 337:6ed01c00b962 616 /* ================================================================================ */
mbed_official 337:6ed01c00b962 617 /* ================ I2C0 ================ */
mbed_official 337:6ed01c00b962 618 /* ================================================================================ */
mbed_official 337:6ed01c00b962 619
mbed_official 337:6ed01c00b962 620
mbed_official 337:6ed01c00b962 621 /**
mbed_official 337:6ed01c00b962 622 * @brief I2C0-bus interface (I2C0)
mbed_official 337:6ed01c00b962 623 */
mbed_official 337:6ed01c00b962 624
mbed_official 337:6ed01c00b962 625 typedef struct { /*!< (@ 0x40050000) I2C0 Structure */
mbed_official 337:6ed01c00b962 626 __IO uint32_t CFG; /*!< (@ 0x40050000) Configuration for shared functions. */
mbed_official 337:6ed01c00b962 627 __IO uint32_t STAT; /*!< (@ 0x40050004) Status register for Master, Slave, and Monitor
mbed_official 337:6ed01c00b962 628 functions. */
mbed_official 337:6ed01c00b962 629 __IO uint32_t INTENSET; /*!< (@ 0x40050008) Interrupt Enable Set and read register. */
mbed_official 337:6ed01c00b962 630 __O uint32_t INTENCLR; /*!< (@ 0x4005000C) Interrupt Enable Clear register. */
mbed_official 337:6ed01c00b962 631 __IO uint32_t TIMEOUT; /*!< (@ 0x40050010) Time-out value register. */
mbed_official 337:6ed01c00b962 632 __IO uint32_t CLKDIV; /*!< (@ 0x40050014) Clock pre-divider for the entire I2C block. This
mbed_official 337:6ed01c00b962 633 determines what time increments are used for the MSTTIME and
mbed_official 337:6ed01c00b962 634 SLVTIME registers. */
mbed_official 337:6ed01c00b962 635 __I uint32_t INTSTAT; /*!< (@ 0x40050018) Interrupt Status register for Master, Slave,
mbed_official 337:6ed01c00b962 636 and Monitor functions. */
mbed_official 337:6ed01c00b962 637 __I uint32_t RESERVED0;
mbed_official 337:6ed01c00b962 638 __IO uint32_t MSTCTL; /*!< (@ 0x40050020) Master control register. */
mbed_official 337:6ed01c00b962 639 __IO uint32_t MSTTIME; /*!< (@ 0x40050024) Master timing configuration. */
mbed_official 337:6ed01c00b962 640 __IO uint32_t MSTDAT; /*!< (@ 0x40050028) Combined Master receiver and transmitter data
mbed_official 337:6ed01c00b962 641 register. */
mbed_official 337:6ed01c00b962 642 __I uint32_t RESERVED1[5];
mbed_official 337:6ed01c00b962 643 __IO uint32_t SLVCTL; /*!< (@ 0x40050040) Slave control register. */
mbed_official 337:6ed01c00b962 644 __IO uint32_t SLVDAT; /*!< (@ 0x40050044) Combined Slave receiver and transmitter data
mbed_official 337:6ed01c00b962 645 register. */
mbed_official 337:6ed01c00b962 646 union {
mbed_official 337:6ed01c00b962 647 __IO uint32_t SLVADR[4];
mbed_official 337:6ed01c00b962 648 struct {
mbed_official 337:6ed01c00b962 649 __IO uint32_t SLVADR0; /*!< (@ 0x40050048) Slave address 0. */
mbed_official 337:6ed01c00b962 650 __IO uint32_t SLVADR1; /*!< (@ 0x4005004C) Slave address 0. */
mbed_official 337:6ed01c00b962 651 __IO uint32_t SLVADR2; /*!< (@ 0x40050050) Slave address 0. */
mbed_official 337:6ed01c00b962 652 __IO uint32_t SLVADR3; /*!< (@ 0x40050054) Slave address 0. */
mbed_official 337:6ed01c00b962 653 };
mbed_official 337:6ed01c00b962 654 };
mbed_official 337:6ed01c00b962 655 __IO uint32_t SLVQUAL0; /*!< (@ 0x40050058) Slave Qualification for address 0. */
mbed_official 337:6ed01c00b962 656 __I uint32_t RESERVED2[9];
mbed_official 337:6ed01c00b962 657 __I uint32_t MONRXDAT; /*!< (@ 0x40050080) Monitor receiver data register. */
mbed_official 337:6ed01c00b962 658 } LPC_I2C0_Type;
mbed_official 337:6ed01c00b962 659
mbed_official 337:6ed01c00b962 660
mbed_official 337:6ed01c00b962 661 /* ================================================================================ */
mbed_official 337:6ed01c00b962 662 /* ================ SPI0 ================ */
mbed_official 337:6ed01c00b962 663 /* ================================================================================ */
mbed_official 337:6ed01c00b962 664
mbed_official 337:6ed01c00b962 665
mbed_official 337:6ed01c00b962 666 /**
mbed_official 337:6ed01c00b962 667 * @brief SPI0 (SPI0)
mbed_official 337:6ed01c00b962 668 */
mbed_official 337:6ed01c00b962 669
mbed_official 337:6ed01c00b962 670 typedef struct { /*!< (@ 0x40058000) SPI0 Structure */
mbed_official 337:6ed01c00b962 671 __IO uint32_t CFG; /*!< (@ 0x40058000) SPI Configuration register */
mbed_official 337:6ed01c00b962 672 __IO uint32_t DLY; /*!< (@ 0x40058004) SPI Delay register */
mbed_official 337:6ed01c00b962 673 __IO uint32_t STAT; /*!< (@ 0x40058008) SPI Status. Some status flags can be cleared
mbed_official 337:6ed01c00b962 674 by writing a 1 to that bit position */
mbed_official 337:6ed01c00b962 675 __IO uint32_t INTENSET; /*!< (@ 0x4005800C) SPI Interrupt Enable read and Set. A complete
mbed_official 337:6ed01c00b962 676 value may be read from this register. Writing a 1 to any implemented
mbed_official 337:6ed01c00b962 677 bit position causes that bit to be set. */
mbed_official 337:6ed01c00b962 678 __O uint32_t INTENCLR; /*!< (@ 0x40058010) SPI Interrupt Enable Clear. Writing a 1 to any
mbed_official 337:6ed01c00b962 679 implemented bit position causes the corresponding bit in INTENSET
mbed_official 337:6ed01c00b962 680 to be cleared. */
mbed_official 337:6ed01c00b962 681 __I uint32_t RXDAT; /*!< (@ 0x40058014) SPI Receive Data */
mbed_official 337:6ed01c00b962 682 __IO uint32_t TXDATCTL; /*!< (@ 0x40058018) SPI Transmit Data with Control */
mbed_official 337:6ed01c00b962 683 __IO uint32_t TXDAT; /*!< (@ 0x4005801C) SPI Transmit Data */
mbed_official 337:6ed01c00b962 684 __IO uint32_t TXCTL; /*!< (@ 0x40058020) SPI Transmit Control */
mbed_official 337:6ed01c00b962 685 __IO uint32_t DIV; /*!< (@ 0x40058024) SPI clock Divider */
mbed_official 337:6ed01c00b962 686 __I uint32_t INTSTAT; /*!< (@ 0x40058028) SPI Interrupt Status */
mbed_official 337:6ed01c00b962 687 } LPC_SPI0_Type;
mbed_official 337:6ed01c00b962 688
mbed_official 337:6ed01c00b962 689
mbed_official 337:6ed01c00b962 690 /* ================================================================================ */
mbed_official 337:6ed01c00b962 691 /* ================ USART0 ================ */
mbed_official 337:6ed01c00b962 692 /* ================================================================================ */
mbed_official 337:6ed01c00b962 693
mbed_official 337:6ed01c00b962 694
mbed_official 337:6ed01c00b962 695 /**
mbed_official 337:6ed01c00b962 696 * @brief USART0 (USART0)
mbed_official 337:6ed01c00b962 697 */
mbed_official 337:6ed01c00b962 698
mbed_official 337:6ed01c00b962 699 typedef struct { /*!< (@ 0x40064000) USART0 Structure */
mbed_official 337:6ed01c00b962 700 __IO uint32_t CFG; /*!< (@ 0x40064000) USART Configuration register. Basic USART configuration
mbed_official 337:6ed01c00b962 701 settings that typically are not changed during operation. */
mbed_official 337:6ed01c00b962 702 __IO uint32_t CTL; /*!< (@ 0x40064004) USART Control register. USART control settings
mbed_official 337:6ed01c00b962 703 that are more likely to change during operation. */
mbed_official 337:6ed01c00b962 704 __IO uint32_t STAT; /*!< (@ 0x40064008) USART Status register. The complete status value
mbed_official 337:6ed01c00b962 705 can be read here. Writing ones clears some bits in the register.
mbed_official 337:6ed01c00b962 706 Some bits can be cleared by writing a 1 to them. */
mbed_official 337:6ed01c00b962 707 __IO uint32_t INTENSET; /*!< (@ 0x4006400C) Interrupt Enable read and Set register. Contains
mbed_official 337:6ed01c00b962 708 an individual interrupt enable bit for each potential USART
mbed_official 337:6ed01c00b962 709 interrupt. A complete value may be read from this register.
mbed_official 337:6ed01c00b962 710 Writing a 1 to any implemented bit position causes that bit
mbed_official 337:6ed01c00b962 711 to be set. */
mbed_official 337:6ed01c00b962 712 __O uint32_t INTENCLR; /*!< (@ 0x40064010) Interrupt Enable Clear register. Allows clearing
mbed_official 337:6ed01c00b962 713 any combination of bits in the INTENSET register. Writing a
mbed_official 337:6ed01c00b962 714 1 to any implemented bit position causes the corresponding bit
mbed_official 337:6ed01c00b962 715 to be cleared. */
mbed_official 337:6ed01c00b962 716 __I uint32_t RXDAT; /*!< (@ 0x40064014) Receiver Data register. Contains the last character
mbed_official 337:6ed01c00b962 717 received. */
mbed_official 337:6ed01c00b962 718 __I uint32_t RXDATSTAT; /*!< (@ 0x40064018) Receiver Data with Status register. Combines
mbed_official 337:6ed01c00b962 719 the last character received with the current USART receive status.
mbed_official 337:6ed01c00b962 720 Allows DMA or software to recover incoming data and status together. */
mbed_official 337:6ed01c00b962 721 __IO uint32_t TXDAT; /*!< (@ 0x4006401C) Transmit Data register. Data to be transmitted
mbed_official 337:6ed01c00b962 722 is written here. */
mbed_official 337:6ed01c00b962 723 __IO uint32_t BRG; /*!< (@ 0x40064020) Baud Rate Generator register. 16-bit integer
mbed_official 337:6ed01c00b962 724 baud rate divisor value. */
mbed_official 337:6ed01c00b962 725 __I uint32_t INTSTAT; /*!< (@ 0x40064024) Interrupt status register. Reflects interrupts
mbed_official 337:6ed01c00b962 726 that are currently enabled. */
mbed_official 337:6ed01c00b962 727 __IO uint32_t OSR; /*!< (@ 0x40064028) Oversample selection register for asynchronous
mbed_official 337:6ed01c00b962 728 communication. */
mbed_official 337:6ed01c00b962 729 __IO uint32_t ADDR; /*!< (@ 0x4006402C) Address register for automatic address matching. */
mbed_official 337:6ed01c00b962 730 } LPC_USART0_Type;
mbed_official 337:6ed01c00b962 731
mbed_official 337:6ed01c00b962 732
mbed_official 337:6ed01c00b962 733 /* ================================================================================ */
mbed_official 337:6ed01c00b962 734 /* ================ CRC ================ */
mbed_official 337:6ed01c00b962 735 /* ================================================================================ */
mbed_official 337:6ed01c00b962 736
mbed_official 337:6ed01c00b962 737
mbed_official 337:6ed01c00b962 738 /**
mbed_official 337:6ed01c00b962 739 * @brief Cyclic Redundancy Check (CRC) engine (CRC)
mbed_official 337:6ed01c00b962 740 */
mbed_official 337:6ed01c00b962 741
mbed_official 337:6ed01c00b962 742 typedef struct { /*!< (@ 0x50000000) CRC Structure */
mbed_official 337:6ed01c00b962 743 __IO uint32_t MODE; /*!< (@ 0x50000000) CRC mode register */
mbed_official 337:6ed01c00b962 744 __IO uint32_t SEED; /*!< (@ 0x50000004) CRC seed register */
mbed_official 337:6ed01c00b962 745
mbed_official 337:6ed01c00b962 746 union {
mbed_official 337:6ed01c00b962 747 __O uint32_t WR_DATA; /*!< (@ 0x50000008) CRC data register */
mbed_official 337:6ed01c00b962 748 __I uint32_t SUM; /*!< (@ 0x50000008) CRC checksum register */
mbed_official 337:6ed01c00b962 749 };
mbed_official 337:6ed01c00b962 750 } LPC_CRC_Type;
mbed_official 337:6ed01c00b962 751
mbed_official 337:6ed01c00b962 752
mbed_official 337:6ed01c00b962 753 /* ================================================================================ */
mbed_official 337:6ed01c00b962 754 /* ================ SCT ================ */
mbed_official 337:6ed01c00b962 755 /* ================================================================================ */
mbed_official 337:6ed01c00b962 756
mbed_official 337:6ed01c00b962 757
mbed_official 337:6ed01c00b962 758 /**
mbed_official 337:6ed01c00b962 759 * @brief State Configurable Timer (SCT) (SCT)
mbed_official 337:6ed01c00b962 760 */
mbed_official 337:6ed01c00b962 761
mbed_official 337:6ed01c00b962 762 typedef struct { /*!< (@ 0x50004000) SCT Structure */
mbed_official 337:6ed01c00b962 763 __IO uint32_t CONFIG; /*!< (@ 0x50004000) SCT configuration register */
mbed_official 337:6ed01c00b962 764 __IO uint32_t CTRL; /*!< (@ 0x50004004) SCT control register */
mbed_official 337:6ed01c00b962 765 __IO uint32_t LIMIT; /*!< (@ 0x50004008) SCT limit register */
mbed_official 337:6ed01c00b962 766 __IO uint32_t HALT; /*!< (@ 0x5000400C) SCT halt condition register */
mbed_official 337:6ed01c00b962 767 __IO uint32_t STOP; /*!< (@ 0x50004010) SCT stop condition register */
mbed_official 337:6ed01c00b962 768 __IO uint32_t START; /*!< (@ 0x50004014) SCT start condition register */
mbed_official 337:6ed01c00b962 769 __I uint32_t RESERVED0[10];
mbed_official 337:6ed01c00b962 770 __IO uint32_t COUNT; /*!< (@ 0x50004040) SCT counter register */
mbed_official 337:6ed01c00b962 771 __IO uint32_t STATE; /*!< (@ 0x50004044) SCT state register */
mbed_official 337:6ed01c00b962 772 __I uint32_t INPUT; /*!< (@ 0x50004048) SCT input register */
mbed_official 337:6ed01c00b962 773 __IO uint32_t REGMODE; /*!< (@ 0x5000404C) SCT match/capture registers mode register */
mbed_official 337:6ed01c00b962 774 __IO uint32_t OUTPUT; /*!< (@ 0x50004050) SCT output register */
mbed_official 337:6ed01c00b962 775 __IO uint32_t OUTPUTDIRCTRL; /*!< (@ 0x50004054) SCT output counter direction control register */
mbed_official 337:6ed01c00b962 776 __IO uint32_t RES; /*!< (@ 0x50004058) SCT conflict resolution register */
mbed_official 337:6ed01c00b962 777 __IO uint32_t DMAREQ0; /*!< (@ 0x5000405C) SCT DMA request 0 register */
mbed_official 337:6ed01c00b962 778 __IO uint32_t DMAREQ1; /*!< (@ 0x50004060) SCT DMA request 1 register */
mbed_official 337:6ed01c00b962 779 __I uint32_t RESERVED1[35];
mbed_official 337:6ed01c00b962 780 __IO uint32_t EVEN; /*!< (@ 0x500040F0) SCT event enable register */
mbed_official 337:6ed01c00b962 781 __IO uint32_t EVFLAG; /*!< (@ 0x500040F4) SCT event flag register */
mbed_official 337:6ed01c00b962 782 __IO uint32_t CONEN; /*!< (@ 0x500040F8) SCT conflict enable register */
mbed_official 337:6ed01c00b962 783 __IO uint32_t CONFLAG; /*!< (@ 0x500040FC) SCT conflict flag register */
mbed_official 337:6ed01c00b962 784
mbed_official 337:6ed01c00b962 785 union {
mbed_official 337:6ed01c00b962 786 union {
mbed_official 337:6ed01c00b962 787 __IO uint32_t CAP0; /*!< (@ 0x50004100) SCT capture register of capture channel 0 to
mbed_official 337:6ed01c00b962 788 7; REGMOD0 to REGMODE7 = 1 */
mbed_official 337:6ed01c00b962 789 __IO uint32_t MATCH0; /*!< (@ 0x50004100) SCT match value register of match channels 0
mbed_official 337:6ed01c00b962 790 to 7; REGMOD0 to REGMODE7 = 0 */
mbed_official 337:6ed01c00b962 791 };
mbed_official 337:6ed01c00b962 792
mbed_official 337:6ed01c00b962 793 union {
mbed_official 337:6ed01c00b962 794 __IO uint32_t CAP1; /*!< (@ 0x50004104) SCT capture register of capture channel 0 to
mbed_official 337:6ed01c00b962 795 7; REGMOD0 to REGMODE7 = 1 */
mbed_official 337:6ed01c00b962 796 __IO uint32_t MATCH1; /*!< (@ 0x50004104) SCT match value register of match channels 0
mbed_official 337:6ed01c00b962 797 to 7; REGMOD0 to REGMODE7 = 0 */
mbed_official 337:6ed01c00b962 798 };
mbed_official 337:6ed01c00b962 799
mbed_official 337:6ed01c00b962 800 union {
mbed_official 337:6ed01c00b962 801 __IO uint32_t CAP2; /*!< (@ 0x50004108) SCT capture register of capture channel 0 to
mbed_official 337:6ed01c00b962 802 7; REGMOD0 to REGMODE7 = 1 */
mbed_official 337:6ed01c00b962 803 __IO uint32_t MATCH2; /*!< (@ 0x50004108) SCT match value register of match channels 0
mbed_official 337:6ed01c00b962 804 to 7; REGMOD0 to REGMODE7 = 0 */
mbed_official 337:6ed01c00b962 805 };
mbed_official 337:6ed01c00b962 806
mbed_official 337:6ed01c00b962 807 union {
mbed_official 337:6ed01c00b962 808 __IO uint32_t MATCH3; /*!< (@ 0x5000410C) SCT match value register of match channels 0
mbed_official 337:6ed01c00b962 809 to 7; REGMOD0 to REGMODE7 = 0 */
mbed_official 337:6ed01c00b962 810 __IO uint32_t CAP3; /*!< (@ 0x5000410C) SCT capture register of capture channel 0 to
mbed_official 337:6ed01c00b962 811 7; REGMOD0 to REGMODE7 = 1 */
mbed_official 337:6ed01c00b962 812 };
mbed_official 337:6ed01c00b962 813
mbed_official 337:6ed01c00b962 814 union {
mbed_official 337:6ed01c00b962 815 __IO uint32_t CAP4; /*!< (@ 0x50004110) SCT capture register of capture channel 0 to
mbed_official 337:6ed01c00b962 816 7; REGMOD0 to REGMODE7 = 1 */
mbed_official 337:6ed01c00b962 817 __IO uint32_t MATCH4; /*!< (@ 0x50004110) SCT match value register of match channels 0
mbed_official 337:6ed01c00b962 818 to 7; REGMOD0 to REGMODE7 = 0 */
mbed_official 337:6ed01c00b962 819 };
mbed_official 337:6ed01c00b962 820
mbed_official 337:6ed01c00b962 821 union {
mbed_official 337:6ed01c00b962 822 __IO uint32_t MATCH5; /*!< (@ 0x50004114) SCT match value register of match channels 0
mbed_official 337:6ed01c00b962 823 to 7; REGMOD0 to REGMODE7 = 0 */
mbed_official 337:6ed01c00b962 824 __IO uint32_t CAP5; /*!< (@ 0x50004114) SCT capture register of capture channel 0 to
mbed_official 337:6ed01c00b962 825 7; REGMOD0 to REGMODE7 = 1 */
mbed_official 337:6ed01c00b962 826 };
mbed_official 337:6ed01c00b962 827
mbed_official 337:6ed01c00b962 828 union {
mbed_official 337:6ed01c00b962 829 __IO uint32_t CAP6; /*!< (@ 0x50004118) SCT capture register of capture channel 0 to
mbed_official 337:6ed01c00b962 830 7; REGMOD0 to REGMODE7 = 1 */
mbed_official 337:6ed01c00b962 831 __IO uint32_t MATCH6; /*!< (@ 0x50004118) SCT match value register of match channels 0
mbed_official 337:6ed01c00b962 832 to 7; REGMOD0 to REGMODE7 = 0 */
mbed_official 337:6ed01c00b962 833 };
mbed_official 337:6ed01c00b962 834
mbed_official 337:6ed01c00b962 835 union {
mbed_official 337:6ed01c00b962 836 __IO uint32_t CAP7; /*!< (@ 0x5000411C) SCT capture register of capture channel 0 to
mbed_official 337:6ed01c00b962 837 7; REGMOD0 to REGMODE7 = 1 */
mbed_official 337:6ed01c00b962 838 __IO uint32_t MATCH7; /*!< (@ 0x5000411C) SCT match value register of match channels 0
mbed_official 337:6ed01c00b962 839 to 7; REGMOD0 to REGMODE7 = 0 */
mbed_official 337:6ed01c00b962 840 };
mbed_official 337:6ed01c00b962 841 __IO uint32_t CAP[8];
mbed_official 337:6ed01c00b962 842 __IO uint32_t MATCH[8];
mbed_official 337:6ed01c00b962 843 };
mbed_official 337:6ed01c00b962 844 __I uint32_t RESERVED2[56];
mbed_official 337:6ed01c00b962 845
mbed_official 337:6ed01c00b962 846 union {
mbed_official 337:6ed01c00b962 847 struct {
mbed_official 337:6ed01c00b962 848 union {
mbed_official 337:6ed01c00b962 849 __IO uint32_t CAPCTRL0; /*!< (@ 0x50004200) SCT capture control register 0 to 7; REGMOD0
mbed_official 337:6ed01c00b962 850 = 1 to REGMODE7 = 1 */
mbed_official 337:6ed01c00b962 851 __IO uint32_t MATCHREL0; /*!< (@ 0x50004200) SCT match reload value register 0 to 7; REGMOD0
mbed_official 337:6ed01c00b962 852 = 0 to REGMODE7 = 0 */
mbed_official 337:6ed01c00b962 853 };
mbed_official 337:6ed01c00b962 854
mbed_official 337:6ed01c00b962 855 union {
mbed_official 337:6ed01c00b962 856 __IO uint32_t CAPCTRL1; /*!< (@ 0x50004204) SCT capture control register 0 to 7; REGMOD0
mbed_official 337:6ed01c00b962 857 = 1 to REGMODE7 = 1 */
mbed_official 337:6ed01c00b962 858 __IO uint32_t MATCHREL1; /*!< (@ 0x50004204) SCT match reload value register 0 to 7; REGMOD0
mbed_official 337:6ed01c00b962 859 = 0 to REGMODE7 = 0 */
mbed_official 337:6ed01c00b962 860 };
mbed_official 337:6ed01c00b962 861
mbed_official 337:6ed01c00b962 862 union {
mbed_official 337:6ed01c00b962 863 __IO uint32_t CAPCTRL2; /*!< (@ 0x50004208) SCT capture control register 0 to 7; REGMOD0
mbed_official 337:6ed01c00b962 864 = 1 to REGMODE7 = 1 */
mbed_official 337:6ed01c00b962 865 __IO uint32_t MATCHREL2; /*!< (@ 0x50004208) SCT match reload value register 0 to 7; REGMOD0
mbed_official 337:6ed01c00b962 866 = 0 to REGMODE7 = 0 */
mbed_official 337:6ed01c00b962 867 };
mbed_official 337:6ed01c00b962 868
mbed_official 337:6ed01c00b962 869 union {
mbed_official 337:6ed01c00b962 870 __IO uint32_t MATCHREL3; /*!< (@ 0x5000420C) SCT match reload value register 0 to 7; REGMOD0
mbed_official 337:6ed01c00b962 871 = 0 to REGMODE7 = 0 */
mbed_official 337:6ed01c00b962 872 __IO uint32_t CAPCTRL3; /*!< (@ 0x5000420C) SCT capture control register 0 to 7; REGMOD0
mbed_official 337:6ed01c00b962 873 = 1 to REGMODE7 = 1 */
mbed_official 337:6ed01c00b962 874 };
mbed_official 337:6ed01c00b962 875
mbed_official 337:6ed01c00b962 876 union {
mbed_official 337:6ed01c00b962 877 __IO uint32_t CAPCTRL4; /*!< (@ 0x50004210) SCT capture control register 0 to 7; REGMOD0
mbed_official 337:6ed01c00b962 878 = 1 to REGMODE7 = 1 */
mbed_official 337:6ed01c00b962 879 __IO uint32_t MATCHREL4; /*!< (@ 0x50004210) SCT match reload value register 0 to 7; REGMOD0
mbed_official 337:6ed01c00b962 880 = 0 to REGMODE7 = 0 */
mbed_official 337:6ed01c00b962 881 };
mbed_official 337:6ed01c00b962 882
mbed_official 337:6ed01c00b962 883 union {
mbed_official 337:6ed01c00b962 884 __IO uint32_t CAPCTRL5; /*!< (@ 0x50004214) SCT capture control register 0 to 7; REGMOD0
mbed_official 337:6ed01c00b962 885 = 1 to REGMODE7 = 1 */
mbed_official 337:6ed01c00b962 886 __IO uint32_t MATCHREL5; /*!< (@ 0x50004214) SCT match reload value register 0 to 7; REGMOD0
mbed_official 337:6ed01c00b962 887 = 0 to REGMODE7 = 0 */
mbed_official 337:6ed01c00b962 888 };
mbed_official 337:6ed01c00b962 889
mbed_official 337:6ed01c00b962 890 union {
mbed_official 337:6ed01c00b962 891 __IO uint32_t CAPCTRL6; /*!< (@ 0x50004218) SCT capture control register 0 to 7; REGMOD0
mbed_official 337:6ed01c00b962 892 = 1 to REGMODE7 = 1 */
mbed_official 337:6ed01c00b962 893 __IO uint32_t MATCHREL6; /*!< (@ 0x50004218) SCT match reload value register 0 to 7; REGMOD0
mbed_official 337:6ed01c00b962 894 = 0 to REGMODE7 = 0 */
mbed_official 337:6ed01c00b962 895 };
mbed_official 337:6ed01c00b962 896
mbed_official 337:6ed01c00b962 897 union {
mbed_official 337:6ed01c00b962 898 __IO uint32_t CAPCTRL7; /*!< (@ 0x5000421C) SCT capture control register 0 to 7; REGMOD0
mbed_official 337:6ed01c00b962 899 = 1 to REGMODE7 = 1 */
mbed_official 337:6ed01c00b962 900 __IO uint32_t MATCHREL7; /*!< (@ 0x5000421C) SCT match reload value register 0 to 7; REGMOD0
mbed_official 337:6ed01c00b962 901 = 0 to REGMODE7 = 0 */
mbed_official 337:6ed01c00b962 902 };
mbed_official 337:6ed01c00b962 903 };
mbed_official 337:6ed01c00b962 904 __IO uint32_t MATCHREL[8];
mbed_official 337:6ed01c00b962 905 };
mbed_official 337:6ed01c00b962 906 __I uint32_t RESERVED3[56];
mbed_official 337:6ed01c00b962 907
mbed_official 337:6ed01c00b962 908 union {
mbed_official 337:6ed01c00b962 909 struct {
mbed_official 337:6ed01c00b962 910 __IO uint32_t EV0_STATE; /*!< (@ 0x50004300) SCT event state register 0 */
mbed_official 337:6ed01c00b962 911 __IO uint32_t EV0_CTRL; /*!< (@ 0x50004304) SCT event control register 0 */
mbed_official 337:6ed01c00b962 912 __IO uint32_t EV1_STATE; /*!< (@ 0x50004308) SCT event state register 0 */
mbed_official 337:6ed01c00b962 913 __IO uint32_t EV1_CTRL; /*!< (@ 0x5000430C) SCT event control register 0 */
mbed_official 337:6ed01c00b962 914 __IO uint32_t EV2_STATE; /*!< (@ 0x50004310) SCT event state register 0 */
mbed_official 337:6ed01c00b962 915 __IO uint32_t EV2_CTRL; /*!< (@ 0x50004314) SCT event control register 0 */
mbed_official 337:6ed01c00b962 916 __IO uint32_t EV3_STATE; /*!< (@ 0x50004318) SCT event state register 0 */
mbed_official 337:6ed01c00b962 917 __IO uint32_t EV3_CTRL; /*!< (@ 0x5000431C) SCT event control register 0 */
mbed_official 337:6ed01c00b962 918 __IO uint32_t EV4_STATE; /*!< (@ 0x50004320) SCT event state register 0 */
mbed_official 337:6ed01c00b962 919 __IO uint32_t EV4_CTRL; /*!< (@ 0x50004324) SCT event control register 0 */
mbed_official 337:6ed01c00b962 920 __IO uint32_t EV5_STATE; /*!< (@ 0x50004328) SCT event state register 0 */
mbed_official 337:6ed01c00b962 921 __IO uint32_t EV5_CTRL; /*!< (@ 0x5000432C) SCT event control register 0 */
mbed_official 337:6ed01c00b962 922 __IO uint32_t EV6_STATE; /*!< (@ 0x50004330) SCT event state register 0 */
mbed_official 337:6ed01c00b962 923 __IO uint32_t EV6_CTRL; /*!< (@ 0x50004334) SCT event control register 0 */
mbed_official 337:6ed01c00b962 924 __IO uint32_t EV7_STATE; /*!< (@ 0x50004338) SCT event state register 0 */
mbed_official 337:6ed01c00b962 925 __IO uint32_t EV7_CTRL; /*!< (@ 0x5000433C) SCT event control register 0 */
mbed_official 337:6ed01c00b962 926 };
mbed_official 337:6ed01c00b962 927 __IO struct {
mbed_official 337:6ed01c00b962 928 uint32_t STATE;
mbed_official 337:6ed01c00b962 929 uint32_t CTRL;
mbed_official 337:6ed01c00b962 930 } EVENT[8];
mbed_official 337:6ed01c00b962 931 };
mbed_official 337:6ed01c00b962 932
mbed_official 337:6ed01c00b962 933 __I uint32_t RESERVED4[112];
mbed_official 337:6ed01c00b962 934
mbed_official 337:6ed01c00b962 935 union {
mbed_official 337:6ed01c00b962 936 struct {
mbed_official 337:6ed01c00b962 937 __IO uint32_t OUT0_SET; /*!< (@ 0x50004500) SCT output 0 set register */
mbed_official 337:6ed01c00b962 938 __IO uint32_t OUT0_CLR; /*!< (@ 0x50004504) SCT output 0 clear register */
mbed_official 337:6ed01c00b962 939 __IO uint32_t OUT1_SET; /*!< (@ 0x50004508) SCT output 0 set register */
mbed_official 337:6ed01c00b962 940 __IO uint32_t OUT1_CLR; /*!< (@ 0x5000450C) SCT output 0 clear register */
mbed_official 337:6ed01c00b962 941 __IO uint32_t OUT2_SET; /*!< (@ 0x50004510) SCT output 0 set register */
mbed_official 337:6ed01c00b962 942 __IO uint32_t OUT2_CLR; /*!< (@ 0x50004514) SCT output 0 clear register */
mbed_official 337:6ed01c00b962 943 __IO uint32_t OUT3_SET; /*!< (@ 0x50004518) SCT output 0 set register */
mbed_official 337:6ed01c00b962 944 __IO uint32_t OUT3_CLR; /*!< (@ 0x5000451C) SCT output 0 clear register */
mbed_official 337:6ed01c00b962 945 __IO uint32_t OUT4_SET; /*!< (@ 0x50004520) SCT output 0 set register */
mbed_official 337:6ed01c00b962 946 __IO uint32_t OUT4_CLR; /*!< (@ 0x50004524) SCT output 0 clear register */
mbed_official 337:6ed01c00b962 947 __IO uint32_t OUT5_SET; /*!< (@ 0x50004528) SCT output 0 set register */
mbed_official 337:6ed01c00b962 948 __IO uint32_t OUT5_CLR; /*!< (@ 0x5000452C) SCT output 0 clear register */
mbed_official 337:6ed01c00b962 949 };
mbed_official 337:6ed01c00b962 950 __IO struct {
mbed_official 337:6ed01c00b962 951 uint32_t SET;
mbed_official 337:6ed01c00b962 952 uint32_t CLR;
mbed_official 337:6ed01c00b962 953 } OUT[6];
mbed_official 337:6ed01c00b962 954 };
mbed_official 337:6ed01c00b962 955
mbed_official 337:6ed01c00b962 956 } LPC_SCT_Type;
mbed_official 337:6ed01c00b962 957
mbed_official 337:6ed01c00b962 958
mbed_official 337:6ed01c00b962 959 /* ================================================================================ */
mbed_official 337:6ed01c00b962 960 /* ================ DMA ================ */
mbed_official 337:6ed01c00b962 961 /* ================================================================================ */
mbed_official 337:6ed01c00b962 962
mbed_official 337:6ed01c00b962 963
mbed_official 337:6ed01c00b962 964 /**
mbed_official 337:6ed01c00b962 965 * @brief DMA controller (DMA)
mbed_official 337:6ed01c00b962 966 */
mbed_official 337:6ed01c00b962 967
mbed_official 337:6ed01c00b962 968 typedef struct { /*!< (@ 0x50008000) DMA Structure */
mbed_official 337:6ed01c00b962 969 __IO uint32_t CTRL; /*!< (@ 0x50008000) DMA control. */
mbed_official 337:6ed01c00b962 970 __I uint32_t INTSTAT; /*!< (@ 0x50008004) Interrupt status. */
mbed_official 337:6ed01c00b962 971 __IO uint32_t SRAMBASE; /*!< (@ 0x50008008) SRAM address of the channel configuration table. */
mbed_official 337:6ed01c00b962 972 __I uint32_t RESERVED0[5];
mbed_official 337:6ed01c00b962 973 __IO uint32_t ENABLESET0; /*!< (@ 0x50008020) Channel Enable read and Set for all DMA channels. */
mbed_official 337:6ed01c00b962 974 __I uint32_t RESERVED1;
mbed_official 337:6ed01c00b962 975 __O uint32_t ENABLECLR0; /*!< (@ 0x50008028) Channel Enable Clear for all DMA channels. */
mbed_official 337:6ed01c00b962 976 __I uint32_t RESERVED2;
mbed_official 337:6ed01c00b962 977 __I uint32_t ACTIVE0; /*!< (@ 0x50008030) Channel Active status for all DMA channels. */
mbed_official 337:6ed01c00b962 978 __I uint32_t RESERVED3;
mbed_official 337:6ed01c00b962 979 __I uint32_t BUSY0; /*!< (@ 0x50008038) Channel Busy status for all DMA channels. */
mbed_official 337:6ed01c00b962 980 __I uint32_t RESERVED4;
mbed_official 337:6ed01c00b962 981 __IO uint32_t ERRINT0; /*!< (@ 0x50008040) Error Interrupt status for all DMA channels. */
mbed_official 337:6ed01c00b962 982 __I uint32_t RESERVED5;
mbed_official 337:6ed01c00b962 983 __IO uint32_t INTENSET0; /*!< (@ 0x50008048) Interrupt Enable read and Set for all DMA channels. */
mbed_official 337:6ed01c00b962 984 __I uint32_t RESERVED6;
mbed_official 337:6ed01c00b962 985 __O uint32_t INTENCLR0; /*!< (@ 0x50008050) Interrupt Enable Clear for all DMA channels. */
mbed_official 337:6ed01c00b962 986 __I uint32_t RESERVED7;
mbed_official 337:6ed01c00b962 987 __IO uint32_t INTA0; /*!< (@ 0x50008058) Interrupt A status for all DMA channels. */
mbed_official 337:6ed01c00b962 988 __I uint32_t RESERVED8;
mbed_official 337:6ed01c00b962 989 __IO uint32_t INTB0; /*!< (@ 0x50008060) Interrupt B status for all DMA channels. */
mbed_official 337:6ed01c00b962 990 __I uint32_t RESERVED9;
mbed_official 337:6ed01c00b962 991 __O uint32_t SETVALID0; /*!< (@ 0x50008068) Set ValidPending control bits for all DMA channels. */
mbed_official 337:6ed01c00b962 992 __I uint32_t RESERVED10;
mbed_official 337:6ed01c00b962 993 __O uint32_t SETTRIG0; /*!< (@ 0x50008070) Set Trigger control bits for all DMA channels. */
mbed_official 337:6ed01c00b962 994 __I uint32_t RESERVED11;
mbed_official 337:6ed01c00b962 995 __O uint32_t ABORT0; /*!< (@ 0x50008078) Channel Abort control for all DMA channels. */
mbed_official 337:6ed01c00b962 996 __I uint32_t RESERVED12[225];
mbed_official 337:6ed01c00b962 997 __IO uint32_t CFG0; /*!< (@ 0x50008400) Configuration register for DMA channel 0. */
mbed_official 337:6ed01c00b962 998 __I uint32_t CTLSTAT0; /*!< (@ 0x50008404) Control and status register for DMA channel 0. */
mbed_official 337:6ed01c00b962 999 __IO uint32_t XFERCFG0; /*!< (@ 0x50008408) Transfer configuration register for DMA channel
mbed_official 337:6ed01c00b962 1000 0. */
mbed_official 337:6ed01c00b962 1001 __I uint32_t RESERVED13;
mbed_official 337:6ed01c00b962 1002 __IO uint32_t CFG1; /*!< (@ 0x50008410) Configuration register for DMA channel 0. */
mbed_official 337:6ed01c00b962 1003 __I uint32_t CTLSTAT1; /*!< (@ 0x50008414) Control and status register for DMA channel 0. */
mbed_official 337:6ed01c00b962 1004 __IO uint32_t XFERCFG1; /*!< (@ 0x50008418) Transfer configuration register for DMA channel
mbed_official 337:6ed01c00b962 1005 0. */
mbed_official 337:6ed01c00b962 1006 __I uint32_t RESERVED14;
mbed_official 337:6ed01c00b962 1007 __IO uint32_t CFG2; /*!< (@ 0x50008420) Configuration register for DMA channel 0. */
mbed_official 337:6ed01c00b962 1008 __I uint32_t CTLSTAT2; /*!< (@ 0x50008424) Control and status register for DMA channel 0. */
mbed_official 337:6ed01c00b962 1009 __IO uint32_t XFERCFG2; /*!< (@ 0x50008428) Transfer configuration register for DMA channel
mbed_official 337:6ed01c00b962 1010 0. */
mbed_official 337:6ed01c00b962 1011 __I uint32_t RESERVED15;
mbed_official 337:6ed01c00b962 1012 __IO uint32_t CFG3; /*!< (@ 0x50008430) Configuration register for DMA channel 0. */
mbed_official 337:6ed01c00b962 1013 __I uint32_t CTLSTAT3; /*!< (@ 0x50008434) Control and status register for DMA channel 0. */
mbed_official 337:6ed01c00b962 1014 __IO uint32_t XFERCFG3; /*!< (@ 0x50008438) Transfer configuration register for DMA channel
mbed_official 337:6ed01c00b962 1015 0. */
mbed_official 337:6ed01c00b962 1016 __I uint32_t RESERVED16;
mbed_official 337:6ed01c00b962 1017 __IO uint32_t CFG4; /*!< (@ 0x50008440) Configuration register for DMA channel 0. */
mbed_official 337:6ed01c00b962 1018 __I uint32_t CTLSTAT4; /*!< (@ 0x50008444) Control and status register for DMA channel 0. */
mbed_official 337:6ed01c00b962 1019 __IO uint32_t XFERCFG4; /*!< (@ 0x50008448) Transfer configuration register for DMA channel
mbed_official 337:6ed01c00b962 1020 0. */
mbed_official 337:6ed01c00b962 1021 __I uint32_t RESERVED17;
mbed_official 337:6ed01c00b962 1022 __IO uint32_t CFG5; /*!< (@ 0x50008450) Configuration register for DMA channel 0. */
mbed_official 337:6ed01c00b962 1023 __I uint32_t CTLSTAT5; /*!< (@ 0x50008454) Control and status register for DMA channel 0. */
mbed_official 337:6ed01c00b962 1024 __IO uint32_t XFERCFG5; /*!< (@ 0x50008458) Transfer configuration register for DMA channel
mbed_official 337:6ed01c00b962 1025 0. */
mbed_official 337:6ed01c00b962 1026 __I uint32_t RESERVED18;
mbed_official 337:6ed01c00b962 1027 __IO uint32_t CFG6; /*!< (@ 0x50008460) Configuration register for DMA channel 0. */
mbed_official 337:6ed01c00b962 1028 __I uint32_t CTLSTAT6; /*!< (@ 0x50008464) Control and status register for DMA channel 0. */
mbed_official 337:6ed01c00b962 1029 __IO uint32_t XFERCFG6; /*!< (@ 0x50008468) Transfer configuration register for DMA channel
mbed_official 337:6ed01c00b962 1030 0. */
mbed_official 337:6ed01c00b962 1031 __I uint32_t RESERVED19;
mbed_official 337:6ed01c00b962 1032 __IO uint32_t CFG7; /*!< (@ 0x50008470) Configuration register for DMA channel 0. */
mbed_official 337:6ed01c00b962 1033 __I uint32_t CTLSTAT7; /*!< (@ 0x50008474) Control and status register for DMA channel 0. */
mbed_official 337:6ed01c00b962 1034 __IO uint32_t XFERCFG7; /*!< (@ 0x50008478) Transfer configuration register for DMA channel
mbed_official 337:6ed01c00b962 1035 0. */
mbed_official 337:6ed01c00b962 1036 __I uint32_t RESERVED20;
mbed_official 337:6ed01c00b962 1037 __IO uint32_t CFG8; /*!< (@ 0x50008480) Configuration register for DMA channel 0. */
mbed_official 337:6ed01c00b962 1038 __I uint32_t CTLSTAT8; /*!< (@ 0x50008484) Control and status register for DMA channel 0. */
mbed_official 337:6ed01c00b962 1039 __IO uint32_t XFERCFG8; /*!< (@ 0x50008488) Transfer configuration register for DMA channel
mbed_official 337:6ed01c00b962 1040 0. */
mbed_official 337:6ed01c00b962 1041 __I uint32_t RESERVED21;
mbed_official 337:6ed01c00b962 1042 __IO uint32_t CFG9; /*!< (@ 0x50008490) Configuration register for DMA channel 0. */
mbed_official 337:6ed01c00b962 1043 __I uint32_t CTLSTAT9; /*!< (@ 0x50008494) Control and status register for DMA channel 0. */
mbed_official 337:6ed01c00b962 1044 __IO uint32_t XFERCFG9; /*!< (@ 0x50008498) Transfer configuration register for DMA channel
mbed_official 337:6ed01c00b962 1045 0. */
mbed_official 337:6ed01c00b962 1046 __I uint32_t RESERVED22;
mbed_official 337:6ed01c00b962 1047 __IO uint32_t CFG10; /*!< (@ 0x500084A0) Configuration register for DMA channel 0. */
mbed_official 337:6ed01c00b962 1048 __I uint32_t CTLSTAT10; /*!< (@ 0x500084A4) Control and status register for DMA channel 0. */
mbed_official 337:6ed01c00b962 1049 __IO uint32_t XFERCFG10; /*!< (@ 0x500084A8) Transfer configuration register for DMA channel
mbed_official 337:6ed01c00b962 1050 0. */
mbed_official 337:6ed01c00b962 1051 __I uint32_t RESERVED23;
mbed_official 337:6ed01c00b962 1052 __IO uint32_t CFG11; /*!< (@ 0x500084B0) Configuration register for DMA channel 0. */
mbed_official 337:6ed01c00b962 1053 __I uint32_t CTLSTAT11; /*!< (@ 0x500084B4) Control and status register for DMA channel 0. */
mbed_official 337:6ed01c00b962 1054 __IO uint32_t XFERCFG11; /*!< (@ 0x500084B8) Transfer configuration register for DMA channel
mbed_official 337:6ed01c00b962 1055 0. */
mbed_official 337:6ed01c00b962 1056 __I uint32_t RESERVED24;
mbed_official 337:6ed01c00b962 1057 __IO uint32_t CFG12; /*!< (@ 0x500084C0) Configuration register for DMA channel 0. */
mbed_official 337:6ed01c00b962 1058 __I uint32_t CTLSTAT12; /*!< (@ 0x500084C4) Control and status register for DMA channel 0. */
mbed_official 337:6ed01c00b962 1059 __IO uint32_t XFERCFG12; /*!< (@ 0x500084C8) Transfer configuration register for DMA channel
mbed_official 337:6ed01c00b962 1060 0. */
mbed_official 337:6ed01c00b962 1061 __I uint32_t RESERVED25;
mbed_official 337:6ed01c00b962 1062 __IO uint32_t CFG13; /*!< (@ 0x500084D0) Configuration register for DMA channel 0. */
mbed_official 337:6ed01c00b962 1063 __I uint32_t CTLSTAT13; /*!< (@ 0x500084D4) Control and status register for DMA channel 0. */
mbed_official 337:6ed01c00b962 1064 __IO uint32_t XFERCFG13; /*!< (@ 0x500084D8) Transfer configuration register for DMA channel
mbed_official 337:6ed01c00b962 1065 0. */
mbed_official 337:6ed01c00b962 1066 __I uint32_t RESERVED26;
mbed_official 337:6ed01c00b962 1067 __IO uint32_t CFG14; /*!< (@ 0x500084E0) Configuration register for DMA channel 0. */
mbed_official 337:6ed01c00b962 1068 __I uint32_t CTLSTAT14; /*!< (@ 0x500084E4) Control and status register for DMA channel 0. */
mbed_official 337:6ed01c00b962 1069 __IO uint32_t XFERCFG14; /*!< (@ 0x500084E8) Transfer configuration register for DMA channel
mbed_official 337:6ed01c00b962 1070 0. */
mbed_official 337:6ed01c00b962 1071 __I uint32_t RESERVED27;
mbed_official 337:6ed01c00b962 1072 __IO uint32_t CFG15; /*!< (@ 0x500084F0) Configuration register for DMA channel 0. */
mbed_official 337:6ed01c00b962 1073 __I uint32_t CTLSTAT15; /*!< (@ 0x500084F4) Control and status register for DMA channel 0. */
mbed_official 337:6ed01c00b962 1074 __IO uint32_t XFERCFG15; /*!< (@ 0x500084F8) Transfer configuration register for DMA channel
mbed_official 337:6ed01c00b962 1075 0. */
mbed_official 337:6ed01c00b962 1076 __I uint32_t RESERVED28;
mbed_official 337:6ed01c00b962 1077 __IO uint32_t CFG16; /*!< (@ 0x50008500) Configuration register for DMA channel 0. */
mbed_official 337:6ed01c00b962 1078 __I uint32_t CTLSTAT16; /*!< (@ 0x50008504) Control and status register for DMA channel 0. */
mbed_official 337:6ed01c00b962 1079 __IO uint32_t XFERCFG16; /*!< (@ 0x50008508) Transfer configuration register for DMA channel
mbed_official 337:6ed01c00b962 1080 0. */
mbed_official 337:6ed01c00b962 1081 __I uint32_t RESERVED29;
mbed_official 337:6ed01c00b962 1082 __IO uint32_t CFG17; /*!< (@ 0x50008510) Configuration register for DMA channel 0. */
mbed_official 337:6ed01c00b962 1083 __I uint32_t CTLSTAT17; /*!< (@ 0x50008514) Control and status register for DMA channel 0. */
mbed_official 337:6ed01c00b962 1084 __IO uint32_t XFERCFG17; /*!< (@ 0x50008518) Transfer configuration register for DMA channel
mbed_official 337:6ed01c00b962 1085 0. */
mbed_official 337:6ed01c00b962 1086 } LPC_DMA_Type;
mbed_official 337:6ed01c00b962 1087
mbed_official 337:6ed01c00b962 1088
mbed_official 337:6ed01c00b962 1089 /* ================================================================================ */
mbed_official 337:6ed01c00b962 1090 /* ================ GPIO_PORT ================ */
mbed_official 337:6ed01c00b962 1091 /* ================================================================================ */
mbed_official 337:6ed01c00b962 1092
mbed_official 337:6ed01c00b962 1093
mbed_official 337:6ed01c00b962 1094 /**
mbed_official 337:6ed01c00b962 1095 * @brief General Purpose I/O port (GPIO) (GPIO_PORT)
mbed_official 337:6ed01c00b962 1096 */
mbed_official 337:6ed01c00b962 1097
mbed_official 337:6ed01c00b962 1098 typedef struct { /*!< (@ 0xA0000000) GPIO_PORT Structure */
mbed_official 337:6ed01c00b962 1099 __IO uint8_t B0; /*!< (@ 0xA0000000) Byte pin registers port 0; pins PIO0_0 to PIO0_28 */
mbed_official 337:6ed01c00b962 1100 __IO uint8_t B1; /*!< (@ 0xA0000001) Byte pin registers port 0; pins PIO0_0 to PIO0_28 */
mbed_official 337:6ed01c00b962 1101 __IO uint8_t B2; /*!< (@ 0xA0000002) Byte pin registers port 0; pins PIO0_0 to PIO0_28 */
mbed_official 337:6ed01c00b962 1102 __IO uint8_t B3; /*!< (@ 0xA0000003) Byte pin registers port 0; pins PIO0_0 to PIO0_28 */
mbed_official 337:6ed01c00b962 1103 __IO uint8_t B4; /*!< (@ 0xA0000004) Byte pin registers port 0; pins PIO0_0 to PIO0_28 */
mbed_official 337:6ed01c00b962 1104 __IO uint8_t B5; /*!< (@ 0xA0000005) Byte pin registers port 0; pins PIO0_0 to PIO0_28 */
mbed_official 337:6ed01c00b962 1105 __IO uint8_t B6; /*!< (@ 0xA0000006) Byte pin registers port 0; pins PIO0_0 to PIO0_28 */
mbed_official 337:6ed01c00b962 1106 __IO uint8_t B7; /*!< (@ 0xA0000007) Byte pin registers port 0; pins PIO0_0 to PIO0_28 */
mbed_official 337:6ed01c00b962 1107 __IO uint8_t B8; /*!< (@ 0xA0000008) Byte pin registers port 0; pins PIO0_0 to PIO0_28 */
mbed_official 337:6ed01c00b962 1108 __IO uint8_t B9; /*!< (@ 0xA0000009) Byte pin registers port 0; pins PIO0_0 to PIO0_28 */
mbed_official 337:6ed01c00b962 1109 __IO uint8_t B10; /*!< (@ 0xA000000A) Byte pin registers port 0; pins PIO0_0 to PIO0_28 */
mbed_official 337:6ed01c00b962 1110 __IO uint8_t B11; /*!< (@ 0xA000000B) Byte pin registers port 0; pins PIO0_0 to PIO0_28 */
mbed_official 337:6ed01c00b962 1111 __IO uint8_t B12; /*!< (@ 0xA000000C) Byte pin registers port 0; pins PIO0_0 to PIO0_28 */
mbed_official 337:6ed01c00b962 1112 __IO uint8_t B13; /*!< (@ 0xA000000D) Byte pin registers port 0; pins PIO0_0 to PIO0_28 */
mbed_official 337:6ed01c00b962 1113 __IO uint8_t B14; /*!< (@ 0xA000000E) Byte pin registers port 0; pins PIO0_0 to PIO0_28 */
mbed_official 337:6ed01c00b962 1114 __IO uint8_t B15; /*!< (@ 0xA000000F) Byte pin registers port 0; pins PIO0_0 to PIO0_28 */
mbed_official 337:6ed01c00b962 1115 __IO uint8_t B16; /*!< (@ 0xA0000010) Byte pin registers port 0; pins PIO0_0 to PIO0_28 */
mbed_official 337:6ed01c00b962 1116 __IO uint8_t B17; /*!< (@ 0xA0000011) Byte pin registers port 0; pins PIO0_0 to PIO0_28 */
mbed_official 337:6ed01c00b962 1117 __IO uint8_t B18; /*!< (@ 0xA0000012) Byte pin registers port 0; pins PIO0_0 to PIO0_28 */
mbed_official 337:6ed01c00b962 1118 __IO uint8_t B19; /*!< (@ 0xA0000013) Byte pin registers port 0; pins PIO0_0 to PIO0_28 */
mbed_official 337:6ed01c00b962 1119 __IO uint8_t B20; /*!< (@ 0xA0000014) Byte pin registers port 0; pins PIO0_0 to PIO0_28 */
mbed_official 337:6ed01c00b962 1120 __IO uint8_t B21; /*!< (@ 0xA0000015) Byte pin registers port 0; pins PIO0_0 to PIO0_28 */
mbed_official 337:6ed01c00b962 1121 __IO uint8_t B22; /*!< (@ 0xA0000016) Byte pin registers port 0; pins PIO0_0 to PIO0_28 */
mbed_official 337:6ed01c00b962 1122 __IO uint8_t B23; /*!< (@ 0xA0000017) Byte pin registers port 0; pins PIO0_0 to PIO0_28 */
mbed_official 337:6ed01c00b962 1123 __IO uint8_t B24; /*!< (@ 0xA0000018) Byte pin registers port 0; pins PIO0_0 to PIO0_28 */
mbed_official 337:6ed01c00b962 1124 __IO uint8_t B25; /*!< (@ 0xA0000019) Byte pin registers port 0; pins PIO0_0 to PIO0_28 */
mbed_official 337:6ed01c00b962 1125 __IO uint8_t B26; /*!< (@ 0xA000001A) Byte pin registers port 0; pins PIO0_0 to PIO0_28 */
mbed_official 337:6ed01c00b962 1126 __IO uint8_t B27; /*!< (@ 0xA000001B) Byte pin registers port 0; pins PIO0_0 to PIO0_28 */
mbed_official 337:6ed01c00b962 1127 __IO uint8_t B28; /*!< (@ 0xA000001C) Byte pin registers port 0; pins PIO0_0 to PIO0_28 */
mbed_official 337:6ed01c00b962 1128 __I uint8_t RESERVED0[4067];
mbed_official 337:6ed01c00b962 1129 __IO uint32_t W0; /*!< (@ 0xA0001000) Word pin registers port 0 */
mbed_official 337:6ed01c00b962 1130 __IO uint32_t W1; /*!< (@ 0xA0001004) Word pin registers port 0 */
mbed_official 337:6ed01c00b962 1131 __IO uint32_t W2; /*!< (@ 0xA0001008) Word pin registers port 0 */
mbed_official 337:6ed01c00b962 1132 __IO uint32_t W3; /*!< (@ 0xA000100C) Word pin registers port 0 */
mbed_official 337:6ed01c00b962 1133 __IO uint32_t W4; /*!< (@ 0xA0001010) Word pin registers port 0 */
mbed_official 337:6ed01c00b962 1134 __IO uint32_t W5; /*!< (@ 0xA0001014) Word pin registers port 0 */
mbed_official 337:6ed01c00b962 1135 __IO uint32_t W6; /*!< (@ 0xA0001018) Word pin registers port 0 */
mbed_official 337:6ed01c00b962 1136 __IO uint32_t W7; /*!< (@ 0xA000101C) Word pin registers port 0 */
mbed_official 337:6ed01c00b962 1137 __IO uint32_t W8; /*!< (@ 0xA0001020) Word pin registers port 0 */
mbed_official 337:6ed01c00b962 1138 __IO uint32_t W9; /*!< (@ 0xA0001024) Word pin registers port 0 */
mbed_official 337:6ed01c00b962 1139 __IO uint32_t W10; /*!< (@ 0xA0001028) Word pin registers port 0 */
mbed_official 337:6ed01c00b962 1140 __IO uint32_t W11; /*!< (@ 0xA000102C) Word pin registers port 0 */
mbed_official 337:6ed01c00b962 1141 __IO uint32_t W12; /*!< (@ 0xA0001030) Word pin registers port 0 */
mbed_official 337:6ed01c00b962 1142 __IO uint32_t W13; /*!< (@ 0xA0001034) Word pin registers port 0 */
mbed_official 337:6ed01c00b962 1143 __IO uint32_t W14; /*!< (@ 0xA0001038) Word pin registers port 0 */
mbed_official 337:6ed01c00b962 1144 __IO uint32_t W15; /*!< (@ 0xA000103C) Word pin registers port 0 */
mbed_official 337:6ed01c00b962 1145 __IO uint32_t W16; /*!< (@ 0xA0001040) Word pin registers port 0 */
mbed_official 337:6ed01c00b962 1146 __IO uint32_t W17; /*!< (@ 0xA0001044) Word pin registers port 0 */
mbed_official 337:6ed01c00b962 1147 __IO uint32_t W18; /*!< (@ 0xA0001048) Word pin registers port 0 */
mbed_official 337:6ed01c00b962 1148 __IO uint32_t W19; /*!< (@ 0xA000104C) Word pin registers port 0 */
mbed_official 337:6ed01c00b962 1149 __IO uint32_t W20; /*!< (@ 0xA0001050) Word pin registers port 0 */
mbed_official 337:6ed01c00b962 1150 __IO uint32_t W21; /*!< (@ 0xA0001054) Word pin registers port 0 */
mbed_official 337:6ed01c00b962 1151 __IO uint32_t W22; /*!< (@ 0xA0001058) Word pin registers port 0 */
mbed_official 337:6ed01c00b962 1152 __IO uint32_t W23; /*!< (@ 0xA000105C) Word pin registers port 0 */
mbed_official 337:6ed01c00b962 1153 __IO uint32_t W24; /*!< (@ 0xA0001060) Word pin registers port 0 */
mbed_official 337:6ed01c00b962 1154 __IO uint32_t W25; /*!< (@ 0xA0001064) Word pin registers port 0 */
mbed_official 337:6ed01c00b962 1155 __IO uint32_t W26; /*!< (@ 0xA0001068) Word pin registers port 0 */
mbed_official 337:6ed01c00b962 1156 __IO uint32_t W27; /*!< (@ 0xA000106C) Word pin registers port 0 */
mbed_official 337:6ed01c00b962 1157 __IO uint32_t W28; /*!< (@ 0xA0001070) Word pin registers port 0 */
mbed_official 337:6ed01c00b962 1158 __I uint32_t RESERVED1[995];
mbed_official 337:6ed01c00b962 1159 __IO uint32_t DIR0; /*!< (@ 0xA0002000) Direction registers port 0 */
mbed_official 337:6ed01c00b962 1160 __I uint32_t RESERVED2[31];
mbed_official 337:6ed01c00b962 1161 __IO uint32_t MASK0; /*!< (@ 0xA0002080) Mask register port 0 */
mbed_official 337:6ed01c00b962 1162 __I uint32_t RESERVED3[31];
mbed_official 337:6ed01c00b962 1163 __IO uint32_t PIN0; /*!< (@ 0xA0002100) Port pin register port 0 */
mbed_official 337:6ed01c00b962 1164 __I uint32_t RESERVED4[31];
mbed_official 337:6ed01c00b962 1165 __IO uint32_t MPIN0; /*!< (@ 0xA0002180) Masked port register port 0 */
mbed_official 337:6ed01c00b962 1166 __I uint32_t RESERVED5[31];
mbed_official 337:6ed01c00b962 1167 __IO uint32_t SET0; /*!< (@ 0xA0002200) Write: Set register for port 0 Read: output bits
mbed_official 337:6ed01c00b962 1168 for port 0 */
mbed_official 337:6ed01c00b962 1169 __I uint32_t RESERVED6[31];
mbed_official 337:6ed01c00b962 1170 __O uint32_t CLR0; /*!< (@ 0xA0002280) Clear port 0 */
mbed_official 337:6ed01c00b962 1171 __I uint32_t RESERVED7[31];
mbed_official 337:6ed01c00b962 1172 __O uint32_t NOT0; /*!< (@ 0xA0002300) Toggle port 0 */
mbed_official 337:6ed01c00b962 1173 __I uint32_t RESERVED8[31];
mbed_official 337:6ed01c00b962 1174 __O uint32_t DIRSET0; /*!< (@ 0xA0002380) Set pin direction bits for port 0. */
mbed_official 337:6ed01c00b962 1175 __I uint32_t RESERVED9[31];
mbed_official 337:6ed01c00b962 1176 __O uint32_t DIRCLR0; /*!< (@ 0xA0002400) Clear pin direction bits for port 0. */
mbed_official 337:6ed01c00b962 1177 __I uint32_t RESERVED10[31];
mbed_official 337:6ed01c00b962 1178 __O uint32_t DIRNOT0; /*!< (@ 0xA0002480) Toggle pin direction bits for port 0. */
mbed_official 337:6ed01c00b962 1179 } LPC_GPIO_PORT_Type;
mbed_official 337:6ed01c00b962 1180
mbed_official 337:6ed01c00b962 1181
mbed_official 337:6ed01c00b962 1182 /* ================================================================================ */
mbed_official 337:6ed01c00b962 1183 /* ================ PIN_INT ================ */
mbed_official 337:6ed01c00b962 1184 /* ================================================================================ */
mbed_official 337:6ed01c00b962 1185
mbed_official 337:6ed01c00b962 1186
mbed_official 337:6ed01c00b962 1187 /**
mbed_official 337:6ed01c00b962 1188 * @brief Pin interrupt and pattern match engine (PIN_INT)
mbed_official 337:6ed01c00b962 1189 */
mbed_official 337:6ed01c00b962 1190
mbed_official 337:6ed01c00b962 1191 typedef struct { /*!< (@ 0xA0004000) PIN_INT Structure */
mbed_official 337:6ed01c00b962 1192 __IO uint32_t ISEL; /*!< (@ 0xA0004000) Pin Interrupt Mode register */
mbed_official 337:6ed01c00b962 1193 __IO uint32_t IENR; /*!< (@ 0xA0004004) Pin interrupt level or rising edge interrupt
mbed_official 337:6ed01c00b962 1194 enable register */
mbed_official 337:6ed01c00b962 1195 __O uint32_t SIENR; /*!< (@ 0xA0004008) Pin interrupt level (rising edge) interrupt set
mbed_official 337:6ed01c00b962 1196 register */
mbed_official 337:6ed01c00b962 1197 __O uint32_t CIENR; /*!< (@ 0xA000400C) Pin interrupt level or rising edge interrupt
mbed_official 337:6ed01c00b962 1198 clear register */
mbed_official 337:6ed01c00b962 1199 __IO uint32_t IENF; /*!< (@ 0xA0004010) Pin interrupt active level or falling edge interrupt
mbed_official 337:6ed01c00b962 1200 enable register */
mbed_official 337:6ed01c00b962 1201 __O uint32_t SIENF; /*!< (@ 0xA0004014) Pin interrupt active level or falling edge interrupt
mbed_official 337:6ed01c00b962 1202 set register */
mbed_official 337:6ed01c00b962 1203 __O uint32_t CIENF; /*!< (@ 0xA0004018) Pin interrupt active level (falling edge) interrupt
mbed_official 337:6ed01c00b962 1204 clear register */
mbed_official 337:6ed01c00b962 1205 __IO uint32_t RISE; /*!< (@ 0xA000401C) Pin interrupt rising edge register */
mbed_official 337:6ed01c00b962 1206 __IO uint32_t FALL; /*!< (@ 0xA0004020) Pin interrupt falling edge register */
mbed_official 337:6ed01c00b962 1207 __IO uint32_t IST; /*!< (@ 0xA0004024) Pin interrupt status register */
mbed_official 337:6ed01c00b962 1208 __IO uint32_t PMCTRL; /*!< (@ 0xA0004028) GPIO pattern match interrupt control register */
mbed_official 337:6ed01c00b962 1209 __IO uint32_t PMSRC; /*!< (@ 0xA000402C) GPIO pattern match interrupt bit-slice source
mbed_official 337:6ed01c00b962 1210 register */
mbed_official 337:6ed01c00b962 1211 __IO uint32_t PMCFG; /*!< (@ 0xA0004030) GPIO pattern match interrupt bit slice configuration
mbed_official 337:6ed01c00b962 1212 register */
mbed_official 337:6ed01c00b962 1213 } LPC_PIN_INT_Type;
mbed_official 337:6ed01c00b962 1214
mbed_official 337:6ed01c00b962 1215
mbed_official 337:6ed01c00b962 1216 /* -------------------- End of section using anonymous unions ------------------- */
mbed_official 337:6ed01c00b962 1217 #if defined(__CC_ARM)
mbed_official 337:6ed01c00b962 1218 #pragma pop
mbed_official 337:6ed01c00b962 1219 #elif defined(__ICCARM__)
mbed_official 337:6ed01c00b962 1220 /* leave anonymous unions enabled */
mbed_official 337:6ed01c00b962 1221 #elif defined(__GNUC__)
mbed_official 337:6ed01c00b962 1222 /* anonymous unions are enabled by default */
mbed_official 337:6ed01c00b962 1223 #elif defined(__TMS470__)
mbed_official 337:6ed01c00b962 1224 /* anonymous unions are enabled by default */
mbed_official 337:6ed01c00b962 1225 #elif defined(__TASKING__)
mbed_official 337:6ed01c00b962 1226 #pragma warning restore
mbed_official 337:6ed01c00b962 1227 #else
mbed_official 337:6ed01c00b962 1228 #warning Not supported compiler type
mbed_official 337:6ed01c00b962 1229 #endif
mbed_official 337:6ed01c00b962 1230
mbed_official 337:6ed01c00b962 1231
mbed_official 337:6ed01c00b962 1232
mbed_official 337:6ed01c00b962 1233
mbed_official 337:6ed01c00b962 1234 /* ================================================================================ */
mbed_official 337:6ed01c00b962 1235 /* ================ Peripheral memory map ================ */
mbed_official 337:6ed01c00b962 1236 /* ================================================================================ */
mbed_official 337:6ed01c00b962 1237
mbed_official 337:6ed01c00b962 1238 #define LPC_WWDT_BASE 0x40000000UL
mbed_official 337:6ed01c00b962 1239 #define LPC_MRT_BASE 0x40004000UL
mbed_official 337:6ed01c00b962 1240 #define LPC_WKT_BASE 0x40008000UL
mbed_official 337:6ed01c00b962 1241 #define LPC_SWM_BASE 0x4000C000UL
mbed_official 337:6ed01c00b962 1242 #define LPC_ADC_BASE 0x4001C000UL
mbed_official 337:6ed01c00b962 1243 #define LPC_PMU_BASE 0x40020000UL
mbed_official 337:6ed01c00b962 1244 #define LPC_CMP_BASE 0x40024000UL
mbed_official 337:6ed01c00b962 1245 #define LPC_DMATRIGMUX_BASE 0x40028000UL
mbed_official 337:6ed01c00b962 1246 #define LPC_INPUTMUX_BASE 0x4002C000UL
mbed_official 337:6ed01c00b962 1247 #define LPC_FLASHCTRL_BASE 0x40040000UL
mbed_official 337:6ed01c00b962 1248 #define LPC_IOCON_BASE 0x40044000UL
mbed_official 337:6ed01c00b962 1249 #define LPC_SYSCON_BASE 0x40048000UL
mbed_official 337:6ed01c00b962 1250 #define LPC_I2C0_BASE 0x40050000UL
mbed_official 337:6ed01c00b962 1251 #define LPC_I2C1_BASE 0x40054000UL
mbed_official 337:6ed01c00b962 1252 #define LPC_SPI0_BASE 0x40058000UL
mbed_official 337:6ed01c00b962 1253 #define LPC_SPI1_BASE 0x4005C000UL
mbed_official 337:6ed01c00b962 1254 #define LPC_USART0_BASE 0x40064000UL
mbed_official 337:6ed01c00b962 1255 #define LPC_USART1_BASE 0x40068000UL
mbed_official 337:6ed01c00b962 1256 #define LPC_USART2_BASE 0x4006C000UL
mbed_official 337:6ed01c00b962 1257 #define LPC_I2C2_BASE 0x40070000UL
mbed_official 337:6ed01c00b962 1258 #define LPC_I2C3_BASE 0x40074000UL
mbed_official 337:6ed01c00b962 1259 #define LPC_CRC_BASE 0x50000000UL
mbed_official 337:6ed01c00b962 1260 #define LPC_SCT_BASE 0x50004000UL
mbed_official 337:6ed01c00b962 1261 #define LPC_DMA_BASE 0x50008000UL
mbed_official 337:6ed01c00b962 1262 #define LPC_GPIO_PORT_BASE 0xA0000000UL
mbed_official 337:6ed01c00b962 1263 #define LPC_PIN_INT_BASE 0xA0004000UL
mbed_official 337:6ed01c00b962 1264
mbed_official 337:6ed01c00b962 1265
mbed_official 337:6ed01c00b962 1266 /* ================================================================================ */
mbed_official 337:6ed01c00b962 1267 /* ================ Peripheral declaration ================ */
mbed_official 337:6ed01c00b962 1268 /* ================================================================================ */
mbed_official 337:6ed01c00b962 1269
mbed_official 337:6ed01c00b962 1270 #define LPC_WWDT ((LPC_WWDT_Type *) LPC_WWDT_BASE)
mbed_official 337:6ed01c00b962 1271 #define LPC_MRT ((LPC_MRT_Type *) LPC_MRT_BASE)
mbed_official 337:6ed01c00b962 1272 #define LPC_WKT ((LPC_WKT_Type *) LPC_WKT_BASE)
mbed_official 337:6ed01c00b962 1273 #define LPC_SWM ((LPC_SWM_Type *) LPC_SWM_BASE)
mbed_official 337:6ed01c00b962 1274 #define LPC_ADC ((LPC_ADC_Type *) LPC_ADC_BASE)
mbed_official 337:6ed01c00b962 1275 #define LPC_PMU ((LPC_PMU_Type *) LPC_PMU_BASE)
mbed_official 337:6ed01c00b962 1276 #define LPC_CMP ((LPC_CMP_Type *) LPC_CMP_BASE)
mbed_official 337:6ed01c00b962 1277 #define LPC_DMATRIGMUX ((LPC_DMATRIGMUX_Type *) LPC_DMATRIGMUX_BASE)
mbed_official 337:6ed01c00b962 1278 #define LPC_INPUTMUX ((LPC_INPUTMUX_Type *) LPC_INPUTMUX_BASE)
mbed_official 337:6ed01c00b962 1279 #define LPC_FLASHCTRL ((LPC_FLASHCTRL_Type *) LPC_FLASHCTRL_BASE)
mbed_official 337:6ed01c00b962 1280 #define LPC_IOCON ((LPC_IOCON_Type *) LPC_IOCON_BASE)
mbed_official 337:6ed01c00b962 1281 #define LPC_SYSCON ((LPC_SYSCON_Type *) LPC_SYSCON_BASE)
mbed_official 337:6ed01c00b962 1282 #define LPC_I2C0 ((LPC_I2C0_Type *) LPC_I2C0_BASE)
mbed_official 337:6ed01c00b962 1283 #define LPC_I2C1 ((LPC_I2C0_Type *) LPC_I2C1_BASE)
mbed_official 337:6ed01c00b962 1284 #define LPC_SPI0 ((LPC_SPI0_Type *) LPC_SPI0_BASE)
mbed_official 337:6ed01c00b962 1285 #define LPC_SPI1 ((LPC_SPI0_Type *) LPC_SPI1_BASE)
mbed_official 337:6ed01c00b962 1286 #define LPC_USART0 ((LPC_USART0_Type *) LPC_USART0_BASE)
mbed_official 337:6ed01c00b962 1287 #define LPC_USART1 ((LPC_USART0_Type *) LPC_USART1_BASE)
mbed_official 337:6ed01c00b962 1288 #define LPC_USART2 ((LPC_USART0_Type *) LPC_USART2_BASE)
mbed_official 337:6ed01c00b962 1289 #define LPC_I2C2 ((LPC_I2C0_Type *) LPC_I2C2_BASE)
mbed_official 337:6ed01c00b962 1290 #define LPC_I2C3 ((LPC_I2C0_Type *) LPC_I2C3_BASE)
mbed_official 337:6ed01c00b962 1291 #define LPC_CRC ((LPC_CRC_Type *) LPC_CRC_BASE)
mbed_official 337:6ed01c00b962 1292 #define LPC_SCT ((LPC_SCT_Type *) LPC_SCT_BASE)
mbed_official 337:6ed01c00b962 1293 #define LPC_DMA ((LPC_DMA_Type *) LPC_DMA_BASE)
mbed_official 337:6ed01c00b962 1294 #define LPC_GPIO_PORT ((LPC_GPIO_PORT_Type *) LPC_GPIO_PORT_BASE)
mbed_official 337:6ed01c00b962 1295 #define LPC_PIN_INT ((LPC_PIN_INT_Type *) LPC_PIN_INT_BASE)
mbed_official 337:6ed01c00b962 1296
mbed_official 337:6ed01c00b962 1297
mbed_official 337:6ed01c00b962 1298 /** @} */ /* End of group Device_Peripheral_Registers */
mbed_official 337:6ed01c00b962 1299 /** @} */ /* End of group LPC82x */
mbed_official 337:6ed01c00b962 1300 /** @} */ /* End of group (null) */
mbed_official 337:6ed01c00b962 1301
mbed_official 337:6ed01c00b962 1302 #ifdef __cplusplus
mbed_official 337:6ed01c00b962 1303 }
mbed_official 337:6ed01c00b962 1304 #endif
mbed_official 337:6ed01c00b962 1305
mbed_official 337:6ed01c00b962 1306
mbed_official 337:6ed01c00b962 1307 #endif /* LPC82x_H */
mbed_official 337:6ed01c00b962 1308