mbed official / mbed-src

mbed library sources

Dependents:   Encrypted my_mbed lklk CyaSSL_DTLS_Cellular ... more

Superseded

This library was superseded by mbed-dev - https://os.mbed.com/users/mbed_official/code/mbed-dev/.

Development branch of the mbed library sources. This library is kept in synch with the latest changes from the mbed SDK and it is not guaranteed to work.

If you are looking for a stable and tested release, please import one of the official mbed library releases:

Import librarymbed

The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.

Last commit 20 Feb 2019 by mbed official

targets/cmsis/TARGET_STM/TARGET_STM32F3/TARGET_DISCO_F334C8/stm32f334x8.h@579:53297373a894, 2015-07-01 (annotated)

Committer:
mbed_official
Date:
Wed Jul 01 09:45:11 2015 +0100
Revision:
579:53297373a894
Parent:
386:ea0442aaf784 
Synchronized with git revision d5b4d2ab9c47edb4dc5776e7177b0c2263459081



Full URL: https://github.com/mbedmicro/mbed/commit/d5b4d2ab9c47edb4dc5776e7177b0c2263459081/



Initial version of drivers for SAMR21

Who changed what in which revision?

UserRevisionLine numberNew contents of line
mbed_official 381:5460fc57b6e4 1 /**
mbed_official 381:5460fc57b6e4 2 ******************************************************************************
mbed_official 381:5460fc57b6e4 3 * @file stm32f334x8.h
mbed_official 381:5460fc57b6e4 4 * @author MCD Application Team
mbed_official 381:5460fc57b6e4 5 * @version V2.1.0
mbed_official 381:5460fc57b6e4 6 * @date 12-Sept-2014
mbed_official 381:5460fc57b6e4 7 * @brief CMSIS STM32F334x4/STM32F334x6/STM32F334x8 Devices Peripheral Access Layer Header File.
mbed_official 381:5460fc57b6e4 8 *
mbed_official 381:5460fc57b6e4 9 * This file contains:
mbed_official 381:5460fc57b6e4 10 * - Data structures and the address mapping for all peripherals
mbed_official 381:5460fc57b6e4 11 * - Peripheral's registers declarations and bits definition
mbed_official 381:5460fc57b6e4 12 * - Macros to access peripheral’s registers hardware
mbed_official 381:5460fc57b6e4 13 *
mbed_official 381:5460fc57b6e4 14 ******************************************************************************
mbed_official 381:5460fc57b6e4 15 * @attention
mbed_official 381:5460fc57b6e4 16 *
mbed_official 381:5460fc57b6e4 17 * <h2><center>&copy; COPYRIGHT(c) 2014 STMicroelectronics</center></h2>
mbed_official 381:5460fc57b6e4 18 *
mbed_official 381:5460fc57b6e4 19 * Redistribution and use in source and binary forms, with or without modification,
mbed_official 381:5460fc57b6e4 20 * are permitted provided that the following conditions are met:
mbed_official 381:5460fc57b6e4 21 * 1. Redistributions of source code must retain the above copyright notice,
mbed_official 381:5460fc57b6e4 22 * this list of conditions and the following disclaimer.
mbed_official 381:5460fc57b6e4 23 * 2. Redistributions in binary form must reproduce the above copyright notice,
mbed_official 381:5460fc57b6e4 24 * this list of conditions and the following disclaimer in the documentation
mbed_official 381:5460fc57b6e4 25 * and/or other materials provided with the distribution.
mbed_official 381:5460fc57b6e4 26 * 3. Neither the name of STMicroelectronics nor the names of its contributors
mbed_official 381:5460fc57b6e4 27 * may be used to endorse or promote products derived from this software
mbed_official 381:5460fc57b6e4 28 * without specific prior written permission.
mbed_official 381:5460fc57b6e4 29 *
mbed_official 381:5460fc57b6e4 30 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
mbed_official 381:5460fc57b6e4 31 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
mbed_official 381:5460fc57b6e4 32 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
mbed_official 381:5460fc57b6e4 33 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
mbed_official 381:5460fc57b6e4 34 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
mbed_official 381:5460fc57b6e4 35 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
mbed_official 381:5460fc57b6e4 36 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
mbed_official 381:5460fc57b6e4 37 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
mbed_official 381:5460fc57b6e4 38 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
mbed_official 381:5460fc57b6e4 39 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
mbed_official 381:5460fc57b6e4 40 *
mbed_official 381:5460fc57b6e4 41 ******************************************************************************
mbed_official 381:5460fc57b6e4 42 */
mbed_official 381:5460fc57b6e4 43
mbed_official 381:5460fc57b6e4 44 /** @addtogroup CMSIS_Device
mbed_official 381:5460fc57b6e4 45 * @{
mbed_official 381:5460fc57b6e4 46 */
mbed_official 381:5460fc57b6e4 47
mbed_official 381:5460fc57b6e4 48 /** @addtogroup stm32f334x8
mbed_official 381:5460fc57b6e4 49 * @{
mbed_official 381:5460fc57b6e4 50 */
mbed_official 381:5460fc57b6e4 51
mbed_official 381:5460fc57b6e4 52 #ifndef __STM32F334x8_H
mbed_official 381:5460fc57b6e4 53 #define __STM32F334x8_H
mbed_official 381:5460fc57b6e4 54
mbed_official 381:5460fc57b6e4 55 #ifdef __cplusplus
mbed_official 381:5460fc57b6e4 56 extern "C" {
mbed_official 381:5460fc57b6e4 57 #endif /* __cplusplus */
mbed_official 381:5460fc57b6e4 58
mbed_official 381:5460fc57b6e4 59 /** @addtogroup Configuration_section_for_CMSIS
mbed_official 381:5460fc57b6e4 60 * @{
mbed_official 381:5460fc57b6e4 61 */
mbed_official 381:5460fc57b6e4 62
mbed_official 381:5460fc57b6e4 63 /**
mbed_official 381:5460fc57b6e4 64 * @brief Configuration of the Cortex-M4 Processor and Core Peripherals
mbed_official 381:5460fc57b6e4 65 */
mbed_official 381:5460fc57b6e4 66 #define __CM4_REV 0x0001 /*!< Core revision r0p1 */
mbed_official 381:5460fc57b6e4 67 #define __MPU_PRESENT 0 /*!< STM32F334x4/STM32F334x6/STM32F334x8 devices do not provide an MPU */
mbed_official 381:5460fc57b6e4 68 #define __NVIC_PRIO_BITS 4 /*!< STM32F334x4/STM32F334x6/STM32F334x8 devices use 4 Bits for the Priority Levels */
mbed_official 381:5460fc57b6e4 69 #define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */
mbed_official 381:5460fc57b6e4 70 #define __FPU_PRESENT 1 /*!< STM32F334x4/STM32F334x6/STM32F334x8 devices provide an FPU */
mbed_official 381:5460fc57b6e4 71
mbed_official 381:5460fc57b6e4 72 /**
mbed_official 381:5460fc57b6e4 73 * @}
mbed_official 381:5460fc57b6e4 74 */
mbed_official 381:5460fc57b6e4 75
mbed_official 381:5460fc57b6e4 76 /** @addtogroup Peripheral_interrupt_number_definition
mbed_official 381:5460fc57b6e4 77 * @{
mbed_official 381:5460fc57b6e4 78 */
mbed_official 381:5460fc57b6e4 79
mbed_official 381:5460fc57b6e4 80 /**
mbed_official 381:5460fc57b6e4 81 * @brief STM32F334x4/STM32F334x6/STM32F334x8 device Interrupt Number Definition, according to the selected device
mbed_official 381:5460fc57b6e4 82 * in @ref Library_configuration_section
mbed_official 381:5460fc57b6e4 83 */
mbed_official 381:5460fc57b6e4 84 typedef enum
mbed_official 381:5460fc57b6e4 85 {
mbed_official 381:5460fc57b6e4 86 /****** Cortex-M4 Processor Exceptions Numbers ****************************************************************/
mbed_official 381:5460fc57b6e4 87 NonMaskableInt_IRQn = -14, /*!< 2 Non Maskable Interrupt */
mbed_official 381:5460fc57b6e4 88 MemoryManagement_IRQn = -12, /*!< 4 Cortex-M4 Memory Management Interrupt */
mbed_official 381:5460fc57b6e4 89 BusFault_IRQn = -11, /*!< 5 Cortex-M4 Bus Fault Interrupt */
mbed_official 381:5460fc57b6e4 90 UsageFault_IRQn = -10, /*!< 6 Cortex-M4 Usage Fault Interrupt */
mbed_official 381:5460fc57b6e4 91 SVCall_IRQn = -5, /*!< 11 Cortex-M4 SV Call Interrupt */
mbed_official 381:5460fc57b6e4 92 DebugMonitor_IRQn = -4, /*!< 12 Cortex-M4 Debug Monitor Interrupt */
mbed_official 381:5460fc57b6e4 93 PendSV_IRQn = -2, /*!< 14 Cortex-M4 Pend SV Interrupt */
mbed_official 381:5460fc57b6e4 94 SysTick_IRQn = -1, /*!< 15 Cortex-M4 System Tick Interrupt */
mbed_official 381:5460fc57b6e4 95 /****** STM32 specific Interrupt Numbers **********************************************************************/
mbed_official 381:5460fc57b6e4 96 WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */
mbed_official 381:5460fc57b6e4 97 PVD_IRQn = 1, /*!< PVD through EXTI Line detection Interrupt */
mbed_official 381:5460fc57b6e4 98 TAMP_STAMP_IRQn = 2, /*!< Tamper and TimeStamp interrupts through the EXTI line 19 */
mbed_official 381:5460fc57b6e4 99 RTC_WKUP_IRQn = 3, /*!< RTC Wakeup interrupt through the EXTI line 20 */
mbed_official 381:5460fc57b6e4 100 FLASH_IRQn = 4, /*!< FLASH global Interrupt */
mbed_official 381:5460fc57b6e4 101 RCC_IRQn = 5, /*!< RCC global Interrupt */
mbed_official 381:5460fc57b6e4 102 EXTI0_IRQn = 6, /*!< EXTI Line0 Interrupt */
mbed_official 381:5460fc57b6e4 103 EXTI1_IRQn = 7, /*!< EXTI Line1 Interrupt */
mbed_official 381:5460fc57b6e4 104 EXTI2_TSC_IRQn = 8, /*!< EXTI Line2 Interrupt and Touch Sense Controller Interrupt */
mbed_official 381:5460fc57b6e4 105 EXTI3_IRQn = 9, /*!< EXTI Line3 Interrupt */
mbed_official 381:5460fc57b6e4 106 EXTI4_IRQn = 10, /*!< EXTI Line4 Interrupt */
mbed_official 381:5460fc57b6e4 107 DMA1_Channel1_IRQn = 11, /*!< DMA1 Channel 1 Interrupt */
mbed_official 381:5460fc57b6e4 108 DMA1_Channel2_IRQn = 12, /*!< DMA1 Channel 2 Interrupt */
mbed_official 381:5460fc57b6e4 109 DMA1_Channel3_IRQn = 13, /*!< DMA1 Channel 3 Interrupt */
mbed_official 381:5460fc57b6e4 110 DMA1_Channel4_IRQn = 14, /*!< DMA1 Channel 4 Interrupt */
mbed_official 381:5460fc57b6e4 111 DMA1_Channel5_IRQn = 15, /*!< DMA1 Channel 5 Interrupt */
mbed_official 381:5460fc57b6e4 112 DMA1_Channel6_IRQn = 16, /*!< DMA1 Channel 6 Interrupt */
mbed_official 381:5460fc57b6e4 113 DMA1_Channel7_IRQn = 17, /*!< DMA1 Channel 7 Interrupt */
mbed_official 381:5460fc57b6e4 114 ADC1_2_IRQn = 18, /*!< ADC1 & ADC2 Interrupts */
mbed_official 381:5460fc57b6e4 115 CAN_TX_IRQn = 19, /*!< CAN TX Interrupts */
mbed_official 381:5460fc57b6e4 116 CAN_RX0_IRQn = 20, /*!< CAN RX0 Interrupts */
mbed_official 381:5460fc57b6e4 117 CAN_RX1_IRQn = 21, /*!< CAN RX1 Interrupt */
mbed_official 381:5460fc57b6e4 118 CAN_SCE_IRQn = 22, /*!< CAN SCE Interrupt */
mbed_official 381:5460fc57b6e4 119 EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */
mbed_official 381:5460fc57b6e4 120 TIM1_BRK_TIM15_IRQn = 24, /*!< TIM1 Break and TIM15 Interrupts */
mbed_official 381:5460fc57b6e4 121 TIM1_UP_TIM16_IRQn = 25, /*!< TIM1 Update and TIM16 Interrupts */
mbed_official 381:5460fc57b6e4 122 TIM1_TRG_COM_TIM17_IRQn = 26, /*!< TIM1 Trigger and Commutation and TIM17 Interrupt */
mbed_official 381:5460fc57b6e4 123 TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */
mbed_official 381:5460fc57b6e4 124 TIM2_IRQn = 28, /*!< TIM2 global Interrupt */
mbed_official 381:5460fc57b6e4 125 TIM3_IRQn = 29, /*!< TIM3 global Interrupt */
mbed_official 381:5460fc57b6e4 126 I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt & EXTI Line23 Interrupt (I2C1 wakeup) */
mbed_official 381:5460fc57b6e4 127 I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */
mbed_official 381:5460fc57b6e4 128 SPI1_IRQn = 35, /*!< SPI1 global Interrupt */
mbed_official 381:5460fc57b6e4 129 USART1_IRQn = 37, /*!< USART1 global Interrupt & EXTI Line25 Interrupt (USART1 wakeup) */
mbed_official 381:5460fc57b6e4 130 USART2_IRQn = 38, /*!< USART2 global Interrupt & EXTI Line26 Interrupt (USART2 wakeup) */
mbed_official 381:5460fc57b6e4 131 USART3_IRQn = 39, /*!< USART3 global Interrupt & EXTI Line28 Interrupt (USART3 wakeup) */
mbed_official 381:5460fc57b6e4 132 EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */
mbed_official 381:5460fc57b6e4 133 RTC_Alarm_IRQn = 41, /*!< RTC Alarm (A and B) through EXTI Line 17 Interrupt */
mbed_official 381:5460fc57b6e4 134 TIM6_DAC1_IRQn = 54, /*!< TIM6 global and DAC1 channel1 & 2 underrun error interrupts */
mbed_official 381:5460fc57b6e4 135 TIM7_DAC2_IRQn = 55, /*!< TIM7 global and DAC2 channel1 underrun error Interrupt */
mbed_official 381:5460fc57b6e4 136 COMP2_IRQn = 64, /*!< COMP2 global Interrupt via EXT Line22 */
mbed_official 381:5460fc57b6e4 137 COMP4_6_IRQn = 65, /*!< COMP4 and COMP6 global Interrupt via EXT Line30 and 32 */
mbed_official 381:5460fc57b6e4 138 HRTIM1_Master_IRQn = 67, /*!< HRTIM Master Timer global Interrupts */
mbed_official 381:5460fc57b6e4 139 HRTIM1_TIMA_IRQn = 68, /*!< HRTIM Timer A global Interrupt */
mbed_official 381:5460fc57b6e4 140 HRTIM1_TIMB_IRQn = 69, /*!< HRTIM Timer B global Interrupt */
mbed_official 381:5460fc57b6e4 141 HRTIM1_TIMC_IRQn = 70, /*!< HRTIM Timer C global Interrupt */
mbed_official 381:5460fc57b6e4 142 HRTIM1_TIMD_IRQn = 71, /*!< HRTIM Timer D global Interrupt */
mbed_official 381:5460fc57b6e4 143 HRTIM1_TIME_IRQn = 72, /*!< HRTIM Timer E global Interrupt */
mbed_official 381:5460fc57b6e4 144 HRTIM1_FLT_IRQn = 73, /*!< HRTIM Fault global Interrupt */
mbed_official 381:5460fc57b6e4 145 FPU_IRQn = 81 /*!< Floating point Interrupt */
mbed_official 381:5460fc57b6e4 146 } IRQn_Type;
mbed_official 381:5460fc57b6e4 147
mbed_official 381:5460fc57b6e4 148 /**
mbed_official 381:5460fc57b6e4 149 * @}
mbed_official 381:5460fc57b6e4 150 */
mbed_official 381:5460fc57b6e4 151
mbed_official 381:5460fc57b6e4 152 #include "core_cm4.h" /* Cortex-M4 processor and core peripherals */
mbed_official 381:5460fc57b6e4 153 #include "system_stm32f3xx.h" /* STM32F3xx System Header */
mbed_official 381:5460fc57b6e4 154 #include <stdint.h>
mbed_official 381:5460fc57b6e4 155
mbed_official 381:5460fc57b6e4 156 /** @addtogroup Peripheral_registers_structures
mbed_official 381:5460fc57b6e4 157 * @{
mbed_official 381:5460fc57b6e4 158 */
mbed_official 381:5460fc57b6e4 159
mbed_official 381:5460fc57b6e4 160 /**
mbed_official 381:5460fc57b6e4 161 * @brief Analog to Digital Converter
mbed_official 381:5460fc57b6e4 162 */
mbed_official 381:5460fc57b6e4 163
mbed_official 381:5460fc57b6e4 164 typedef struct
mbed_official 381:5460fc57b6e4 165 {
mbed_official 381:5460fc57b6e4 166 __IO uint32_t ISR; /*!< ADC Interrupt and Status Register, Address offset: 0x00 */
mbed_official 381:5460fc57b6e4 167 __IO uint32_t IER; /*!< ADC Interrupt Enable Register, Address offset: 0x04 */
mbed_official 381:5460fc57b6e4 168 __IO uint32_t CR; /*!< ADC control register, Address offset: 0x08 */
mbed_official 381:5460fc57b6e4 169 __IO uint32_t CFGR; /*!< ADC Configuration register, Address offset: 0x0C */
mbed_official 381:5460fc57b6e4 170 uint32_t RESERVED0; /*!< Reserved, 0x010 */
mbed_official 381:5460fc57b6e4 171 __IO uint32_t SMPR1; /*!< ADC sample time register 1, Address offset: 0x14 */
mbed_official 381:5460fc57b6e4 172 __IO uint32_t SMPR2; /*!< ADC sample time register 2, Address offset: 0x18 */
mbed_official 381:5460fc57b6e4 173 uint32_t RESERVED1; /*!< Reserved, 0x01C */
mbed_official 381:5460fc57b6e4 174 __IO uint32_t TR1; /*!< ADC watchdog threshold register 1, Address offset: 0x20 */
mbed_official 381:5460fc57b6e4 175 __IO uint32_t TR2; /*!< ADC watchdog threshold register 2, Address offset: 0x24 */
mbed_official 381:5460fc57b6e4 176 __IO uint32_t TR3; /*!< ADC watchdog threshold register 3, Address offset: 0x28 */
mbed_official 381:5460fc57b6e4 177 uint32_t RESERVED2; /*!< Reserved, 0x02C */
mbed_official 381:5460fc57b6e4 178 __IO uint32_t SQR1; /*!< ADC regular sequence register 1, Address offset: 0x30 */
mbed_official 381:5460fc57b6e4 179 __IO uint32_t SQR2; /*!< ADC regular sequence register 2, Address offset: 0x34 */
mbed_official 381:5460fc57b6e4 180 __IO uint32_t SQR3; /*!< ADC regular sequence register 3, Address offset: 0x38 */
mbed_official 381:5460fc57b6e4 181 __IO uint32_t SQR4; /*!< ADC regular sequence register 4, Address offset: 0x3C */
mbed_official 381:5460fc57b6e4 182 __IO uint32_t DR; /*!< ADC regular data register, Address offset: 0x40 */
mbed_official 381:5460fc57b6e4 183 uint32_t RESERVED3; /*!< Reserved, 0x044 */
mbed_official 381:5460fc57b6e4 184 uint32_t RESERVED4; /*!< Reserved, 0x048 */
mbed_official 381:5460fc57b6e4 185 __IO uint32_t JSQR; /*!< ADC injected sequence register, Address offset: 0x4C */
mbed_official 381:5460fc57b6e4 186 uint32_t RESERVED5[4]; /*!< Reserved, 0x050 - 0x05C */
mbed_official 381:5460fc57b6e4 187 __IO uint32_t OFR1; /*!< ADC offset register 1, Address offset: 0x60 */
mbed_official 381:5460fc57b6e4 188 __IO uint32_t OFR2; /*!< ADC offset register 2, Address offset: 0x64 */
mbed_official 381:5460fc57b6e4 189 __IO uint32_t OFR3; /*!< ADC offset register 3, Address offset: 0x68 */
mbed_official 381:5460fc57b6e4 190 __IO uint32_t OFR4; /*!< ADC offset register 4, Address offset: 0x6C */
mbed_official 381:5460fc57b6e4 191 uint32_t RESERVED6[4]; /*!< Reserved, 0x070 - 0x07C */
mbed_official 381:5460fc57b6e4 192 __IO uint32_t JDR1; /*!< ADC injected data register 1, Address offset: 0x80 */
mbed_official 381:5460fc57b6e4 193 __IO uint32_t JDR2; /*!< ADC injected data register 2, Address offset: 0x84 */
mbed_official 381:5460fc57b6e4 194 __IO uint32_t JDR3; /*!< ADC injected data register 3, Address offset: 0x88 */
mbed_official 381:5460fc57b6e4 195 __IO uint32_t JDR4; /*!< ADC injected data register 4, Address offset: 0x8C */
mbed_official 381:5460fc57b6e4 196 uint32_t RESERVED7[4]; /*!< Reserved, 0x090 - 0x09C */
mbed_official 381:5460fc57b6e4 197 __IO uint32_t AWD2CR; /*!< ADC Analog Watchdog 2 Configuration Register, Address offset: 0xA0 */
mbed_official 381:5460fc57b6e4 198 __IO uint32_t AWD3CR; /*!< ADC Analog Watchdog 3 Configuration Register, Address offset: 0xA4 */
mbed_official 381:5460fc57b6e4 199 uint32_t RESERVED8; /*!< Reserved, 0x0A8 */
mbed_official 381:5460fc57b6e4 200 uint32_t RESERVED9; /*!< Reserved, 0x0AC */
mbed_official 381:5460fc57b6e4 201 __IO uint32_t DIFSEL; /*!< ADC Differential Mode Selection Register, Address offset: 0xB0 */
mbed_official 381:5460fc57b6e4 202 __IO uint32_t CALFACT; /*!< ADC Calibration Factors, Address offset: 0xB4 */
mbed_official 381:5460fc57b6e4 203
mbed_official 381:5460fc57b6e4 204 } ADC_TypeDef;
mbed_official 381:5460fc57b6e4 205
mbed_official 381:5460fc57b6e4 206 typedef struct
mbed_official 381:5460fc57b6e4 207 {
mbed_official 381:5460fc57b6e4 208 __IO uint32_t CSR; /*!< ADC Common status register, Address offset: ADC1/3 base address + 0x300 */
mbed_official 381:5460fc57b6e4 209 uint32_t RESERVED; /*!< Reserved, ADC1/3 base address + 0x304 */
mbed_official 381:5460fc57b6e4 210 __IO uint32_t CCR; /*!< ADC common control register, Address offset: ADC1/3 base address + 0x308 */
mbed_official 381:5460fc57b6e4 211 __IO uint32_t CDR; /*!< ADC common regular data register for dual
mbed_official 381:5460fc57b6e4 212 AND triple modes, Address offset: ADC1/3 base address + 0x30C */
mbed_official 381:5460fc57b6e4 213 } ADC_Common_TypeDef;
mbed_official 381:5460fc57b6e4 214
mbed_official 381:5460fc57b6e4 215 /**
mbed_official 381:5460fc57b6e4 216 * @brief Controller Area Network TxMailBox
mbed_official 381:5460fc57b6e4 217 */
mbed_official 381:5460fc57b6e4 218 typedef struct
mbed_official 381:5460fc57b6e4 219 {
mbed_official 381:5460fc57b6e4 220 __IO uint32_t TIR; /*!< CAN TX mailbox identifier register */
mbed_official 381:5460fc57b6e4 221 __IO uint32_t TDTR; /*!< CAN mailbox data length control and time stamp register */
mbed_official 381:5460fc57b6e4 222 __IO uint32_t TDLR; /*!< CAN mailbox data low register */
mbed_official 381:5460fc57b6e4 223 __IO uint32_t TDHR; /*!< CAN mailbox data high register */
mbed_official 381:5460fc57b6e4 224 } CAN_TxMailBox_TypeDef;
mbed_official 381:5460fc57b6e4 225
mbed_official 381:5460fc57b6e4 226 /**
mbed_official 381:5460fc57b6e4 227 * @brief Controller Area Network FIFOMailBox
mbed_official 381:5460fc57b6e4 228 */
mbed_official 381:5460fc57b6e4 229 typedef struct
mbed_official 381:5460fc57b6e4 230 {
mbed_official 381:5460fc57b6e4 231 __IO uint32_t RIR; /*!< CAN receive FIFO mailbox identifier register */
mbed_official 381:5460fc57b6e4 232 __IO uint32_t RDTR; /*!< CAN receive FIFO mailbox data length control and time stamp register */
mbed_official 381:5460fc57b6e4 233 __IO uint32_t RDLR; /*!< CAN receive FIFO mailbox data low register */
mbed_official 381:5460fc57b6e4 234 __IO uint32_t RDHR; /*!< CAN receive FIFO mailbox data high register */
mbed_official 381:5460fc57b6e4 235 } CAN_FIFOMailBox_TypeDef;
mbed_official 381:5460fc57b6e4 236
mbed_official 381:5460fc57b6e4 237 /**
mbed_official 381:5460fc57b6e4 238 * @brief Controller Area Network FilterRegister
mbed_official 381:5460fc57b6e4 239 */
mbed_official 381:5460fc57b6e4 240 typedef struct
mbed_official 381:5460fc57b6e4 241 {
mbed_official 381:5460fc57b6e4 242 __IO uint32_t FR1; /*!< CAN Filter bank register 1 */
mbed_official 381:5460fc57b6e4 243 __IO uint32_t FR2; /*!< CAN Filter bank register 1 */
mbed_official 381:5460fc57b6e4 244 } CAN_FilterRegister_TypeDef;
mbed_official 381:5460fc57b6e4 245
mbed_official 381:5460fc57b6e4 246 /**
mbed_official 381:5460fc57b6e4 247 * @brief Controller Area Network
mbed_official 381:5460fc57b6e4 248 */
mbed_official 381:5460fc57b6e4 249 typedef struct
mbed_official 381:5460fc57b6e4 250 {
mbed_official 381:5460fc57b6e4 251 __IO uint32_t MCR; /*!< CAN master control register, Address offset: 0x00 */
mbed_official 381:5460fc57b6e4 252 __IO uint32_t MSR; /*!< CAN master status register, Address offset: 0x04 */
mbed_official 381:5460fc57b6e4 253 __IO uint32_t TSR; /*!< CAN transmit status register, Address offset: 0x08 */
mbed_official 381:5460fc57b6e4 254 __IO uint32_t RF0R; /*!< CAN receive FIFO 0 register, Address offset: 0x0C */
mbed_official 381:5460fc57b6e4 255 __IO uint32_t RF1R; /*!< CAN receive FIFO 1 register, Address offset: 0x10 */
mbed_official 381:5460fc57b6e4 256 __IO uint32_t IER; /*!< CAN interrupt enable register, Address offset: 0x14 */
mbed_official 381:5460fc57b6e4 257 __IO uint32_t ESR; /*!< CAN error status register, Address offset: 0x18 */
mbed_official 381:5460fc57b6e4 258 __IO uint32_t BTR; /*!< CAN bit timing register, Address offset: 0x1C */
mbed_official 381:5460fc57b6e4 259 uint32_t RESERVED0[88]; /*!< Reserved, 0x020 - 0x17F */
mbed_official 381:5460fc57b6e4 260 CAN_TxMailBox_TypeDef sTxMailBox[3]; /*!< CAN Tx MailBox, Address offset: 0x180 - 0x1AC */
mbed_official 381:5460fc57b6e4 261 CAN_FIFOMailBox_TypeDef sFIFOMailBox[2]; /*!< CAN FIFO MailBox, Address offset: 0x1B0 - 0x1CC */
mbed_official 381:5460fc57b6e4 262 uint32_t RESERVED1[12]; /*!< Reserved, 0x1D0 - 0x1FF */
mbed_official 381:5460fc57b6e4 263 __IO uint32_t FMR; /*!< CAN filter master register, Address offset: 0x200 */
mbed_official 381:5460fc57b6e4 264 __IO uint32_t FM1R; /*!< CAN filter mode register, Address offset: 0x204 */
mbed_official 381:5460fc57b6e4 265 uint32_t RESERVED2; /*!< Reserved, 0x208 */
mbed_official 381:5460fc57b6e4 266 __IO uint32_t FS1R; /*!< CAN filter scale register, Address offset: 0x20C */
mbed_official 381:5460fc57b6e4 267 uint32_t RESERVED3; /*!< Reserved, 0x210 */
mbed_official 381:5460fc57b6e4 268 __IO uint32_t FFA1R; /*!< CAN filter FIFO assignment register, Address offset: 0x214 */
mbed_official 381:5460fc57b6e4 269 uint32_t RESERVED4; /*!< Reserved, 0x218 */
mbed_official 381:5460fc57b6e4 270 __IO uint32_t FA1R; /*!< CAN filter activation register, Address offset: 0x21C */
mbed_official 381:5460fc57b6e4 271 uint32_t RESERVED5[8]; /*!< Reserved, 0x220-0x23F */
mbed_official 381:5460fc57b6e4 272 CAN_FilterRegister_TypeDef sFilterRegister[28]; /*!< CAN Filter Register, Address offset: 0x240-0x31C */
mbed_official 381:5460fc57b6e4 273 } CAN_TypeDef;
mbed_official 381:5460fc57b6e4 274
mbed_official 381:5460fc57b6e4 275 /**
mbed_official 381:5460fc57b6e4 276 * @brief Analog Comparators
mbed_official 381:5460fc57b6e4 277 */
mbed_official 381:5460fc57b6e4 278
mbed_official 381:5460fc57b6e4 279 typedef struct
mbed_official 381:5460fc57b6e4 280 {
mbed_official 381:5460fc57b6e4 281 __IO uint32_t CSR; /*!< Comparator control Status register, Address offset: 0x00 */
mbed_official 381:5460fc57b6e4 282 } COMP_TypeDef;
mbed_official 381:5460fc57b6e4 283
mbed_official 381:5460fc57b6e4 284 /**
mbed_official 381:5460fc57b6e4 285 * @brief CRC calculation unit
mbed_official 381:5460fc57b6e4 286 */
mbed_official 381:5460fc57b6e4 287
mbed_official 381:5460fc57b6e4 288 typedef struct
mbed_official 381:5460fc57b6e4 289 {
mbed_official 381:5460fc57b6e4 290 __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */
mbed_official 381:5460fc57b6e4 291 __IO uint8_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */
mbed_official 381:5460fc57b6e4 292 uint8_t RESERVED0; /*!< Reserved, 0x05 */
mbed_official 381:5460fc57b6e4 293 uint16_t RESERVED1; /*!< Reserved, 0x06 */
mbed_official 381:5460fc57b6e4 294 __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */
mbed_official 381:5460fc57b6e4 295 uint32_t RESERVED2; /*!< Reserved, 0x0C */
mbed_official 381:5460fc57b6e4 296 __IO uint32_t INIT; /*!< Initial CRC value register, Address offset: 0x10 */
mbed_official 381:5460fc57b6e4 297 __IO uint32_t POL; /*!< CRC polynomial register, Address offset: 0x14 */
mbed_official 381:5460fc57b6e4 298 } CRC_TypeDef;
mbed_official 381:5460fc57b6e4 299
mbed_official 381:5460fc57b6e4 300 /**
mbed_official 381:5460fc57b6e4 301 * @brief Digital to Analog Converter
mbed_official 381:5460fc57b6e4 302 */
mbed_official 381:5460fc57b6e4 303
mbed_official 381:5460fc57b6e4 304 typedef struct
mbed_official 381:5460fc57b6e4 305 {
mbed_official 381:5460fc57b6e4 306 __IO uint32_t CR; /*!< DAC control register, Address offset: 0x00 */
mbed_official 381:5460fc57b6e4 307 __IO uint32_t SWTRIGR; /*!< DAC software trigger register, Address offset: 0x04 */
mbed_official 381:5460fc57b6e4 308 __IO uint32_t DHR12R1; /*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 */
mbed_official 381:5460fc57b6e4 309 __IO uint32_t DHR12L1; /*!< DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C */
mbed_official 381:5460fc57b6e4 310 __IO uint32_t DHR8R1; /*!< DAC channel1 8-bit right aligned data holding register, Address offset: 0x10 */
mbed_official 381:5460fc57b6e4 311 __IO uint32_t DHR12R2; /*!< DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 */
mbed_official 381:5460fc57b6e4 312 __IO uint32_t DHR12L2; /*!< DAC channel2 12-bit left aligned data holding register, Address offset: 0x18 */
mbed_official 381:5460fc57b6e4 313 __IO uint32_t DHR8R2; /*!< DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C */
mbed_official 381:5460fc57b6e4 314 __IO uint32_t DHR12RD; /*!< Dual DAC 12-bit right-aligned data holding register, Address offset: 0x20 */
mbed_official 381:5460fc57b6e4 315 __IO uint32_t DHR12LD; /*!< DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24 */
mbed_official 381:5460fc57b6e4 316 __IO uint32_t DHR8RD; /*!< DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28 */
mbed_official 381:5460fc57b6e4 317 __IO uint32_t DOR1; /*!< DAC channel1 data output register, Address offset: 0x2C */
mbed_official 381:5460fc57b6e4 318 __IO uint32_t DOR2; /*!< DAC channel2 data output register, Address offset: 0x30 */
mbed_official 381:5460fc57b6e4 319 __IO uint32_t SR; /*!< DAC status register, Address offset: 0x34 */
mbed_official 381:5460fc57b6e4 320 } DAC_TypeDef;
mbed_official 381:5460fc57b6e4 321
mbed_official 381:5460fc57b6e4 322 /**
mbed_official 381:5460fc57b6e4 323 * @brief Debug MCU
mbed_official 381:5460fc57b6e4 324 */
mbed_official 381:5460fc57b6e4 325
mbed_official 381:5460fc57b6e4 326 typedef struct
mbed_official 381:5460fc57b6e4 327 {
mbed_official 381:5460fc57b6e4 328 __IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */
mbed_official 381:5460fc57b6e4 329 __IO uint32_t CR; /*!< Debug MCU configuration register, Address offset: 0x04 */
mbed_official 381:5460fc57b6e4 330 __IO uint32_t APB1FZ; /*!< Debug MCU APB1 freeze register, Address offset: 0x08 */
mbed_official 381:5460fc57b6e4 331 __IO uint32_t APB2FZ; /*!< Debug MCU APB2 freeze register, Address offset: 0x0C */
mbed_official 381:5460fc57b6e4 332 }DBGMCU_TypeDef;
mbed_official 381:5460fc57b6e4 333
mbed_official 381:5460fc57b6e4 334 /**
mbed_official 381:5460fc57b6e4 335 * @brief DMA Controller
mbed_official 381:5460fc57b6e4 336 */
mbed_official 381:5460fc57b6e4 337
mbed_official 381:5460fc57b6e4 338 typedef struct
mbed_official 381:5460fc57b6e4 339 {
mbed_official 381:5460fc57b6e4 340 __IO uint32_t CCR; /*!< DMA channel x configuration register */
mbed_official 381:5460fc57b6e4 341 __IO uint32_t CNDTR; /*!< DMA channel x number of data register */
mbed_official 381:5460fc57b6e4 342 __IO uint32_t CPAR; /*!< DMA channel x peripheral address register */
mbed_official 381:5460fc57b6e4 343 __IO uint32_t CMAR; /*!< DMA channel x memory address register */
mbed_official 381:5460fc57b6e4 344 } DMA_Channel_TypeDef;
mbed_official 381:5460fc57b6e4 345
mbed_official 381:5460fc57b6e4 346 typedef struct
mbed_official 381:5460fc57b6e4 347 {
mbed_official 381:5460fc57b6e4 348 __IO uint32_t ISR; /*!< DMA interrupt status register, Address offset: 0x00 */
mbed_official 381:5460fc57b6e4 349 __IO uint32_t IFCR; /*!< DMA interrupt clear flag register, Address offset: 0x04 */
mbed_official 381:5460fc57b6e4 350 } DMA_TypeDef;
mbed_official 381:5460fc57b6e4 351
mbed_official 381:5460fc57b6e4 352 /**
mbed_official 381:5460fc57b6e4 353 * @brief External Interrupt/Event Controller
mbed_official 381:5460fc57b6e4 354 */
mbed_official 381:5460fc57b6e4 355
mbed_official 381:5460fc57b6e4 356 typedef struct
mbed_official 381:5460fc57b6e4 357 {
mbed_official 381:5460fc57b6e4 358 __IO uint32_t IMR; /*!< EXTI Interrupt mask register, Address offset: 0x00 */
mbed_official 381:5460fc57b6e4 359 __IO uint32_t EMR; /*!< EXTI Event mask register, Address offset: 0x04 */
mbed_official 381:5460fc57b6e4 360 __IO uint32_t RTSR; /*!< EXTI Rising trigger selection register, Address offset: 0x08 */
mbed_official 381:5460fc57b6e4 361 __IO uint32_t FTSR; /*!< EXTI Falling trigger selection register, Address offset: 0x0C */
mbed_official 381:5460fc57b6e4 362 __IO uint32_t SWIER; /*!< EXTI Software interrupt event register, Address offset: 0x10 */
mbed_official 381:5460fc57b6e4 363 __IO uint32_t PR; /*!< EXTI Pending register, Address offset: 0x14 */
mbed_official 381:5460fc57b6e4 364 uint32_t RESERVED1; /*!< Reserved, 0x18 */
mbed_official 381:5460fc57b6e4 365 uint32_t RESERVED2; /*!< Reserved, 0x1C */
mbed_official 381:5460fc57b6e4 366 __IO uint32_t IMR2; /*!< EXTI Interrupt mask register, Address offset: 0x20 */
mbed_official 381:5460fc57b6e4 367 __IO uint32_t EMR2; /*!< EXTI Event mask register, Address offset: 0x24 */
mbed_official 381:5460fc57b6e4 368 __IO uint32_t RTSR2; /*!< EXTI Rising trigger selection register, Address offset: 0x28 */
mbed_official 381:5460fc57b6e4 369 __IO uint32_t FTSR2; /*!< EXTI Falling trigger selection register, Address offset: 0x2C */
mbed_official 381:5460fc57b6e4 370 __IO uint32_t SWIER2; /*!< EXTI Software interrupt event register, Address offset: 0x30 */
mbed_official 381:5460fc57b6e4 371 __IO uint32_t PR2; /*!< EXTI Pending register, Address offset: 0x34 */
mbed_official 381:5460fc57b6e4 372 }EXTI_TypeDef;
mbed_official 381:5460fc57b6e4 373
mbed_official 381:5460fc57b6e4 374 /**
mbed_official 381:5460fc57b6e4 375 * @brief FLASH Registers
mbed_official 381:5460fc57b6e4 376 */
mbed_official 381:5460fc57b6e4 377
mbed_official 381:5460fc57b6e4 378 typedef struct
mbed_official 381:5460fc57b6e4 379 {
mbed_official 381:5460fc57b6e4 380 __IO uint32_t ACR; /*!< FLASH access control register, Address offset: 0x00 */
mbed_official 381:5460fc57b6e4 381 __IO uint32_t KEYR; /*!< FLASH key register, Address offset: 0x04 */
mbed_official 381:5460fc57b6e4 382 __IO uint32_t OPTKEYR; /*!< FLASH option key register, Address offset: 0x08 */
mbed_official 381:5460fc57b6e4 383 __IO uint32_t SR; /*!< FLASH status register, Address offset: 0x0C */
mbed_official 381:5460fc57b6e4 384 __IO uint32_t CR; /*!< FLASH control register, Address offset: 0x10 */
mbed_official 381:5460fc57b6e4 385 __IO uint32_t AR; /*!< FLASH address register, Address offset: 0x14 */
mbed_official 381:5460fc57b6e4 386 uint32_t RESERVED; /*!< Reserved, 0x18 */
mbed_official 381:5460fc57b6e4 387 __IO uint32_t OBR; /*!< FLASH Option byte register, Address offset: 0x1C */
mbed_official 381:5460fc57b6e4 388 __IO uint32_t WRPR; /*!< FLASH Write register, Address offset: 0x20 */
mbed_official 381:5460fc57b6e4 389
mbed_official 381:5460fc57b6e4 390 } FLASH_TypeDef;
mbed_official 381:5460fc57b6e4 391
mbed_official 381:5460fc57b6e4 392 /**
mbed_official 381:5460fc57b6e4 393 * @brief Option Bytes Registers
mbed_official 381:5460fc57b6e4 394 */
mbed_official 381:5460fc57b6e4 395 typedef struct
mbed_official 381:5460fc57b6e4 396 {
mbed_official 381:5460fc57b6e4 397 __IO uint16_t RDP; /*!<FLASH option byte Read protection, Address offset: 0x00 */
mbed_official 381:5460fc57b6e4 398 __IO uint16_t USER; /*!<FLASH option byte user options, Address offset: 0x02 */
mbed_official 381:5460fc57b6e4 399 uint16_t RESERVED0; /*!< Reserved, 0x04 */
mbed_official 381:5460fc57b6e4 400 uint16_t RESERVED1; /*!< Reserved, 0x06 */
mbed_official 381:5460fc57b6e4 401 __IO uint16_t WRP0; /*!<FLASH option byte write protection 0, Address offset: 0x08 */
mbed_official 381:5460fc57b6e4 402 __IO uint16_t WRP1; /*!<FLASH option byte write protection 1, Address offset: 0x0C */
mbed_official 381:5460fc57b6e4 403 __IO uint16_t WRP2; /*!<FLASH option byte write protection 2, Address offset: 0x10 */
mbed_official 381:5460fc57b6e4 404 __IO uint16_t WRP3; /*!<FLASH option byte write protection 3, Address offset: 0x12 */
mbed_official 381:5460fc57b6e4 405 } OB_TypeDef;
mbed_official 381:5460fc57b6e4 406
mbed_official 381:5460fc57b6e4 407 /**
mbed_official 381:5460fc57b6e4 408 * @brief General Purpose I/O
mbed_official 381:5460fc57b6e4 409 */
mbed_official 381:5460fc57b6e4 410
mbed_official 381:5460fc57b6e4 411 typedef struct
mbed_official 381:5460fc57b6e4 412 {
mbed_official 381:5460fc57b6e4 413 __IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */
mbed_official 381:5460fc57b6e4 414 __IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */
mbed_official 381:5460fc57b6e4 415 __IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */
mbed_official 381:5460fc57b6e4 416 __IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */
mbed_official 381:5460fc57b6e4 417 __IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */
mbed_official 381:5460fc57b6e4 418 __IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */
mbed_official 381:5460fc57b6e4 419 __IO uint16_t BSRRL; /*!< GPIO port bit set/reset low register, Address offset: 0x18 */
mbed_official 381:5460fc57b6e4 420 __IO uint16_t BSRRH; /*!< GPIO port bit set/reset high register, Address offset: 0x1A */
mbed_official 381:5460fc57b6e4 421 __IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */
mbed_official 381:5460fc57b6e4 422 __IO uint32_t AFR[2]; /*!< GPIO alternate function registers, Address offset: 0x20-0x24 */
mbed_official 381:5460fc57b6e4 423 __IO uint32_t BRR; /*!< GPIO bit reset register, Address offset: 0x28 */
mbed_official 381:5460fc57b6e4 424 }GPIO_TypeDef;
mbed_official 381:5460fc57b6e4 425
mbed_official 381:5460fc57b6e4 426 /**
mbed_official 381:5460fc57b6e4 427 * @brief Operational Amplifier (OPAMP)
mbed_official 381:5460fc57b6e4 428 */
mbed_official 381:5460fc57b6e4 429
mbed_official 381:5460fc57b6e4 430 typedef struct
mbed_official 381:5460fc57b6e4 431 {
mbed_official 381:5460fc57b6e4 432 __IO uint32_t CSR; /*!< OPAMP control and status register, Address offset: 0x00 */
mbed_official 381:5460fc57b6e4 433 } OPAMP_TypeDef;
mbed_official 381:5460fc57b6e4 434
mbed_official 381:5460fc57b6e4 435 /**
mbed_official 381:5460fc57b6e4 436 * @brief High resolution Timer (HRTIM)
mbed_official 381:5460fc57b6e4 437 */
mbed_official 381:5460fc57b6e4 438 /* HRTIM master registers definition */
mbed_official 381:5460fc57b6e4 439 typedef struct
mbed_official 381:5460fc57b6e4 440 {
mbed_official 381:5460fc57b6e4 441 __IO uint32_t MCR; /*!< HRTIM Master Timer control register, Address offset: 0x00 */
mbed_official 381:5460fc57b6e4 442 __IO uint32_t MISR; /*!< HRTIM Master Timer interrupt status register, Address offset: 0x04 */
mbed_official 381:5460fc57b6e4 443 __IO uint32_t MICR; /*!< HRTIM Master Timer interupt clear register, Address offset: 0x08 */
mbed_official 381:5460fc57b6e4 444 __IO uint32_t MDIER; /*!< HRTIM Master Timer DMA/interrupt enable register Address offset: 0x0C */
mbed_official 381:5460fc57b6e4 445 __IO uint32_t MCNTR; /*!< HRTIM Master Timer counter register, Address offset: 0x10 */
mbed_official 381:5460fc57b6e4 446 __IO uint32_t MPER; /*!< HRTIM Master Timer period register, Address offset: 0x14 */
mbed_official 381:5460fc57b6e4 447 __IO uint32_t MREP; /*!< HRTIM Master Timer repetition register, Address offset: 0x18 */
mbed_official 381:5460fc57b6e4 448 __IO uint32_t MCMP1R; /*!< HRTIM Master Timer compare 1 register, Address offset: 0x1C */
mbed_official 381:5460fc57b6e4 449 uint32_t RESERVED0; /*!< Reserved, 0x20 */
mbed_official 381:5460fc57b6e4 450 __IO uint32_t MCMP2R; /*!< HRTIM Master Timer compare 2 register, Address offset: 0x24 */
mbed_official 381:5460fc57b6e4 451 __IO uint32_t MCMP3R; /*!< HRTIM Master Timer compare 3 register, Address offset: 0x28 */
mbed_official 381:5460fc57b6e4 452 __IO uint32_t MCMP4R; /*!< HRTIM Master Timer compare 4 register, Address offset: 0x2C */
mbed_official 381:5460fc57b6e4 453 uint32_t RESERVED1[20]; /*!< Reserved, 0x30..0x7C */
mbed_official 381:5460fc57b6e4 454 }HRTIM_Master_TypeDef;
mbed_official 381:5460fc57b6e4 455
mbed_official 381:5460fc57b6e4 456 /* HRTIM Timer A to E registers definition */
mbed_official 381:5460fc57b6e4 457 typedef struct
mbed_official 381:5460fc57b6e4 458 {
mbed_official 381:5460fc57b6e4 459 __IO uint32_t TIMxCR; /*!< HRTIM Timerx control register, Address offset: 0x00 */
mbed_official 381:5460fc57b6e4 460 __IO uint32_t TIMxISR; /*!< HRTIM Timerx interrupt status register, Address offset: 0x04 */
mbed_official 381:5460fc57b6e4 461 __IO uint32_t TIMxICR; /*!< HRTIM Timerx interrupt clear register, Address offset: 0x08 */
mbed_official 381:5460fc57b6e4 462 __IO uint32_t TIMxDIER; /*!< HRTIM Timerx DMA/interrupt enable register, Address offset: 0x0C */
mbed_official 381:5460fc57b6e4 463 __IO uint32_t CNTxR; /*!< HRTIM Timerx counter register, Address offset: 0x10 */
mbed_official 381:5460fc57b6e4 464 __IO uint32_t PERxR; /*!< HRTIM Timerx period register, Address offset: 0x14 */
mbed_official 381:5460fc57b6e4 465 __IO uint32_t REPxR; /*!< HRTIM Timerx repetition register, Address offset: 0x18 */
mbed_official 381:5460fc57b6e4 466 __IO uint32_t CMP1xR; /*!< HRTIM Timerx compare 1 register, Address offset: 0x1C */
mbed_official 381:5460fc57b6e4 467 __IO uint32_t CMP1CxR; /*!< HRTIM Timerx compare 1 compound register, Address offset: 0x20 */
mbed_official 381:5460fc57b6e4 468 __IO uint32_t CMP2xR; /*!< HRTIM Timerx compare 2 register, Address offset: 0x24 */
mbed_official 381:5460fc57b6e4 469 __IO uint32_t CMP3xR; /*!< HRTIM Timerx compare 3 register, Address offset: 0x28 */
mbed_official 381:5460fc57b6e4 470 __IO uint32_t CMP4xR; /*!< HRTIM Timerx compare 4 register, Address offset: 0x2C */
mbed_official 381:5460fc57b6e4 471 __IO uint32_t CPT1xR; /*!< HRTIM Timerx capture 1 register, Address offset: 0x30 */
mbed_official 381:5460fc57b6e4 472 __IO uint32_t CPT2xR; /*!< HRTIM Timerx capture 2 register, Address offset: 0x34 */
mbed_official 381:5460fc57b6e4 473 __IO uint32_t DTxR; /*!< HRTIM Timerx dead time register, Address offset: 0x38 */
mbed_official 381:5460fc57b6e4 474 __IO uint32_t SETx1R; /*!< HRTIM Timerx output 1 set register, Address offset: 0x3C */
mbed_official 381:5460fc57b6e4 475 __IO uint32_t RSTx1R; /*!< HRTIM Timerx output 1 reset register, Address offset: 0x40 */
mbed_official 381:5460fc57b6e4 476 __IO uint32_t SETx2R; /*!< HRTIM Timerx output 2 set register, Address offset: 0x44 */
mbed_official 381:5460fc57b6e4 477 __IO uint32_t RSTx2R; /*!< HRTIM Timerx output 2 reset register, Address offset: 0x48 */
mbed_official 381:5460fc57b6e4 478 __IO uint32_t EEFxR1; /*!< HRTIM Timerx external event filtering 1 register, Address offset: 0x4C */
mbed_official 381:5460fc57b6e4 479 __IO uint32_t EEFxR2; /*!< HRTIM Timerx external event filtering 2 register, Address offset: 0x50 */
mbed_official 381:5460fc57b6e4 480 __IO uint32_t RSTxR; /*!< HRTIM Timerx Reset register, Address offset: 0x54 */
mbed_official 381:5460fc57b6e4 481 __IO uint32_t CHPxR; /*!< HRTIM Timerx Chopper register, Address offset: 0x58 */
mbed_official 381:5460fc57b6e4 482 __IO uint32_t CPT1xCR; /*!< HRTIM Timerx Capture 1 register, Address offset: 0x5C */
mbed_official 381:5460fc57b6e4 483 __IO uint32_t CPT2xCR; /*!< HRTIM Timerx Capture 2 register, Address offset: 0x60 */
mbed_official 381:5460fc57b6e4 484 __IO uint32_t OUTxR; /*!< HRTIM Timerx Output register, Address offset: 0x64 */
mbed_official 381:5460fc57b6e4 485 __IO uint32_t FLTxR; /*!< HRTIM Timerx Fault register, Address offset: 0x68 */
mbed_official 381:5460fc57b6e4 486 uint32_t RESERVED0[5]; /*!< Reserved, 0x6C..0x7C */
mbed_official 381:5460fc57b6e4 487 }HRTIM_Timerx_TypeDef;
mbed_official 381:5460fc57b6e4 488
mbed_official 381:5460fc57b6e4 489 /* HRTIM common register definition */
mbed_official 381:5460fc57b6e4 490 typedef struct
mbed_official 381:5460fc57b6e4 491 {
mbed_official 381:5460fc57b6e4 492 __IO uint32_t CR1; /*!< HRTIM control register1, Address offset: 0x00 */
mbed_official 381:5460fc57b6e4 493 __IO uint32_t CR2; /*!< HRTIM control register2, Address offset: 0x04 */
mbed_official 381:5460fc57b6e4 494 __IO uint32_t ISR; /*!< HRTIM interrupt status register, Address offset: 0x08 */
mbed_official 381:5460fc57b6e4 495 __IO uint32_t ICR; /*!< HRTIM interrupt clear register, Address offset: 0x0C */
mbed_official 381:5460fc57b6e4 496 __IO uint32_t IER; /*!< HRTIM interrupt enable register, Address offset: 0x10 */
mbed_official 381:5460fc57b6e4 497 __IO uint32_t OENR; /*!< HRTIM Output enable register, Address offset: 0x14 */
mbed_official 381:5460fc57b6e4 498 __IO uint32_t ODISR; /*!< HRTIM Output disable register, Address offset: 0x18 */
mbed_official 381:5460fc57b6e4 499 __IO uint32_t ODSR; /*!< HRTIM Output disable status register, Address offset: 0x1C */
mbed_official 381:5460fc57b6e4 500 __IO uint32_t BMCR; /*!< HRTIM Burst mode control register, Address offset: 0x20 */
mbed_official 381:5460fc57b6e4 501 __IO uint32_t BMTRGR; /*!< HRTIM Busrt mode trigger register, Address offset: 0x24 */
mbed_official 381:5460fc57b6e4 502 __IO uint32_t BMCMPR; /*!< HRTIM Burst mode compare register, Address offset: 0x28 */
mbed_official 381:5460fc57b6e4 503 __IO uint32_t BMPER; /*!< HRTIM Burst mode period register, Address offset: 0x2C */
mbed_official 381:5460fc57b6e4 504 __IO uint32_t EECR1; /*!< HRTIM Timer external event control register1, Address offset: 0x30 */
mbed_official 381:5460fc57b6e4 505 __IO uint32_t EECR2; /*!< HRTIM Timer external event control register2, Address offset: 0x34 */
mbed_official 381:5460fc57b6e4 506 __IO uint32_t EECR3; /*!< HRTIM Timer external event control register3, Address offset: 0x38 */
mbed_official 381:5460fc57b6e4 507 __IO uint32_t ADC1R; /*!< HRTIM ADC Trigger 1 register, Address offset: 0x3C */
mbed_official 381:5460fc57b6e4 508 __IO uint32_t ADC2R; /*!< HRTIM ADC Trigger 2 register, Address offset: 0x40 */
mbed_official 381:5460fc57b6e4 509 __IO uint32_t ADC3R; /*!< HRTIM ADC Trigger 3 register, Address offset: 0x44 */
mbed_official 381:5460fc57b6e4 510 __IO uint32_t ADC4R; /*!< HRTIM ADC Trigger 4 register, Address offset: 0x48 */
mbed_official 381:5460fc57b6e4 511 __IO uint32_t DLLCR; /*!< HRTIM DLL control register, Address offset: 0x4C */
mbed_official 381:5460fc57b6e4 512 __IO uint32_t FLTINR1; /*!< HRTIM Fault input register1, Address offset: 0x50 */
mbed_official 381:5460fc57b6e4 513 __IO uint32_t FLTINR2; /*!< HRTIM Fault input register2, Address offset: 0x54 */
mbed_official 381:5460fc57b6e4 514 __IO uint32_t BDMUPR; /*!< HRTIM Burst DMA Master Timer update register, Address offset: 0x58 */
mbed_official 381:5460fc57b6e4 515 __IO uint32_t BDTAUPR; /*!< HRTIM Burst DMA Timerx update register, Address offset: 0x5C */
mbed_official 381:5460fc57b6e4 516 __IO uint32_t BDTBUPR; /*!< HRTIM Burst DMA Timerx update register, Address offset: 0x60 */
mbed_official 381:5460fc57b6e4 517 __IO uint32_t BDTCUPR; /*!< HRTIM Burst DMA Timerx update register, Address offset: 0x64 */
mbed_official 381:5460fc57b6e4 518 __IO uint32_t BDTDUPR; /*!< HRTIM Burst DMA Timerx update register, Address offset: 0x68 */
mbed_official 381:5460fc57b6e4 519 __IO uint32_t BDTEUPR; /*!< HRTIM Burst DMA Timerx update register, Address offset: 0x6C */
mbed_official 381:5460fc57b6e4 520 __IO uint32_t BDMADR; /*!< HRTIM Burst DMA Master Data register, Address offset: 0x70 */
mbed_official 381:5460fc57b6e4 521 }HRTIM_Common_TypeDef;
mbed_official 381:5460fc57b6e4 522
mbed_official 381:5460fc57b6e4 523 /* HRTIM register definition */
mbed_official 381:5460fc57b6e4 524 typedef struct {
mbed_official 381:5460fc57b6e4 525 HRTIM_Master_TypeDef sMasterRegs;
mbed_official 381:5460fc57b6e4 526 HRTIM_Timerx_TypeDef sTimerxRegs[5];
mbed_official 381:5460fc57b6e4 527 uint32_t RESERVED0[32];
mbed_official 381:5460fc57b6e4 528 HRTIM_Common_TypeDef sCommonRegs;
mbed_official 381:5460fc57b6e4 529 }HRTIM_TypeDef;
mbed_official 381:5460fc57b6e4 530
mbed_official 381:5460fc57b6e4 531 /**
mbed_official 381:5460fc57b6e4 532 * @brief System configuration controller
mbed_official 381:5460fc57b6e4 533 */
mbed_official 381:5460fc57b6e4 534
mbed_official 381:5460fc57b6e4 535 typedef struct
mbed_official 381:5460fc57b6e4 536 {
mbed_official 381:5460fc57b6e4 537 __IO uint32_t CFGR1; /*!< SYSCFG configuration register 1, Address offset: 0x00 */
mbed_official 381:5460fc57b6e4 538 __IO uint32_t RCR; /*!< SYSCFG CCM SRAM protection register, Address offset: 0x04 */
mbed_official 381:5460fc57b6e4 539 __IO uint32_t EXTICR[4]; /*!< SYSCFG external interrupt configuration registers, Address offset: 0x14-0x08 */
mbed_official 381:5460fc57b6e4 540 __IO uint32_t CFGR2; /*!< SYSCFG configuration register 2, Address offset: 0x18 */
mbed_official 381:5460fc57b6e4 541 __IO uint32_t RESERVED0; /*!< Reserved, 0x1C */
mbed_official 381:5460fc57b6e4 542 __IO uint32_t RESERVED1; /*!< Reserved, 0x20 */
mbed_official 381:5460fc57b6e4 543 __IO uint32_t RESERVED2; /*!< Reserved, 0x24 */
mbed_official 381:5460fc57b6e4 544 __IO uint32_t RESERVED4; /*!< Reserved, 0x28 */
mbed_official 381:5460fc57b6e4 545 __IO uint32_t RESERVED5; /*!< Reserved, 0x2C */
mbed_official 381:5460fc57b6e4 546 __IO uint32_t RESERVED6; /*!< Reserved, 0x30 */
mbed_official 381:5460fc57b6e4 547 __IO uint32_t RESERVED7; /*!< Reserved, 0x34 */
mbed_official 381:5460fc57b6e4 548 __IO uint32_t RESERVED8; /*!< Reserved, 0x38 */
mbed_official 381:5460fc57b6e4 549 __IO uint32_t RESERVED9; /*!< Reserved, 0x3C */
mbed_official 381:5460fc57b6e4 550 __IO uint32_t RESERVED10; /*!< Reserved, 0x40 */
mbed_official 381:5460fc57b6e4 551 __IO uint32_t RESERVED11; /*!< Reserved, 0x44 */
mbed_official 381:5460fc57b6e4 552 __IO uint32_t RESERVED12; /*!< Reserved, 0x48 */
mbed_official 381:5460fc57b6e4 553 __IO uint32_t RESERVED13; /*!< Reserved, 0x4C */
mbed_official 381:5460fc57b6e4 554 __IO uint32_t CFGR3; /*!< SYSCFG configuration register 3, Address offset: 0x50 */
mbed_official 381:5460fc57b6e4 555 } SYSCFG_TypeDef;
mbed_official 381:5460fc57b6e4 556
mbed_official 381:5460fc57b6e4 557 /**
mbed_official 381:5460fc57b6e4 558 * @brief Inter-integrated Circuit Interface
mbed_official 381:5460fc57b6e4 559 */
mbed_official 381:5460fc57b6e4 560
mbed_official 381:5460fc57b6e4 561 typedef struct
mbed_official 381:5460fc57b6e4 562 {
mbed_official 381:5460fc57b6e4 563 __IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */
mbed_official 381:5460fc57b6e4 564 __IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */
mbed_official 381:5460fc57b6e4 565 __IO uint32_t OAR1; /*!< I2C Own address 1 register, Address offset: 0x08 */
mbed_official 381:5460fc57b6e4 566 __IO uint32_t OAR2; /*!< I2C Own address 2 register, Address offset: 0x0C */
mbed_official 381:5460fc57b6e4 567 __IO uint32_t TIMINGR; /*!< I2C Timing register, Address offset: 0x10 */
mbed_official 381:5460fc57b6e4 568 __IO uint32_t TIMEOUTR; /*!< I2C Timeout register, Address offset: 0x14 */
mbed_official 381:5460fc57b6e4 569 __IO uint32_t ISR; /*!< I2C Interrupt and status register, Address offset: 0x18 */
mbed_official 381:5460fc57b6e4 570 __IO uint32_t ICR; /*!< I2C Interrupt clear register, Address offset: 0x1C */
mbed_official 381:5460fc57b6e4 571 __IO uint32_t PECR; /*!< I2C PEC register, Address offset: 0x20 */
mbed_official 381:5460fc57b6e4 572 __IO uint32_t RXDR; /*!< I2C Receive data register, Address offset: 0x24 */
mbed_official 381:5460fc57b6e4 573 __IO uint32_t TXDR; /*!< I2C Transmit data register, Address offset: 0x28 */
mbed_official 381:5460fc57b6e4 574 }I2C_TypeDef;
mbed_official 381:5460fc57b6e4 575
mbed_official 381:5460fc57b6e4 576 /**
mbed_official 381:5460fc57b6e4 577 * @brief Independent WATCHDOG
mbed_official 381:5460fc57b6e4 578 */
mbed_official 381:5460fc57b6e4 579
mbed_official 381:5460fc57b6e4 580 typedef struct
mbed_official 381:5460fc57b6e4 581 {
mbed_official 381:5460fc57b6e4 582 __IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */
mbed_official 381:5460fc57b6e4 583 __IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */
mbed_official 381:5460fc57b6e4 584 __IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */
mbed_official 381:5460fc57b6e4 585 __IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */
mbed_official 381:5460fc57b6e4 586 __IO uint32_t WINR; /*!< IWDG Window register, Address offset: 0x10 */
mbed_official 381:5460fc57b6e4 587 } IWDG_TypeDef;
mbed_official 381:5460fc57b6e4 588
mbed_official 381:5460fc57b6e4 589 /**
mbed_official 381:5460fc57b6e4 590 * @brief Power Control
mbed_official 381:5460fc57b6e4 591 */
mbed_official 381:5460fc57b6e4 592
mbed_official 381:5460fc57b6e4 593 typedef struct
mbed_official 381:5460fc57b6e4 594 {
mbed_official 381:5460fc57b6e4 595 __IO uint32_t CR; /*!< PWR power control register, Address offset: 0x00 */
mbed_official 381:5460fc57b6e4 596 __IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04 */
mbed_official 381:5460fc57b6e4 597 } PWR_TypeDef;
mbed_official 381:5460fc57b6e4 598
mbed_official 381:5460fc57b6e4 599 /**
mbed_official 381:5460fc57b6e4 600 * @brief Reset and Clock Control
mbed_official 381:5460fc57b6e4 601 */
mbed_official 381:5460fc57b6e4 602 typedef struct
mbed_official 381:5460fc57b6e4 603 {
mbed_official 381:5460fc57b6e4 604 __IO uint32_t CR; /*!< RCC clock control register, Address offset: 0x00 */
mbed_official 381:5460fc57b6e4 605 __IO uint32_t CFGR; /*!< RCC clock configuration register, Address offset: 0x04 */
mbed_official 381:5460fc57b6e4 606 __IO uint32_t CIR; /*!< RCC clock interrupt register, Address offset: 0x08 */
mbed_official 381:5460fc57b6e4 607 __IO uint32_t APB2RSTR; /*!< RCC APB2 peripheral reset register, Address offset: 0x0C */
mbed_official 381:5460fc57b6e4 608 __IO uint32_t APB1RSTR; /*!< RCC APB1 peripheral reset register, Address offset: 0x10 */
mbed_official 381:5460fc57b6e4 609 __IO uint32_t AHBENR; /*!< RCC AHB peripheral clock register, Address offset: 0x14 */
mbed_official 381:5460fc57b6e4 610 __IO uint32_t APB2ENR; /*!< RCC APB2 peripheral clock enable register, Address offset: 0x18 */
mbed_official 381:5460fc57b6e4 611 __IO uint32_t APB1ENR; /*!< RCC APB1 peripheral clock enable register, Address offset: 0x1C */
mbed_official 381:5460fc57b6e4 612 __IO uint32_t BDCR; /*!< RCC Backup domain control register, Address offset: 0x20 */
mbed_official 381:5460fc57b6e4 613 __IO uint32_t CSR; /*!< RCC clock control & status register, Address offset: 0x24 */
mbed_official 381:5460fc57b6e4 614 __IO uint32_t AHBRSTR; /*!< RCC AHB peripheral reset register, Address offset: 0x28 */
mbed_official 381:5460fc57b6e4 615 __IO uint32_t CFGR2; /*!< RCC clock configuration register 2, Address offset: 0x2C */
mbed_official 381:5460fc57b6e4 616 __IO uint32_t CFGR3; /*!< RCC clock configuration register 3, Address offset: 0x30 */
mbed_official 381:5460fc57b6e4 617 } RCC_TypeDef;
mbed_official 381:5460fc57b6e4 618
mbed_official 381:5460fc57b6e4 619 /**
mbed_official 381:5460fc57b6e4 620 * @brief Real-Time Clock
mbed_official 381:5460fc57b6e4 621 */
mbed_official 381:5460fc57b6e4 622
mbed_official 381:5460fc57b6e4 623 typedef struct
mbed_official 381:5460fc57b6e4 624 {
mbed_official 381:5460fc57b6e4 625 __IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */
mbed_official 381:5460fc57b6e4 626 __IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */
mbed_official 381:5460fc57b6e4 627 __IO uint32_t CR; /*!< RTC control register, Address offset: 0x08 */
mbed_official 381:5460fc57b6e4 628 __IO uint32_t ISR; /*!< RTC initialization and status register, Address offset: 0x0C */
mbed_official 381:5460fc57b6e4 629 __IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */
mbed_official 381:5460fc57b6e4 630 __IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */
mbed_official 381:5460fc57b6e4 631 uint32_t RESERVED0; /*!< Reserved, 0x18 */
mbed_official 381:5460fc57b6e4 632 __IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x1C */
mbed_official 381:5460fc57b6e4 633 __IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x20 */
mbed_official 381:5460fc57b6e4 634 __IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */
mbed_official 381:5460fc57b6e4 635 __IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x28 */
mbed_official 381:5460fc57b6e4 636 __IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */
mbed_official 381:5460fc57b6e4 637 __IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */
mbed_official 381:5460fc57b6e4 638 __IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */
mbed_official 381:5460fc57b6e4 639 __IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */
mbed_official 381:5460fc57b6e4 640 __IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x3C */
mbed_official 381:5460fc57b6e4 641 __IO uint32_t TAFCR; /*!< RTC tamper and alternate function configuration register, Address offset: 0x40 */
mbed_official 381:5460fc57b6e4 642 __IO uint32_t ALRMASSR; /*!< RTC alarm A sub second register, Address offset: 0x44 */
mbed_official 381:5460fc57b6e4 643 __IO uint32_t ALRMBSSR; /*!< RTC alarm B sub second register, Address offset: 0x48 */
mbed_official 381:5460fc57b6e4 644 uint32_t RESERVED7; /*!< Reserved, 0x4C */
mbed_official 381:5460fc57b6e4 645 __IO uint32_t BKP0R; /*!< RTC backup register 0, Address offset: 0x50 */
mbed_official 381:5460fc57b6e4 646 __IO uint32_t BKP1R; /*!< RTC backup register 1, Address offset: 0x54 */
mbed_official 381:5460fc57b6e4 647 __IO uint32_t BKP2R; /*!< RTC backup register 2, Address offset: 0x58 */
mbed_official 381:5460fc57b6e4 648 __IO uint32_t BKP3R; /*!< RTC backup register 3, Address offset: 0x5C */
mbed_official 381:5460fc57b6e4 649 __IO uint32_t BKP4R; /*!< RTC backup register 4, Address offset: 0x60 */
mbed_official 381:5460fc57b6e4 650 __IO uint32_t BKP5R; /*!< RTC backup register 5, Address offset: 0x64 */
mbed_official 381:5460fc57b6e4 651 __IO uint32_t BKP6R; /*!< RTC backup register 6, Address offset: 0x68 */
mbed_official 381:5460fc57b6e4 652 __IO uint32_t BKP7R; /*!< RTC backup register 7, Address offset: 0x6C */
mbed_official 381:5460fc57b6e4 653 __IO uint32_t BKP8R; /*!< RTC backup register 8, Address offset: 0x70 */
mbed_official 381:5460fc57b6e4 654 __IO uint32_t BKP9R; /*!< RTC backup register 9, Address offset: 0x74 */
mbed_official 381:5460fc57b6e4 655 __IO uint32_t BKP10R; /*!< RTC backup register 10, Address offset: 0x78 */
mbed_official 381:5460fc57b6e4 656 __IO uint32_t BKP11R; /*!< RTC backup register 11, Address offset: 0x7C */
mbed_official 381:5460fc57b6e4 657 __IO uint32_t BKP12R; /*!< RTC backup register 12, Address offset: 0x80 */
mbed_official 381:5460fc57b6e4 658 __IO uint32_t BKP13R; /*!< RTC backup register 13, Address offset: 0x84 */
mbed_official 381:5460fc57b6e4 659 __IO uint32_t BKP14R; /*!< RTC backup register 14, Address offset: 0x88 */
mbed_official 381:5460fc57b6e4 660 __IO uint32_t BKP15R; /*!< RTC backup register 15, Address offset: 0x8C */
mbed_official 381:5460fc57b6e4 661 } RTC_TypeDef;
mbed_official 381:5460fc57b6e4 662
mbed_official 381:5460fc57b6e4 663
mbed_official 381:5460fc57b6e4 664 /**
mbed_official 381:5460fc57b6e4 665 * @brief Serial Peripheral Interface
mbed_official 381:5460fc57b6e4 666 */
mbed_official 381:5460fc57b6e4 667
mbed_official 381:5460fc57b6e4 668 typedef struct
mbed_official 381:5460fc57b6e4 669 {
mbed_official 381:5460fc57b6e4 670 __IO uint32_t CR1; /*!< SPI Control register 1, Address offset: 0x00 */
mbed_official 381:5460fc57b6e4 671 __IO uint32_t CR2; /*!< SPI Control register 2, Address offset: 0x04 */
mbed_official 381:5460fc57b6e4 672 __IO uint32_t SR; /*!< SPI Status register, Address offset: 0x08 */
mbed_official 381:5460fc57b6e4 673 __IO uint32_t DR; /*!< SPI data register, Address offset: 0x0C */
mbed_official 381:5460fc57b6e4 674 __IO uint32_t CRCPR; /*!< SPI CRC polynomial register, Address offset: 0x10 */
mbed_official 381:5460fc57b6e4 675 __IO uint32_t RXCRCR; /*!< SPI Rx CRC register, Address offset: 0x14 */
mbed_official 381:5460fc57b6e4 676 __IO uint32_t TXCRCR; /*!< SPI Tx CRC register, Address offset: 0x18 */
mbed_official 381:5460fc57b6e4 677 } SPI_TypeDef;
mbed_official 381:5460fc57b6e4 678
mbed_official 381:5460fc57b6e4 679 /**
mbed_official 381:5460fc57b6e4 680 * @brief TIM
mbed_official 381:5460fc57b6e4 681 */
mbed_official 381:5460fc57b6e4 682 typedef struct
mbed_official 381:5460fc57b6e4 683 {
mbed_official 381:5460fc57b6e4 684 __IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */
mbed_official 381:5460fc57b6e4 685 __IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */
mbed_official 381:5460fc57b6e4 686 __IO uint32_t SMCR; /*!< TIM slave mode control register, Address offset: 0x08 */
mbed_official 381:5460fc57b6e4 687 __IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */
mbed_official 381:5460fc57b6e4 688 __IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */
mbed_official 381:5460fc57b6e4 689 __IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */
mbed_official 381:5460fc57b6e4 690 __IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */
mbed_official 381:5460fc57b6e4 691 __IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */
mbed_official 381:5460fc57b6e4 692 __IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */
mbed_official 381:5460fc57b6e4 693 __IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */
mbed_official 381:5460fc57b6e4 694 __IO uint32_t PSC; /*!< TIM prescaler, Address offset: 0x28 */
mbed_official 381:5460fc57b6e4 695 __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */
mbed_official 381:5460fc57b6e4 696 __IO uint32_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */
mbed_official 381:5460fc57b6e4 697 __IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */
mbed_official 381:5460fc57b6e4 698 __IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */
mbed_official 381:5460fc57b6e4 699 __IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */
mbed_official 381:5460fc57b6e4 700 __IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */
mbed_official 381:5460fc57b6e4 701 __IO uint32_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */
mbed_official 381:5460fc57b6e4 702 __IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */
mbed_official 381:5460fc57b6e4 703 __IO uint32_t DMAR; /*!< TIM DMA address for full transfer, Address offset: 0x4C */
mbed_official 381:5460fc57b6e4 704 __IO uint32_t OR; /*!< TIM option register, Address offset: 0x50 */
mbed_official 381:5460fc57b6e4 705 __IO uint32_t CCMR3; /*!< TIM capture/compare mode register 3, Address offset: 0x54 */
mbed_official 381:5460fc57b6e4 706 __IO uint32_t CCR5; /*!< TIM capture/compare register5, Address offset: 0x58 */
mbed_official 381:5460fc57b6e4 707 __IO uint32_t CCR6; /*!< TIM capture/compare register 4, Address offset: 0x5C */
mbed_official 381:5460fc57b6e4 708 } TIM_TypeDef;
mbed_official 381:5460fc57b6e4 709
mbed_official 381:5460fc57b6e4 710 /**
mbed_official 381:5460fc57b6e4 711 * @brief Touch Sensing Controller (TSC)
mbed_official 381:5460fc57b6e4 712 */
mbed_official 381:5460fc57b6e4 713 typedef struct
mbed_official 381:5460fc57b6e4 714 {
mbed_official 381:5460fc57b6e4 715 __IO uint32_t CR; /*!< TSC control register, Address offset: 0x00 */
mbed_official 381:5460fc57b6e4 716 __IO uint32_t IER; /*!< TSC interrupt enable register, Address offset: 0x04 */
mbed_official 381:5460fc57b6e4 717 __IO uint32_t ICR; /*!< TSC interrupt clear register, Address offset: 0x08 */
mbed_official 381:5460fc57b6e4 718 __IO uint32_t ISR; /*!< TSC interrupt status register, Address offset: 0x0C */
mbed_official 381:5460fc57b6e4 719 __IO uint32_t IOHCR; /*!< TSC I/O hysteresis control register, Address offset: 0x10 */
mbed_official 381:5460fc57b6e4 720 uint32_t RESERVED1; /*!< Reserved, Address offset: 0x14 */
mbed_official 381:5460fc57b6e4 721 __IO uint32_t IOASCR; /*!< TSC I/O analog switch control register, Address offset: 0x18 */
mbed_official 381:5460fc57b6e4 722 uint32_t RESERVED2; /*!< Reserved, Address offset: 0x1C */
mbed_official 381:5460fc57b6e4 723 __IO uint32_t IOSCR; /*!< TSC I/O sampling control register, Address offset: 0x20 */
mbed_official 381:5460fc57b6e4 724 uint32_t RESERVED3; /*!< Reserved, Address offset: 0x24 */
mbed_official 381:5460fc57b6e4 725 __IO uint32_t IOCCR; /*!< TSC I/O channel control register, Address offset: 0x28 */
mbed_official 381:5460fc57b6e4 726 uint32_t RESERVED4; /*!< Reserved, Address offset: 0x2C */
mbed_official 381:5460fc57b6e4 727 __IO uint32_t IOGCSR; /*!< TSC I/O group control status register, Address offset: 0x30 */
mbed_official 381:5460fc57b6e4 728 __IO uint32_t IOGXCR[8]; /*!< TSC I/O group x counter register, Address offset: 0x34-50 */
mbed_official 381:5460fc57b6e4 729 } TSC_TypeDef;
mbed_official 381:5460fc57b6e4 730
mbed_official 381:5460fc57b6e4 731 /**
mbed_official 381:5460fc57b6e4 732 * @brief Universal Synchronous Asynchronous Receiver Transmitter
mbed_official 381:5460fc57b6e4 733 */
mbed_official 381:5460fc57b6e4 734
mbed_official 381:5460fc57b6e4 735 typedef struct
mbed_official 381:5460fc57b6e4 736 {
mbed_official 381:5460fc57b6e4 737 __IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x00 */
mbed_official 381:5460fc57b6e4 738 __IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x04 */
mbed_official 381:5460fc57b6e4 739 __IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x08 */
mbed_official 381:5460fc57b6e4 740 __IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x0C */
mbed_official 381:5460fc57b6e4 741 __IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x10 */
mbed_official 381:5460fc57b6e4 742 __IO uint32_t RTOR; /*!< USART Receiver Time Out register, Address offset: 0x14 */
mbed_official 381:5460fc57b6e4 743 __IO uint32_t RQR; /*!< USART Request register, Address offset: 0x18 */
mbed_official 381:5460fc57b6e4 744 __IO uint32_t ISR; /*!< USART Interrupt and status register, Address offset: 0x1C */
mbed_official 381:5460fc57b6e4 745 __IO uint32_t ICR; /*!< USART Interrupt flag Clear register, Address offset: 0x20 */
mbed_official 381:5460fc57b6e4 746 __IO uint16_t RDR; /*!< USART Receive Data register, Address offset: 0x24 */
mbed_official 381:5460fc57b6e4 747 uint16_t RESERVED1; /*!< Reserved, 0x26 */
mbed_official 381:5460fc57b6e4 748 __IO uint16_t TDR; /*!< USART Transmit Data register, Address offset: 0x28 */
mbed_official 381:5460fc57b6e4 749 uint16_t RESERVED2; /*!< Reserved, 0x2A */
mbed_official 381:5460fc57b6e4 750 } USART_TypeDef;
mbed_official 381:5460fc57b6e4 751
mbed_official 381:5460fc57b6e4 752 /**
mbed_official 381:5460fc57b6e4 753 * @brief Window WATCHDOG
mbed_official 381:5460fc57b6e4 754 */
mbed_official 381:5460fc57b6e4 755 typedef struct
mbed_official 381:5460fc57b6e4 756 {
mbed_official 381:5460fc57b6e4 757 __IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */
mbed_official 381:5460fc57b6e4 758 __IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */
mbed_official 381:5460fc57b6e4 759 __IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */
mbed_official 381:5460fc57b6e4 760 } WWDG_TypeDef;
mbed_official 381:5460fc57b6e4 761
mbed_official 381:5460fc57b6e4 762 /** @addtogroup Peripheral_memory_map
mbed_official 381:5460fc57b6e4 763 * @{
mbed_official 381:5460fc57b6e4 764 */
mbed_official 381:5460fc57b6e4 765
mbed_official 381:5460fc57b6e4 766 #define FLASH_BASE ((uint32_t)0x08000000) /*!< FLASH(up to 64KB) base address in the alias region */
mbed_official 381:5460fc57b6e4 767 #define CCMDATARAM_BASE ((uint32_t)0x10000000) /*!< CCM(core coupled memory) data RAM(4 KB) base address in the alias region */
mbed_official 381:5460fc57b6e4 768 #define SRAM_BASE ((uint32_t)0x20000000) /*!< SRAM(up to 12KB) base address in the alias region */
mbed_official 381:5460fc57b6e4 769 #define PERIPH_BASE ((uint32_t)0x40000000) /*!< Peripheral base address in the alias region */
mbed_official 381:5460fc57b6e4 770
mbed_official 381:5460fc57b6e4 771 #define CCMDATARAM_BB_BASE ((uint32_t)0x12000000) /*!< CCM(core coupled memory) data RAM(4 KB) base address in the bit-band region */
mbed_official 381:5460fc57b6e4 772 #define SRAM_BB_BASE ((uint32_t)0x22000000) /*!< SRAM(up to 12KB) base address in the bit-band region */
mbed_official 381:5460fc57b6e4 773 #define PERIPH_BB_BASE ((uint32_t)0x42000000) /*!< Peripheral base address in the bit-band region */
mbed_official 381:5460fc57b6e4 774
mbed_official 381:5460fc57b6e4 775
mbed_official 381:5460fc57b6e4 776 /*!< Peripheral memory map */
mbed_official 381:5460fc57b6e4 777 #define APB1PERIPH_BASE PERIPH_BASE
mbed_official 381:5460fc57b6e4 778 #define APB2PERIPH_BASE (PERIPH_BASE + 0x00010000)
mbed_official 381:5460fc57b6e4 779 #define AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000)
mbed_official 381:5460fc57b6e4 780 #define AHB2PERIPH_BASE (PERIPH_BASE + 0x08000000)
mbed_official 381:5460fc57b6e4 781 #define AHB3PERIPH_BASE (PERIPH_BASE + 0x10000000)
mbed_official 381:5460fc57b6e4 782
mbed_official 381:5460fc57b6e4 783 /*!< APB1 peripherals */
mbed_official 381:5460fc57b6e4 784 #define TIM2_BASE (APB1PERIPH_BASE + 0x00000000)
mbed_official 381:5460fc57b6e4 785 #define TIM3_BASE (APB1PERIPH_BASE + 0x00000400)
mbed_official 381:5460fc57b6e4 786 #define TIM6_BASE (APB1PERIPH_BASE + 0x00001000)
mbed_official 381:5460fc57b6e4 787 #define TIM7_BASE (APB1PERIPH_BASE + 0x00001400)
mbed_official 381:5460fc57b6e4 788 #define RTC_BASE (APB1PERIPH_BASE + 0x00002800)
mbed_official 381:5460fc57b6e4 789 #define WWDG_BASE (APB1PERIPH_BASE + 0x00002C00)
mbed_official 381:5460fc57b6e4 790 #define IWDG_BASE (APB1PERIPH_BASE + 0x00003000)
mbed_official 381:5460fc57b6e4 791 #define USART2_BASE (APB1PERIPH_BASE + 0x00004400)
mbed_official 381:5460fc57b6e4 792 #define USART3_BASE (APB1PERIPH_BASE + 0x00004800)
mbed_official 381:5460fc57b6e4 793 #define I2C1_BASE (APB1PERIPH_BASE + 0x00005400)
mbed_official 381:5460fc57b6e4 794 #define CAN_BASE (APB1PERIPH_BASE + 0x00006400)
mbed_official 381:5460fc57b6e4 795 #define PWR_BASE (APB1PERIPH_BASE + 0x00007000)
mbed_official 381:5460fc57b6e4 796 #define DAC1_BASE (APB1PERIPH_BASE + 0x00007400)
mbed_official 381:5460fc57b6e4 797 #define DAC2_BASE (APB1PERIPH_BASE + 0x00009800)
mbed_official 381:5460fc57b6e4 798 #define DAC_BASE DAC1_BASE
mbed_official 381:5460fc57b6e4 799
mbed_official 381:5460fc57b6e4 800 /*!< APB2 peripherals */
mbed_official 381:5460fc57b6e4 801 #define SYSCFG_BASE (APB2PERIPH_BASE + 0x00000000)
mbed_official 381:5460fc57b6e4 802 #define COMP2_BASE (APB2PERIPH_BASE + 0x00000020)
mbed_official 381:5460fc57b6e4 803 #define COMP4_BASE (APB2PERIPH_BASE + 0x00000028)
mbed_official 381:5460fc57b6e4 804 #define COMP6_BASE (APB2PERIPH_BASE + 0x00000030)
mbed_official 381:5460fc57b6e4 805 #define COMP_BASE COMP2_BASE
mbed_official 381:5460fc57b6e4 806 #define OPAMP2_BASE (APB2PERIPH_BASE + 0x0000003C)
mbed_official 381:5460fc57b6e4 807 #define OPAMP_BASE OPAMP2_BASE
mbed_official 381:5460fc57b6e4 808 #define EXTI_BASE (APB2PERIPH_BASE + 0x00000400)
mbed_official 381:5460fc57b6e4 809 #define TIM1_BASE (APB2PERIPH_BASE + 0x00002C00)
mbed_official 381:5460fc57b6e4 810 #define SPI1_BASE (APB2PERIPH_BASE + 0x00003000)
mbed_official 381:5460fc57b6e4 811 #define USART1_BASE (APB2PERIPH_BASE + 0x00003800)
mbed_official 381:5460fc57b6e4 812 #define TIM15_BASE (APB2PERIPH_BASE + 0x00004000)
mbed_official 381:5460fc57b6e4 813 #define TIM16_BASE (APB2PERIPH_BASE + 0x00004400)
mbed_official 381:5460fc57b6e4 814 #define TIM17_BASE (APB2PERIPH_BASE + 0x00004800)
mbed_official 381:5460fc57b6e4 815 #define HRTIM1_BASE (APB2PERIPH_BASE + 0x00007400)
mbed_official 381:5460fc57b6e4 816 #define HRTIM1_TIMA_BASE (HRTIM1_BASE + 0x00000080)
mbed_official 381:5460fc57b6e4 817 #define HRTIM1_TIMB_BASE (HRTIM1_BASE + 0x00000100)
mbed_official 381:5460fc57b6e4 818 #define HRTIM1_TIMC_BASE (HRTIM1_BASE + 0x00000180)
mbed_official 381:5460fc57b6e4 819 #define HRTIM1_TIMD_BASE (HRTIM1_BASE + 0x00000200)
mbed_official 381:5460fc57b6e4 820 #define HRTIM1_TIME_BASE (HRTIM1_BASE + 0x00000280)
mbed_official 381:5460fc57b6e4 821 #define HRTIM1_COMMON_BASE (HRTIM1_BASE + 0x00000380)
mbed_official 381:5460fc57b6e4 822
mbed_official 381:5460fc57b6e4 823 /*!< AHB1 peripherals */
mbed_official 381:5460fc57b6e4 824 #define DMA1_BASE (AHB1PERIPH_BASE + 0x00000000)
mbed_official 381:5460fc57b6e4 825 #define DMA1_Channel1_BASE (AHB1PERIPH_BASE + 0x00000008)
mbed_official 381:5460fc57b6e4 826 #define DMA1_Channel2_BASE (AHB1PERIPH_BASE + 0x0000001C)
mbed_official 381:5460fc57b6e4 827 #define DMA1_Channel3_BASE (AHB1PERIPH_BASE + 0x00000030)
mbed_official 381:5460fc57b6e4 828 #define DMA1_Channel4_BASE (AHB1PERIPH_BASE + 0x00000044)
mbed_official 381:5460fc57b6e4 829 #define DMA1_Channel5_BASE (AHB1PERIPH_BASE + 0x00000058)
mbed_official 381:5460fc57b6e4 830 #define DMA1_Channel6_BASE (AHB1PERIPH_BASE + 0x0000006C)
mbed_official 381:5460fc57b6e4 831 #define DMA1_Channel7_BASE (AHB1PERIPH_BASE + 0x00000080)
mbed_official 381:5460fc57b6e4 832 #define RCC_BASE (AHB1PERIPH_BASE + 0x00001000)
mbed_official 381:5460fc57b6e4 833 #define FLASH_R_BASE (AHB1PERIPH_BASE + 0x00002000) /*!< Flash registers base address */
mbed_official 381:5460fc57b6e4 834 #define OB_BASE ((uint32_t)0x1FFFF800) /*!< Flash Option Bytes base address */
mbed_official 381:5460fc57b6e4 835 #define CRC_BASE (AHB1PERIPH_BASE + 0x00003000)
mbed_official 381:5460fc57b6e4 836 #define TSC_BASE (AHB1PERIPH_BASE + 0x00004000)
mbed_official 381:5460fc57b6e4 837
mbed_official 381:5460fc57b6e4 838 /*!< AHB2 peripherals */
mbed_official 381:5460fc57b6e4 839 #define GPIOA_BASE (AHB2PERIPH_BASE + 0x00000000)
mbed_official 381:5460fc57b6e4 840 #define GPIOB_BASE (AHB2PERIPH_BASE + 0x00000400)
mbed_official 381:5460fc57b6e4 841 #define GPIOC_BASE (AHB2PERIPH_BASE + 0x00000800)
mbed_official 381:5460fc57b6e4 842 #define GPIOD_BASE (AHB2PERIPH_BASE + 0x00000C00)
mbed_official 381:5460fc57b6e4 843 #define GPIOF_BASE (AHB2PERIPH_BASE + 0x00001400)
mbed_official 381:5460fc57b6e4 844
mbed_official 381:5460fc57b6e4 845 /*!< AHB3 peripherals */
mbed_official 381:5460fc57b6e4 846 #define ADC1_BASE (AHB3PERIPH_BASE + 0x00000000)
mbed_official 381:5460fc57b6e4 847 #define ADC2_BASE (AHB3PERIPH_BASE + 0x00000100)
mbed_official 381:5460fc57b6e4 848 #define ADC1_2_COMMON_BASE (AHB3PERIPH_BASE + 0x00000300)
mbed_official 381:5460fc57b6e4 849
mbed_official 381:5460fc57b6e4 850 #define DBGMCU_BASE ((uint32_t)0xE0042000) /*!< Debug MCU registers base address */
mbed_official 381:5460fc57b6e4 851 /**
mbed_official 381:5460fc57b6e4 852 * @}
mbed_official 381:5460fc57b6e4 853 */
mbed_official 381:5460fc57b6e4 854
mbed_official 381:5460fc57b6e4 855 /** @addtogroup Peripheral_declaration
mbed_official 381:5460fc57b6e4 856 * @{
mbed_official 381:5460fc57b6e4 857 */
mbed_official 381:5460fc57b6e4 858 #define HRTIM1 ((HRTIM_TypeDef *) HRTIM1_BASE)
mbed_official 381:5460fc57b6e4 859 #define HRTIM1_TIMA ((HRTIM_TIM_TypeDef *) HRTIM1_TIMA_BASE)
mbed_official 381:5460fc57b6e4 860 #define HRTIM1_TIMB ((HRTIM_TIM_TypeDef *) HRTIM1_TIMB_BASE)
mbed_official 381:5460fc57b6e4 861 #define HRTIM1_TIMC ((HRTIM_TIM_TypeDef *) HRTIM1_TIMC_BASE)
mbed_official 381:5460fc57b6e4 862 #define HRTIM1_TIMD ((HRTIM_TIM_TypeDef *) HRTIM1_TIMD_BASE)
mbed_official 381:5460fc57b6e4 863 #define HRTIM1_TIME ((HRTIM_TIM_TypeDef *) HRTIM1_TIME_BASE)
mbed_official 381:5460fc57b6e4 864 #define HRTIM1_COMMON ((HRTIM_Common_TypeDef *) HRTIM1_COMMON_BASE)
mbed_official 381:5460fc57b6e4 865 #define TIM2 ((TIM_TypeDef *) TIM2_BASE)
mbed_official 381:5460fc57b6e4 866 #define TIM3 ((TIM_TypeDef *) TIM3_BASE)
mbed_official 381:5460fc57b6e4 867 #define TIM6 ((TIM_TypeDef *) TIM6_BASE)
mbed_official 381:5460fc57b6e4 868 #define TIM7 ((TIM_TypeDef *) TIM7_BASE)
mbed_official 381:5460fc57b6e4 869 #define RTC ((RTC_TypeDef *) RTC_BASE)
mbed_official 381:5460fc57b6e4 870 #define WWDG ((WWDG_TypeDef *) WWDG_BASE)
mbed_official 381:5460fc57b6e4 871 #define IWDG ((IWDG_TypeDef *) IWDG_BASE)
mbed_official 381:5460fc57b6e4 872 #define USART2 ((USART_TypeDef *) USART2_BASE)
mbed_official 381:5460fc57b6e4 873 #define USART3 ((USART_TypeDef *) USART3_BASE)
mbed_official 381:5460fc57b6e4 874 #define I2C1 ((I2C_TypeDef *) I2C1_BASE)
mbed_official 381:5460fc57b6e4 875 #define CAN ((CAN_TypeDef *) CAN_BASE)
mbed_official 381:5460fc57b6e4 876 #define PWR ((PWR_TypeDef *) PWR_BASE)
mbed_official 381:5460fc57b6e4 877 #define DAC1 ((DAC_TypeDef *) DAC1_BASE)
mbed_official 381:5460fc57b6e4 878 #define DAC2 ((DAC_TypeDef *) DAC2_BASE)
mbed_official 381:5460fc57b6e4 879 #define DAC ((DAC_TypeDef *) DAC_BASE)
mbed_official 381:5460fc57b6e4 880 #define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE)
mbed_official 381:5460fc57b6e4 881 #define COMP2 ((COMP_TypeDef *) COMP2_BASE)
mbed_official 381:5460fc57b6e4 882 #define COMP4 ((COMP_TypeDef *) COMP4_BASE)
mbed_official 381:5460fc57b6e4 883 #define COMP6 ((COMP_TypeDef *) COMP6_BASE)
mbed_official 381:5460fc57b6e4 884 #define COMP ((COMP_TypeDef *) COMP_BASE)
mbed_official 381:5460fc57b6e4 885 #define OPAMP2 ((OPAMP_TypeDef *) OPAMP2_BASE)
mbed_official 381:5460fc57b6e4 886 #define OPAMP ((OPAMP_TypeDef *) OPAMP_BASE)
mbed_official 381:5460fc57b6e4 887 #define EXTI ((EXTI_TypeDef *) EXTI_BASE)
mbed_official 381:5460fc57b6e4 888 #define TIM1 ((TIM_TypeDef *) TIM1_BASE)
mbed_official 381:5460fc57b6e4 889 #define SPI1 ((SPI_TypeDef *) SPI1_BASE)
mbed_official 381:5460fc57b6e4 890 #define USART1 ((USART_TypeDef *) USART1_BASE)
mbed_official 381:5460fc57b6e4 891 #define TIM15 ((TIM_TypeDef *) TIM15_BASE)
mbed_official 381:5460fc57b6e4 892 #define TIM16 ((TIM_TypeDef *) TIM16_BASE)
mbed_official 381:5460fc57b6e4 893 #define TIM17 ((TIM_TypeDef *) TIM17_BASE)
mbed_official 381:5460fc57b6e4 894 #define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE)
mbed_official 381:5460fc57b6e4 895 #define DMA1 ((DMA_TypeDef *) DMA1_BASE)
mbed_official 381:5460fc57b6e4 896 #define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)
mbed_official 381:5460fc57b6e4 897 #define DMA1_Channel2 ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)
mbed_official 381:5460fc57b6e4 898 #define DMA1_Channel3 ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)
mbed_official 381:5460fc57b6e4 899 #define DMA1_Channel4 ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)
mbed_official 381:5460fc57b6e4 900 #define DMA1_Channel5 ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)
mbed_official 381:5460fc57b6e4 901 #define DMA1_Channel6 ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)
mbed_official 381:5460fc57b6e4 902 #define DMA1_Channel7 ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)
mbed_official 381:5460fc57b6e4 903 #define RCC ((RCC_TypeDef *) RCC_BASE)
mbed_official 381:5460fc57b6e4 904 #define FLASH ((FLASH_TypeDef *) FLASH_R_BASE)
mbed_official 381:5460fc57b6e4 905 #define OB ((OB_TypeDef *) OB_BASE)
mbed_official 381:5460fc57b6e4 906 #define CRC ((CRC_TypeDef *) CRC_BASE)
mbed_official 381:5460fc57b6e4 907 #define TSC ((TSC_TypeDef *) TSC_BASE)
mbed_official 381:5460fc57b6e4 908 #define GPIOA ((GPIO_TypeDef *) GPIOA_BASE)
mbed_official 381:5460fc57b6e4 909 #define GPIOB ((GPIO_TypeDef *) GPIOB_BASE)
mbed_official 381:5460fc57b6e4 910 #define GPIOC ((GPIO_TypeDef *) GPIOC_BASE)
mbed_official 381:5460fc57b6e4 911 #define GPIOD ((GPIO_TypeDef *) GPIOD_BASE)
mbed_official 381:5460fc57b6e4 912 #define GPIOF ((GPIO_TypeDef *) GPIOF_BASE)
mbed_official 381:5460fc57b6e4 913 #define ADC1 ((ADC_TypeDef *) ADC1_BASE)
mbed_official 381:5460fc57b6e4 914 #define ADC2 ((ADC_TypeDef *) ADC2_BASE)
mbed_official 381:5460fc57b6e4 915 #define ADC1_2_COMMON ((ADC_Common_TypeDef *) ADC1_2_COMMON_BASE)
mbed_official 381:5460fc57b6e4 916 /**
mbed_official 381:5460fc57b6e4 917 * @}
mbed_official 381:5460fc57b6e4 918 */
mbed_official 381:5460fc57b6e4 919
mbed_official 381:5460fc57b6e4 920 /** @addtogroup Exported_constants
mbed_official 381:5460fc57b6e4 921 * @{
mbed_official 381:5460fc57b6e4 922 */
mbed_official 381:5460fc57b6e4 923
mbed_official 381:5460fc57b6e4 924 /** @addtogroup Peripheral_Registers_Bits_Definition
mbed_official 381:5460fc57b6e4 925 * @{
mbed_official 381:5460fc57b6e4 926 */
mbed_official 381:5460fc57b6e4 927
mbed_official 381:5460fc57b6e4 928 /******************************************************************************/
mbed_official 381:5460fc57b6e4 929 /* Peripheral Registers_Bits_Definition */
mbed_official 381:5460fc57b6e4 930 /******************************************************************************/
mbed_official 381:5460fc57b6e4 931
mbed_official 381:5460fc57b6e4 932 /******************************************************************************/
mbed_official 381:5460fc57b6e4 933 /* */
mbed_official 381:5460fc57b6e4 934 /* Analog to Digital Converter SAR (ADC) */
mbed_official 381:5460fc57b6e4 935 /* */
mbed_official 381:5460fc57b6e4 936 /******************************************************************************/
mbed_official 381:5460fc57b6e4 937 /******************** Bit definition for ADC_ISR register ********************/
mbed_official 381:5460fc57b6e4 938 #define ADC_ISR_ADRD ((uint32_t)0x00000001) /*!< ADC Ready (ADRDY) flag */
mbed_official 381:5460fc57b6e4 939 #define ADC_ISR_EOSMP ((uint32_t)0x00000002) /*!< ADC End of Sampling flag */
mbed_official 381:5460fc57b6e4 940 #define ADC_ISR_EOC ((uint32_t)0x00000004) /*!< ADC End of Regular Conversion flag */
mbed_official 381:5460fc57b6e4 941 #define ADC_ISR_EOS ((uint32_t)0x00000008) /*!< ADC End of Regular sequence of Conversions flag */
mbed_official 381:5460fc57b6e4 942 #define ADC_ISR_OVR ((uint32_t)0x00000010) /*!< ADC overrun flag */
mbed_official 381:5460fc57b6e4 943 #define ADC_ISR_JEOC ((uint32_t)0x00000020) /*!< ADC End of Injected Conversion flag */
mbed_official 381:5460fc57b6e4 944 #define ADC_ISR_JEOS ((uint32_t)0x00000040) /*!< ADC End of Injected sequence of Conversions flag */
mbed_official 381:5460fc57b6e4 945 #define ADC_ISR_AWD1 ((uint32_t)0x00000080) /*!< ADC Analog watchdog 1 flag */
mbed_official 381:5460fc57b6e4 946 #define ADC_ISR_AWD2 ((uint32_t)0x00000100) /*!< ADC Analog watchdog 2 flag */
mbed_official 381:5460fc57b6e4 947 #define ADC_ISR_AWD3 ((uint32_t)0x00000200) /*!< ADC Analog watchdog 3 flag */
mbed_official 381:5460fc57b6e4 948 #define ADC_ISR_JQOVF ((uint32_t)0x00000400) /*!< ADC Injected Context Queue Overflow flag */
mbed_official 381:5460fc57b6e4 949
mbed_official 381:5460fc57b6e4 950 /******************** Bit definition for ADC_IER register ********************/
mbed_official 381:5460fc57b6e4 951 #define ADC_IER_RDY ((uint32_t)0x00000001) /*!< ADC Ready (ADRDY) interrupt source */
mbed_official 381:5460fc57b6e4 952 #define ADC_IER_EOSMP ((uint32_t)0x00000002) /*!< ADC End of Sampling interrupt source */
mbed_official 381:5460fc57b6e4 953 #define ADC_IER_EOC ((uint32_t)0x00000004) /*!< ADC End of Regular Conversion interrupt source */
mbed_official 381:5460fc57b6e4 954 #define ADC_IER_EOS ((uint32_t)0x00000008) /*!< ADC End of Regular sequence of Conversions interrupt source */
mbed_official 381:5460fc57b6e4 955 #define ADC_IER_OVR ((uint32_t)0x00000010) /*!< ADC overrun interrupt source */
mbed_official 381:5460fc57b6e4 956 #define ADC_IER_JEOC ((uint32_t)0x00000020) /*!< ADC End of Injected Conversion interrupt source */
mbed_official 381:5460fc57b6e4 957 #define ADC_IER_JEOS ((uint32_t)0x00000040) /*!< ADC End of Injected sequence of Conversions interrupt source */
mbed_official 381:5460fc57b6e4 958 #define ADC_IER_AWD1 ((uint32_t)0x00000080) /*!< ADC Analog watchdog 1 interrupt source */
mbed_official 381:5460fc57b6e4 959 #define ADC_IER_AWD2 ((uint32_t)0x00000100) /*!< ADC Analog watchdog 2 interrupt source */
mbed_official 381:5460fc57b6e4 960 #define ADC_IER_AWD3 ((uint32_t)0x00000200) /*!< ADC Analog watchdog 3 interrupt source */
mbed_official 381:5460fc57b6e4 961 #define ADC_IER_JQOVF ((uint32_t)0x00000400) /*!< ADC Injected Context Queue Overflow interrupt source */
mbed_official 381:5460fc57b6e4 962
mbed_official 381:5460fc57b6e4 963 /******************** Bit definition for ADC_CR register ********************/
mbed_official 381:5460fc57b6e4 964 #define ADC_CR_ADEN ((uint32_t)0x00000001) /*!< ADC Enable control */
mbed_official 381:5460fc57b6e4 965 #define ADC_CR_ADDIS ((uint32_t)0x00000002) /*!< ADC Disable command */
mbed_official 381:5460fc57b6e4 966 #define ADC_CR_ADSTART ((uint32_t)0x00000004) /*!< ADC Start of Regular conversion */
mbed_official 381:5460fc57b6e4 967 #define ADC_CR_JADSTART ((uint32_t)0x00000008) /*!< ADC Start of injected conversion */
mbed_official 381:5460fc57b6e4 968 #define ADC_CR_ADSTP ((uint32_t)0x00000010) /*!< ADC Stop of Regular conversion */
mbed_official 381:5460fc57b6e4 969 #define ADC_CR_JADSTP ((uint32_t)0x00000020) /*!< ADC Stop of injected conversion */
mbed_official 381:5460fc57b6e4 970 #define ADC_CR_ADVREGEN ((uint32_t)0x30000000) /*!< ADC Voltage regulator Enable */
mbed_official 381:5460fc57b6e4 971 #define ADC_CR_ADVREGEN_0 ((uint32_t)0x10000000) /*!< ADC ADVREGEN bit 0 */
mbed_official 381:5460fc57b6e4 972 #define ADC_CR_ADVREGEN_1 ((uint32_t)0x20000000) /*!< ADC ADVREGEN bit 1 */
mbed_official 381:5460fc57b6e4 973 #define ADC_CR_ADCALDIF ((uint32_t)0x40000000) /*!< ADC Differential Mode for calibration */
mbed_official 381:5460fc57b6e4 974 #define ADC_CR_ADCAL ((uint32_t)0x80000000) /*!< ADC Calibration */
mbed_official 381:5460fc57b6e4 975
mbed_official 381:5460fc57b6e4 976 /******************** Bit definition for ADC_CFGR register ********************/
mbed_official 381:5460fc57b6e4 977 #define ADC_CFGR_DMAEN ((uint32_t)0x00000001) /*!< ADC DMA Enable */
mbed_official 381:5460fc57b6e4 978 #define ADC_CFGR_DMACFG ((uint32_t)0x00000002) /*!< ADC DMA configuration */
mbed_official 381:5460fc57b6e4 979
mbed_official 381:5460fc57b6e4 980 #define ADC_CFGR_RES ((uint32_t)0x00000018) /*!< ADC Data resolution */
mbed_official 381:5460fc57b6e4 981 #define ADC_CFGR_RES_0 ((uint32_t)0x00000008) /*!< ADC RES bit 0 */
mbed_official 381:5460fc57b6e4 982 #define ADC_CFGR_RES_1 ((uint32_t)0x00000010) /*!< ADC RES bit 1 */
mbed_official 381:5460fc57b6e4 983
mbed_official 381:5460fc57b6e4 984 #define ADC_CFGR_ALIGN ((uint32_t)0x00000020) /*!< ADC Data Alignement */
mbed_official 381:5460fc57b6e4 985
mbed_official 381:5460fc57b6e4 986 #define ADC_CFGR_EXTSEL ((uint32_t)0x000003C0) /*!< ADC External trigger selection for regular group */
mbed_official 381:5460fc57b6e4 987 #define ADC_CFGR_EXTSEL_0 ((uint32_t)0x00000040) /*!< ADC EXTSEL bit 0 */
mbed_official 381:5460fc57b6e4 988 #define ADC_CFGR_EXTSEL_1 ((uint32_t)0x00000080) /*!< ADC EXTSEL bit 1 */
mbed_official 381:5460fc57b6e4 989 #define ADC_CFGR_EXTSEL_2 ((uint32_t)0x00000100) /*!< ADC EXTSEL bit 2 */
mbed_official 381:5460fc57b6e4 990 #define ADC_CFGR_EXTSEL_3 ((uint32_t)0x00000200) /*!< ADC EXTSEL bit 3 */
mbed_official 381:5460fc57b6e4 991
mbed_official 381:5460fc57b6e4 992 #define ADC_CFGR_EXTEN ((uint32_t)0x00000C00) /*!< ADC External trigger enable and polarity selection for regular channels */
mbed_official 381:5460fc57b6e4 993 #define ADC_CFGR_EXTEN_0 ((uint32_t)0x00000400) /*!< ADC EXTEN bit 0 */
mbed_official 381:5460fc57b6e4 994 #define ADC_CFGR_EXTEN_1 ((uint32_t)0x00000800) /*!< ADC EXTEN bit 1 */
mbed_official 381:5460fc57b6e4 995
mbed_official 381:5460fc57b6e4 996 #define ADC_CFGR_OVRMOD ((uint32_t)0x00001000) /*!< ADC overrun mode */
mbed_official 381:5460fc57b6e4 997 #define ADC_CFGR_CONT ((uint32_t)0x00002000) /*!< ADC Single/continuous conversion mode for regular conversion */
mbed_official 381:5460fc57b6e4 998 #define ADC_CFGR_AUTDLY ((uint32_t)0x00004000) /*!< ADC Delayed conversion mode */
mbed_official 381:5460fc57b6e4 999 #define ADC_CFGR_AUTOFF ((uint32_t)0x00008000) /*!< ADC Auto power OFF */
mbed_official 381:5460fc57b6e4 1000 #define ADC_CFGR_DISCEN ((uint32_t)0x00010000) /*!< ADC Discontinuous mode for regular channels */
mbed_official 381:5460fc57b6e4 1001
mbed_official 381:5460fc57b6e4 1002 #define ADC_CFGR_DISCNUM ((uint32_t)0x000E0000) /*!< ADC Discontinuous mode channel count */
mbed_official 381:5460fc57b6e4 1003 #define ADC_CFGR_DISCNUM_0 ((uint32_t)0x00020000) /*!< ADC DISCNUM bit 0 */
mbed_official 381:5460fc57b6e4 1004 #define ADC_CFGR_DISCNUM_1 ((uint32_t)0x00040000) /*!< ADC DISCNUM bit 1 */
mbed_official 381:5460fc57b6e4 1005 #define ADC_CFGR_DISCNUM_2 ((uint32_t)0x00080000) /*!< ADC DISCNUM bit 2 */
mbed_official 381:5460fc57b6e4 1006
mbed_official 381:5460fc57b6e4 1007 #define ADC_CFGR_JDISCEN ((uint32_t)0x00100000) /*!< ADC Discontinous mode on injected channels */
mbed_official 381:5460fc57b6e4 1008 #define ADC_CFGR_JQM ((uint32_t)0x00200000) /*!< ADC JSQR Queue mode */
mbed_official 381:5460fc57b6e4 1009 #define ADC_CFGR_AWD1SGL ((uint32_t)0x00400000) /*!< Eanble the watchdog 1 on a single channel or on all channels */
mbed_official 381:5460fc57b6e4 1010 #define ADC_CFGR_AWD1EN ((uint32_t)0x00800000) /*!< ADC Analog watchdog 1 enable on regular Channels */
mbed_official 381:5460fc57b6e4 1011 #define ADC_CFGR_JAWD1EN ((uint32_t)0x01000000) /*!< ADC Analog watchdog 1 enable on injected Channels */
mbed_official 381:5460fc57b6e4 1012 #define ADC_CFGR_JAUTO ((uint32_t)0x02000000) /*!< ADC Automatic injected group conversion */
mbed_official 381:5460fc57b6e4 1013
mbed_official 381:5460fc57b6e4 1014 #define ADC_CFGR_AWD1CH ((uint32_t)0x7C000000) /*!< ADC Analog watchdog 1 Channel selection */
mbed_official 381:5460fc57b6e4 1015 #define ADC_CFGR_AWD1CH_0 ((uint32_t)0x04000000) /*!< ADC AWD1CH bit 0 */
mbed_official 381:5460fc57b6e4 1016 #define ADC_CFGR_AWD1CH_1 ((uint32_t)0x08000000) /*!< ADC AWD1CH bit 1 */
mbed_official 381:5460fc57b6e4 1017 #define ADC_CFGR_AWD1CH_2 ((uint32_t)0x10000000) /*!< ADC AWD1CH bit 2 */
mbed_official 381:5460fc57b6e4 1018 #define ADC_CFGR_AWD1CH_3 ((uint32_t)0x20000000) /*!< ADC AWD1CH bit 3 */
mbed_official 381:5460fc57b6e4 1019 #define ADC_CFGR_AWD1CH_4 ((uint32_t)0x40000000) /*!< ADC AWD1CH bit 4 */
mbed_official 381:5460fc57b6e4 1020
mbed_official 381:5460fc57b6e4 1021 /******************** Bit definition for ADC_SMPR1 register ********************/
mbed_official 381:5460fc57b6e4 1022 #define ADC_SMPR1_SMP0 ((uint32_t)0x00000007) /*!< ADC Channel 0 Sampling time selection */
mbed_official 381:5460fc57b6e4 1023 #define ADC_SMPR1_SMP0_0 ((uint32_t)0x00000001) /*!< ADC SMP0 bit 0 */
mbed_official 381:5460fc57b6e4 1024 #define ADC_SMPR1_SMP0_1 ((uint32_t)0x00000002) /*!< ADC SMP0 bit 1 */
mbed_official 381:5460fc57b6e4 1025 #define ADC_SMPR1_SMP0_2 ((uint32_t)0x00000004) /*!< ADC SMP0 bit 2 */
mbed_official 381:5460fc57b6e4 1026
mbed_official 381:5460fc57b6e4 1027 #define ADC_SMPR1_SMP1 ((uint32_t)0x00000038) /*!< ADC Channel 1 Sampling time selection */
mbed_official 381:5460fc57b6e4 1028 #define ADC_SMPR1_SMP1_0 ((uint32_t)0x00000008) /*!< ADC SMP1 bit 0 */
mbed_official 381:5460fc57b6e4 1029 #define ADC_SMPR1_SMP1_1 ((uint32_t)0x00000010) /*!< ADC SMP1 bit 1 */
mbed_official 381:5460fc57b6e4 1030 #define ADC_SMPR1_SMP1_2 ((uint32_t)0x00000020) /*!< ADC SMP1 bit 2 */
mbed_official 381:5460fc57b6e4 1031
mbed_official 381:5460fc57b6e4 1032 #define ADC_SMPR1_SMP2 ((uint32_t)0x000001C0) /*!< ADC Channel 2 Sampling time selection */
mbed_official 381:5460fc57b6e4 1033 #define ADC_SMPR1_SMP2_0 ((uint32_t)0x00000040) /*!< ADC SMP2 bit 0 */
mbed_official 381:5460fc57b6e4 1034 #define ADC_SMPR1_SMP2_1 ((uint32_t)0x00000080) /*!< ADC SMP2 bit 1 */
mbed_official 381:5460fc57b6e4 1035 #define ADC_SMPR1_SMP2_2 ((uint32_t)0x00000100) /*!< ADC SMP2 bit 2 */
mbed_official 381:5460fc57b6e4 1036
mbed_official 381:5460fc57b6e4 1037 #define ADC_SMPR1_SMP3 ((uint32_t)0x00000E00) /*!< ADC Channel 3 Sampling time selection */
mbed_official 381:5460fc57b6e4 1038 #define ADC_SMPR1_SMP3_0 ((uint32_t)0x00000200) /*!< ADC SMP3 bit 0 */
mbed_official 381:5460fc57b6e4 1039 #define ADC_SMPR1_SMP3_1 ((uint32_t)0x00000400) /*!< ADC SMP3 bit 1 */
mbed_official 381:5460fc57b6e4 1040 #define ADC_SMPR1_SMP3_2 ((uint32_t)0x00000800) /*!< ADC SMP3 bit 2 */
mbed_official 381:5460fc57b6e4 1041
mbed_official 381:5460fc57b6e4 1042 #define ADC_SMPR1_SMP4 ((uint32_t)0x00007000) /*!< ADC Channel 4 Sampling time selection */
mbed_official 381:5460fc57b6e4 1043 #define ADC_SMPR1_SMP4_0 ((uint32_t)0x00001000) /*!< ADC SMP4 bit 0 */
mbed_official 381:5460fc57b6e4 1044 #define ADC_SMPR1_SMP4_1 ((uint32_t)0x00002000) /*!< ADC SMP4 bit 1 */
mbed_official 381:5460fc57b6e4 1045 #define ADC_SMPR1_SMP4_2 ((uint32_t)0x00004000) /*!< ADC SMP4 bit 2 */
mbed_official 381:5460fc57b6e4 1046
mbed_official 381:5460fc57b6e4 1047 #define ADC_SMPR1_SMP5 ((uint32_t)0x00038000) /*!< ADC Channel 5 Sampling time selection */
mbed_official 381:5460fc57b6e4 1048 #define ADC_SMPR1_SMP5_0 ((uint32_t)0x00008000) /*!< ADC SMP5 bit 0 */
mbed_official 381:5460fc57b6e4 1049 #define ADC_SMPR1_SMP5_1 ((uint32_t)0x00010000) /*!< ADC SMP5 bit 1 */
mbed_official 381:5460fc57b6e4 1050 #define ADC_SMPR1_SMP5_2 ((uint32_t)0x00020000) /*!< ADC SMP5 bit 2 */
mbed_official 381:5460fc57b6e4 1051
mbed_official 381:5460fc57b6e4 1052 #define ADC_SMPR1_SMP6 ((uint32_t)0x001C0000) /*!< ADC Channel 6 Sampling time selection */
mbed_official 381:5460fc57b6e4 1053 #define ADC_SMPR1_SMP6_0 ((uint32_t)0x00040000) /*!< ADC SMP6 bit 0 */
mbed_official 381:5460fc57b6e4 1054 #define ADC_SMPR1_SMP6_1 ((uint32_t)0x00080000) /*!< ADC SMP6 bit 1 */
mbed_official 381:5460fc57b6e4 1055 #define ADC_SMPR1_SMP6_2 ((uint32_t)0x00100000) /*!< ADC SMP6 bit 2 */
mbed_official 381:5460fc57b6e4 1056
mbed_official 381:5460fc57b6e4 1057 #define ADC_SMPR1_SMP7 ((uint32_t)0x00E00000) /*!< ADC Channel 7 Sampling time selection */
mbed_official 381:5460fc57b6e4 1058 #define ADC_SMPR1_SMP7_0 ((uint32_t)0x00200000) /*!< ADC SMP7 bit 0 */
mbed_official 381:5460fc57b6e4 1059 #define ADC_SMPR1_SMP7_1 ((uint32_t)0x00400000) /*!< ADC SMP7 bit 1 */
mbed_official 381:5460fc57b6e4 1060 #define ADC_SMPR1_SMP7_2 ((uint32_t)0x00800000) /*!< ADC SMP7 bit 2 */
mbed_official 381:5460fc57b6e4 1061
mbed_official 381:5460fc57b6e4 1062 #define ADC_SMPR1_SMP8 ((uint32_t)0x07000000) /*!< ADC Channel 8 Sampling time selection */
mbed_official 381:5460fc57b6e4 1063 #define ADC_SMPR1_SMP8_0 ((uint32_t)0x01000000) /*!< ADC SMP8 bit 0 */
mbed_official 381:5460fc57b6e4 1064 #define ADC_SMPR1_SMP8_1 ((uint32_t)0x02000000) /*!< ADC SMP8 bit 1 */
mbed_official 381:5460fc57b6e4 1065 #define ADC_SMPR1_SMP8_2 ((uint32_t)0x04000000) /*!< ADC SMP8 bit 2 */
mbed_official 381:5460fc57b6e4 1066
mbed_official 381:5460fc57b6e4 1067 #define ADC_SMPR1_SMP9 ((uint32_t)0x38000000) /*!< ADC Channel 9 Sampling time selection */
mbed_official 381:5460fc57b6e4 1068 #define ADC_SMPR1_SMP9_0 ((uint32_t)0x08000000) /*!< ADC SMP9 bit 0 */
mbed_official 381:5460fc57b6e4 1069 #define ADC_SMPR1_SMP9_1 ((uint32_t)0x10000000) /*!< ADC SMP9 bit 1 */
mbed_official 381:5460fc57b6e4 1070 #define ADC_SMPR1_SMP9_2 ((uint32_t)0x20000000) /*!< ADC SMP9 bit 2 */
mbed_official 381:5460fc57b6e4 1071
mbed_official 381:5460fc57b6e4 1072 /******************** Bit definition for ADC_SMPR2 register ********************/
mbed_official 381:5460fc57b6e4 1073 #define ADC_SMPR2_SMP10 ((uint32_t)0x00000007) /*!< ADC Channel 10 Sampling time selection */
mbed_official 381:5460fc57b6e4 1074 #define ADC_SMPR2_SMP10_0 ((uint32_t)0x00000001) /*!< ADC SMP10 bit 0 */
mbed_official 381:5460fc57b6e4 1075 #define ADC_SMPR2_SMP10_1 ((uint32_t)0x00000002) /*!< ADC SMP10 bit 1 */
mbed_official 381:5460fc57b6e4 1076 #define ADC_SMPR2_SMP10_2 ((uint32_t)0x00000004) /*!< ADC SMP10 bit 2 */
mbed_official 381:5460fc57b6e4 1077
mbed_official 381:5460fc57b6e4 1078 #define ADC_SMPR2_SMP11 ((uint32_t)0x00000038) /*!< ADC Channel 11 Sampling time selection */
mbed_official 381:5460fc57b6e4 1079 #define ADC_SMPR2_SMP11_0 ((uint32_t)0x00000008) /*!< ADC SMP11 bit 0 */
mbed_official 381:5460fc57b6e4 1080 #define ADC_SMPR2_SMP11_1 ((uint32_t)0x00000010) /*!< ADC SMP11 bit 1 */
mbed_official 381:5460fc57b6e4 1081 #define ADC_SMPR2_SMP11_2 ((uint32_t)0x00000020) /*!< ADC SMP11 bit 2 */
mbed_official 381:5460fc57b6e4 1082
mbed_official 381:5460fc57b6e4 1083 #define ADC_SMPR2_SMP12 ((uint32_t)0x000001C0) /*!< ADC Channel 12 Sampling time selection */
mbed_official 381:5460fc57b6e4 1084 #define ADC_SMPR2_SMP12_0 ((uint32_t)0x00000040) /*!< ADC SMP12 bit 0 */
mbed_official 381:5460fc57b6e4 1085 #define ADC_SMPR2_SMP12_1 ((uint32_t)0x00000080) /*!< ADC SMP12 bit 1 */
mbed_official 381:5460fc57b6e4 1086 #define ADC_SMPR2_SMP12_2 ((uint32_t)0x00000100) /*!< ADC SMP12 bit 2 */
mbed_official 381:5460fc57b6e4 1087
mbed_official 381:5460fc57b6e4 1088 #define ADC_SMPR2_SMP13 ((uint32_t)0x00000E00) /*!< ADC Channel 13 Sampling time selection */
mbed_official 381:5460fc57b6e4 1089 #define ADC_SMPR2_SMP13_0 ((uint32_t)0x00000200) /*!< ADC SMP13 bit 0 */
mbed_official 381:5460fc57b6e4 1090 #define ADC_SMPR2_SMP13_1 ((uint32_t)0x00000400) /*!< ADC SMP13 bit 1 */
mbed_official 381:5460fc57b6e4 1091 #define ADC_SMPR2_SMP13_2 ((uint32_t)0x00000800) /*!< ADC SMP13 bit 2 */
mbed_official 381:5460fc57b6e4 1092
mbed_official 381:5460fc57b6e4 1093 #define ADC_SMPR2_SMP14 ((uint32_t)0x00007000) /*!< ADC Channel 14 Sampling time selection */
mbed_official 381:5460fc57b6e4 1094 #define ADC_SMPR2_SMP14_0 ((uint32_t)0x00001000) /*!< ADC SMP14 bit 0 */
mbed_official 381:5460fc57b6e4 1095 #define ADC_SMPR2_SMP14_1 ((uint32_t)0x00002000) /*!< ADC SMP14 bit 1 */
mbed_official 381:5460fc57b6e4 1096 #define ADC_SMPR2_SMP14_2 ((uint32_t)0x00004000) /*!< ADC SMP14 bit 2 */
mbed_official 381:5460fc57b6e4 1097
mbed_official 381:5460fc57b6e4 1098 #define ADC_SMPR2_SMP15 ((uint32_t)0x00038000) /*!< ADC Channel 15 Sampling time selection */
mbed_official 381:5460fc57b6e4 1099 #define ADC_SMPR2_SMP15_0 ((uint32_t)0x00008000) /*!< ADC SMP15 bit 0 */
mbed_official 381:5460fc57b6e4 1100 #define ADC_SMPR2_SMP15_1 ((uint32_t)0x00010000) /*!< ADC SMP15 bit 1 */
mbed_official 381:5460fc57b6e4 1101 #define ADC_SMPR2_SMP15_2 ((uint32_t)0x00020000) /*!< ADC SMP15 bit 2 */
mbed_official 381:5460fc57b6e4 1102
mbed_official 381:5460fc57b6e4 1103 #define ADC_SMPR2_SMP16 ((uint32_t)0x001C0000) /*!< ADC Channel 16 Sampling time selection */
mbed_official 381:5460fc57b6e4 1104 #define ADC_SMPR2_SMP16_0 ((uint32_t)0x00040000) /*!< ADC SMP16 bit 0 */
mbed_official 381:5460fc57b6e4 1105 #define ADC_SMPR2_SMP16_1 ((uint32_t)0x00080000) /*!< ADC SMP16 bit 1 */
mbed_official 381:5460fc57b6e4 1106 #define ADC_SMPR2_SMP16_2 ((uint32_t)0x00100000) /*!< ADC SMP16 bit 2 */
mbed_official 381:5460fc57b6e4 1107
mbed_official 381:5460fc57b6e4 1108 #define ADC_SMPR2_SMP17 ((uint32_t)0x00E00000) /*!< ADC Channel 17 Sampling time selection */
mbed_official 381:5460fc57b6e4 1109 #define ADC_SMPR2_SMP17_0 ((uint32_t)0x00200000) /*!< ADC SMP17 bit 0 */
mbed_official 381:5460fc57b6e4 1110 #define ADC_SMPR2_SMP17_1 ((uint32_t)0x00400000) /*!< ADC SMP17 bit 1 */
mbed_official 381:5460fc57b6e4 1111 #define ADC_SMPR2_SMP17_2 ((uint32_t)0x00800000) /*!< ADC SMP17 bit 2 */
mbed_official 381:5460fc57b6e4 1112
mbed_official 381:5460fc57b6e4 1113 #define ADC_SMPR2_SMP18 ((uint32_t)0x07000000) /*!< ADC Channel 18 Sampling time selection */
mbed_official 381:5460fc57b6e4 1114 #define ADC_SMPR2_SMP18_0 ((uint32_t)0x01000000) /*!< ADC SMP18 bit 0 */
mbed_official 381:5460fc57b6e4 1115 #define ADC_SMPR2_SMP18_1 ((uint32_t)0x02000000) /*!< ADC SMP18 bit 1 */
mbed_official 381:5460fc57b6e4 1116 #define ADC_SMPR2_SMP18_2 ((uint32_t)0x04000000) /*!< ADC SMP18 bit 2 */
mbed_official 381:5460fc57b6e4 1117
mbed_official 381:5460fc57b6e4 1118 /******************** Bit definition for ADC_TR1 register ********************/
mbed_official 381:5460fc57b6e4 1119 #define ADC_TR1_LT1 ((uint32_t)0x00000FFF) /*!< ADC Analog watchdog 1 lower threshold */
mbed_official 381:5460fc57b6e4 1120 #define ADC_TR1_LT1_0 ((uint32_t)0x00000001) /*!< ADC LT1 bit 0 */
mbed_official 381:5460fc57b6e4 1121 #define ADC_TR1_LT1_1 ((uint32_t)0x00000002) /*!< ADC LT1 bit 1 */
mbed_official 381:5460fc57b6e4 1122 #define ADC_TR1_LT1_2 ((uint32_t)0x00000004) /*!< ADC LT1 bit 2 */
mbed_official 381:5460fc57b6e4 1123 #define ADC_TR1_LT1_3 ((uint32_t)0x00000008) /*!< ADC LT1 bit 3 */
mbed_official 381:5460fc57b6e4 1124 #define ADC_TR1_LT1_4 ((uint32_t)0x00000010) /*!< ADC LT1 bit 4 */
mbed_official 381:5460fc57b6e4 1125 #define ADC_TR1_LT1_5 ((uint32_t)0x00000020) /*!< ADC LT1 bit 5 */
mbed_official 381:5460fc57b6e4 1126 #define ADC_TR1_LT1_6 ((uint32_t)0x00000040) /*!< ADC LT1 bit 6 */
mbed_official 381:5460fc57b6e4 1127 #define ADC_TR1_LT1_7 ((uint32_t)0x00000080) /*!< ADC LT1 bit 7 */
mbed_official 381:5460fc57b6e4 1128 #define ADC_TR1_LT1_8 ((uint32_t)0x00000100) /*!< ADC LT1 bit 8 */
mbed_official 381:5460fc57b6e4 1129 #define ADC_TR1_LT1_9 ((uint32_t)0x00000200) /*!< ADC LT1 bit 9 */
mbed_official 381:5460fc57b6e4 1130 #define ADC_TR1_LT1_10 ((uint32_t)0x00000400) /*!< ADC LT1 bit 10 */
mbed_official 381:5460fc57b6e4 1131 #define ADC_TR1_LT1_11 ((uint32_t)0x00000800) /*!< ADC LT1 bit 11 */
mbed_official 381:5460fc57b6e4 1132
mbed_official 381:5460fc57b6e4 1133 #define ADC_TR1_HT1 ((uint32_t)0x0FFF0000) /*!< ADC Analog watchdog 1 higher threshold */
mbed_official 381:5460fc57b6e4 1134 #define ADC_TR1_HT1_0 ((uint32_t)0x00010000) /*!< ADC HT1 bit 0 */
mbed_official 381:5460fc57b6e4 1135 #define ADC_TR1_HT1_1 ((uint32_t)0x00020000) /*!< ADC HT1 bit 1 */
mbed_official 381:5460fc57b6e4 1136 #define ADC_TR1_HT1_2 ((uint32_t)0x00040000) /*!< ADC HT1 bit 2 */
mbed_official 381:5460fc57b6e4 1137 #define ADC_TR1_HT1_3 ((uint32_t)0x00080000) /*!< ADC HT1 bit 3 */
mbed_official 381:5460fc57b6e4 1138 #define ADC_TR1_HT1_4 ((uint32_t)0x00100000) /*!< ADC HT1 bit 4 */
mbed_official 381:5460fc57b6e4 1139 #define ADC_TR1_HT1_5 ((uint32_t)0x00200000) /*!< ADC HT1 bit 5 */
mbed_official 381:5460fc57b6e4 1140 #define ADC_TR1_HT1_6 ((uint32_t)0x00400000) /*!< ADC HT1 bit 6 */
mbed_official 381:5460fc57b6e4 1141 #define ADC_TR1_HT1_7 ((uint32_t)0x00800000) /*!< ADC HT1 bit 7 */
mbed_official 381:5460fc57b6e4 1142 #define ADC_TR1_HT1_8 ((uint32_t)0x01000000) /*!< ADC HT1 bit 8 */
mbed_official 381:5460fc57b6e4 1143 #define ADC_TR1_HT1_9 ((uint32_t)0x02000000) /*!< ADC HT1 bit 9 */
mbed_official 381:5460fc57b6e4 1144 #define ADC_TR1_HT1_10 ((uint32_t)0x04000000) /*!< ADC HT1 bit 10 */
mbed_official 381:5460fc57b6e4 1145 #define ADC_TR1_HT1_11 ((uint32_t)0x08000000) /*!< ADC HT1 bit 11 */
mbed_official 381:5460fc57b6e4 1146
mbed_official 381:5460fc57b6e4 1147 /******************** Bit definition for ADC_TR2 register ********************/
mbed_official 381:5460fc57b6e4 1148 #define ADC_TR2_LT2 ((uint32_t)0x000000FF) /*!< ADC Analog watchdog 2 lower threshold */
mbed_official 381:5460fc57b6e4 1149 #define ADC_TR2_LT2_0 ((uint32_t)0x00000001) /*!< ADC LT2 bit 0 */
mbed_official 381:5460fc57b6e4 1150 #define ADC_TR2_LT2_1 ((uint32_t)0x00000002) /*!< ADC LT2 bit 1 */
mbed_official 381:5460fc57b6e4 1151 #define ADC_TR2_LT2_2 ((uint32_t)0x00000004) /*!< ADC LT2 bit 2 */
mbed_official 381:5460fc57b6e4 1152 #define ADC_TR2_LT2_3 ((uint32_t)0x00000008) /*!< ADC LT2 bit 3 */
mbed_official 381:5460fc57b6e4 1153 #define ADC_TR2_LT2_4 ((uint32_t)0x00000010) /*!< ADC LT2 bit 4 */
mbed_official 381:5460fc57b6e4 1154 #define ADC_TR2_LT2_5 ((uint32_t)0x00000020) /*!< ADC LT2 bit 5 */
mbed_official 381:5460fc57b6e4 1155 #define ADC_TR2_LT2_6 ((uint32_t)0x00000040) /*!< ADC LT2 bit 6 */
mbed_official 381:5460fc57b6e4 1156 #define ADC_TR2_LT2_7 ((uint32_t)0x00000080) /*!< ADC LT2 bit 7 */
mbed_official 381:5460fc57b6e4 1157
mbed_official 381:5460fc57b6e4 1158 #define ADC_TR2_HT2 ((uint32_t)0x00FF0000) /*!< ADC Analog watchdog 2 higher threshold */
mbed_official 381:5460fc57b6e4 1159 #define ADC_TR2_HT2_0 ((uint32_t)0x00010000) /*!< ADC HT2 bit 0 */
mbed_official 381:5460fc57b6e4 1160 #define ADC_TR2_HT2_1 ((uint32_t)0x00020000) /*!< ADC HT2 bit 1 */
mbed_official 381:5460fc57b6e4 1161 #define ADC_TR2_HT2_2 ((uint32_t)0x00040000) /*!< ADC HT2 bit 2 */
mbed_official 381:5460fc57b6e4 1162 #define ADC_TR2_HT2_3 ((uint32_t)0x00080000) /*!< ADC HT2 bit 3 */
mbed_official 381:5460fc57b6e4 1163 #define ADC_TR2_HT2_4 ((uint32_t)0x00100000) /*!< ADC HT2 bit 4 */
mbed_official 381:5460fc57b6e4 1164 #define ADC_TR2_HT2_5 ((uint32_t)0x00200000) /*!< ADC HT2 bit 5 */
mbed_official 381:5460fc57b6e4 1165 #define ADC_TR2_HT2_6 ((uint32_t)0x00400000) /*!< ADC HT2 bit 6 */
mbed_official 381:5460fc57b6e4 1166 #define ADC_TR2_HT2_7 ((uint32_t)0x00800000) /*!< ADC HT2 bit 7 */
mbed_official 381:5460fc57b6e4 1167
mbed_official 381:5460fc57b6e4 1168 /******************** Bit definition for ADC_TR3 register ********************/
mbed_official 381:5460fc57b6e4 1169 #define ADC_TR3_LT3 ((uint32_t)0x000000FF) /*!< ADC Analog watchdog 3 lower threshold */
mbed_official 381:5460fc57b6e4 1170 #define ADC_TR3_LT3_0 ((uint32_t)0x00000001) /*!< ADC LT3 bit 0 */
mbed_official 381:5460fc57b6e4 1171 #define ADC_TR3_LT3_1 ((uint32_t)0x00000002) /*!< ADC LT3 bit 1 */
mbed_official 381:5460fc57b6e4 1172 #define ADC_TR3_LT3_2 ((uint32_t)0x00000004) /*!< ADC LT3 bit 2 */
mbed_official 381:5460fc57b6e4 1173 #define ADC_TR3_LT3_3 ((uint32_t)0x00000008) /*!< ADC LT3 bit 3 */
mbed_official 381:5460fc57b6e4 1174 #define ADC_TR3_LT3_4 ((uint32_t)0x00000010) /*!< ADC LT3 bit 4 */
mbed_official 381:5460fc57b6e4 1175 #define ADC_TR3_LT3_5 ((uint32_t)0x00000020) /*!< ADC LT3 bit 5 */
mbed_official 381:5460fc57b6e4 1176 #define ADC_TR3_LT3_6 ((uint32_t)0x00000040) /*!< ADC LT3 bit 6 */
mbed_official 381:5460fc57b6e4 1177 #define ADC_TR3_LT3_7 ((uint32_t)0x00000080) /*!< ADC LT3 bit 7 */
mbed_official 381:5460fc57b6e4 1178
mbed_official 381:5460fc57b6e4 1179 #define ADC_TR3_HT3 ((uint32_t)0x00FF0000) /*!< ADC Analog watchdog 3 higher threshold */
mbed_official 381:5460fc57b6e4 1180 #define ADC_TR3_HT3_0 ((uint32_t)0x00010000) /*!< ADC HT3 bit 0 */
mbed_official 381:5460fc57b6e4 1181 #define ADC_TR3_HT3_1 ((uint32_t)0x00020000) /*!< ADC HT3 bit 1 */
mbed_official 381:5460fc57b6e4 1182 #define ADC_TR3_HT3_2 ((uint32_t)0x00040000) /*!< ADC HT3 bit 2 */
mbed_official 381:5460fc57b6e4 1183 #define ADC_TR3_HT3_3 ((uint32_t)0x00080000) /*!< ADC HT3 bit 3 */
mbed_official 381:5460fc57b6e4 1184 #define ADC_TR3_HT3_4 ((uint32_t)0x00100000) /*!< ADC HT3 bit 4 */
mbed_official 381:5460fc57b6e4 1185 #define ADC_TR3_HT3_5 ((uint32_t)0x00200000) /*!< ADC HT3 bit 5 */
mbed_official 381:5460fc57b6e4 1186 #define ADC_TR3_HT3_6 ((uint32_t)0x00400000) /*!< ADC HT3 bit 6 */
mbed_official 381:5460fc57b6e4 1187 #define ADC_TR3_HT3_7 ((uint32_t)0x00800000) /*!< ADC HT3 bit 7 */
mbed_official 381:5460fc57b6e4 1188
mbed_official 381:5460fc57b6e4 1189 /******************** Bit definition for ADC_SQR1 register ********************/
mbed_official 381:5460fc57b6e4 1190 #define ADC_SQR1_L ((uint32_t)0x0000000F) /*!< ADC regular channel sequence lenght */
mbed_official 381:5460fc57b6e4 1191 #define ADC_SQR1_L_0 ((uint32_t)0x00000001) /*!< ADC L bit 0 */
mbed_official 381:5460fc57b6e4 1192 #define ADC_SQR1_L_1 ((uint32_t)0x00000002) /*!< ADC L bit 1 */
mbed_official 381:5460fc57b6e4 1193 #define ADC_SQR1_L_2 ((uint32_t)0x00000004) /*!< ADC L bit 2 */
mbed_official 381:5460fc57b6e4 1194 #define ADC_SQR1_L_3 ((uint32_t)0x00000008) /*!< ADC L bit 3 */
mbed_official 381:5460fc57b6e4 1195
mbed_official 381:5460fc57b6e4 1196 #define ADC_SQR1_SQ1 ((uint32_t)0x000007C0) /*!< ADC 1st conversion in regular sequence */
mbed_official 381:5460fc57b6e4 1197 #define ADC_SQR1_SQ1_0 ((uint32_t)0x00000040) /*!< ADC SQ1 bit 0 */
mbed_official 381:5460fc57b6e4 1198 #define ADC_SQR1_SQ1_1 ((uint32_t)0x00000080) /*!< ADC SQ1 bit 1 */
mbed_official 381:5460fc57b6e4 1199 #define ADC_SQR1_SQ1_2 ((uint32_t)0x00000100) /*!< ADC SQ1 bit 2 */
mbed_official 381:5460fc57b6e4 1200 #define ADC_SQR1_SQ1_3 ((uint32_t)0x00000200) /*!< ADC SQ1 bit 3 */
mbed_official 381:5460fc57b6e4 1201 #define ADC_SQR1_SQ1_4 ((uint32_t)0x00000400) /*!< ADC SQ1 bit 4 */
mbed_official 381:5460fc57b6e4 1202
mbed_official 381:5460fc57b6e4 1203 #define ADC_SQR1_SQ2 ((uint32_t)0x0001F000) /*!< ADC 2nd conversion in regular sequence */
mbed_official 381:5460fc57b6e4 1204 #define ADC_SQR1_SQ2_0 ((uint32_t)0x00001000) /*!< ADC SQ2 bit 0 */
mbed_official 381:5460fc57b6e4 1205 #define ADC_SQR1_SQ2_1 ((uint32_t)0x00002000) /*!< ADC SQ2 bit 1 */
mbed_official 381:5460fc57b6e4 1206 #define ADC_SQR1_SQ2_2 ((uint32_t)0x00004000) /*!< ADC SQ2 bit 2 */
mbed_official 381:5460fc57b6e4 1207 #define ADC_SQR1_SQ2_3 ((uint32_t)0x00008000) /*!< ADC SQ2 bit 3 */
mbed_official 381:5460fc57b6e4 1208 #define ADC_SQR1_SQ2_4 ((uint32_t)0x00010000) /*!< ADC SQ2 bit 4 */
mbed_official 381:5460fc57b6e4 1209
mbed_official 381:5460fc57b6e4 1210 #define ADC_SQR1_SQ3 ((uint32_t)0x007C0000) /*!< ADC 3rd conversion in regular sequence */
mbed_official 381:5460fc57b6e4 1211 #define ADC_SQR1_SQ3_0 ((uint32_t)0x00040000) /*!< ADC SQ3 bit 0 */
mbed_official 381:5460fc57b6e4 1212 #define ADC_SQR1_SQ3_1 ((uint32_t)0x00080000) /*!< ADC SQ3 bit 1 */
mbed_official 381:5460fc57b6e4 1213 #define ADC_SQR1_SQ3_2 ((uint32_t)0x00100000) /*!< ADC SQ3 bit 2 */
mbed_official 381:5460fc57b6e4 1214 #define ADC_SQR1_SQ3_3 ((uint32_t)0x00200000) /*!< ADC SQ3 bit 3 */
mbed_official 381:5460fc57b6e4 1215 #define ADC_SQR1_SQ3_4 ((uint32_t)0x00400000) /*!< ADC SQ3 bit 4 */
mbed_official 381:5460fc57b6e4 1216
mbed_official 381:5460fc57b6e4 1217 #define ADC_SQR1_SQ4 ((uint32_t)0x1F000000) /*!< ADC 4th conversion in regular sequence */
mbed_official 381:5460fc57b6e4 1218 #define ADC_SQR1_SQ4_0 ((uint32_t)0x01000000) /*!< ADC SQ4 bit 0 */
mbed_official 381:5460fc57b6e4 1219 #define ADC_SQR1_SQ4_1 ((uint32_t)0x02000000) /*!< ADC SQ4 bit 1 */
mbed_official 381:5460fc57b6e4 1220 #define ADC_SQR1_SQ4_2 ((uint32_t)0x04000000) /*!< ADC SQ4 bit 2 */
mbed_official 381:5460fc57b6e4 1221 #define ADC_SQR1_SQ4_3 ((uint32_t)0x08000000) /*!< ADC SQ4 bit 3 */
mbed_official 381:5460fc57b6e4 1222 #define ADC_SQR1_SQ4_4 ((uint32_t)0x10000000) /*!< ADC SQ4 bit 4 */
mbed_official 381:5460fc57b6e4 1223
mbed_official 381:5460fc57b6e4 1224 /******************** Bit definition for ADC_SQR2 register ********************/
mbed_official 381:5460fc57b6e4 1225 #define ADC_SQR2_SQ5 ((uint32_t)0x0000001F) /*!< ADC 5th conversion in regular sequence */
mbed_official 381:5460fc57b6e4 1226 #define ADC_SQR2_SQ5_0 ((uint32_t)0x00000001) /*!< ADC SQ5 bit 0 */
mbed_official 381:5460fc57b6e4 1227 #define ADC_SQR2_SQ5_1 ((uint32_t)0x00000002) /*!< ADC SQ5 bit 1 */
mbed_official 381:5460fc57b6e4 1228 #define ADC_SQR2_SQ5_2 ((uint32_t)0x00000004) /*!< ADC SQ5 bit 2 */
mbed_official 381:5460fc57b6e4 1229 #define ADC_SQR2_SQ5_3 ((uint32_t)0x00000008) /*!< ADC SQ5 bit 3 */
mbed_official 381:5460fc57b6e4 1230 #define ADC_SQR2_SQ5_4 ((uint32_t)0x00000010) /*!< ADC SQ5 bit 4 */
mbed_official 381:5460fc57b6e4 1231
mbed_official 381:5460fc57b6e4 1232 #define ADC_SQR2_SQ6 ((uint32_t)0x000007C0) /*!< ADC 6th conversion in regular sequence */
mbed_official 381:5460fc57b6e4 1233 #define ADC_SQR2_SQ6_0 ((uint32_t)0x00000040) /*!< ADC SQ6 bit 0 */
mbed_official 381:5460fc57b6e4 1234 #define ADC_SQR2_SQ6_1 ((uint32_t)0x00000080) /*!< ADC SQ6 bit 1 */
mbed_official 381:5460fc57b6e4 1235 #define ADC_SQR2_SQ6_2 ((uint32_t)0x00000100) /*!< ADC SQ6 bit 2 */
mbed_official 381:5460fc57b6e4 1236 #define ADC_SQR2_SQ6_3 ((uint32_t)0x00000200) /*!< ADC SQ6 bit 3 */
mbed_official 381:5460fc57b6e4 1237 #define ADC_SQR2_SQ6_4 ((uint32_t)0x00000400) /*!< ADC SQ6 bit 4 */
mbed_official 381:5460fc57b6e4 1238
mbed_official 381:5460fc57b6e4 1239 #define ADC_SQR2_SQ7 ((uint32_t)0x0001F000) /*!< ADC 7th conversion in regular sequence */
mbed_official 381:5460fc57b6e4 1240 #define ADC_SQR2_SQ7_0 ((uint32_t)0x00001000) /*!< ADC SQ7 bit 0 */
mbed_official 381:5460fc57b6e4 1241 #define ADC_SQR2_SQ7_1 ((uint32_t)0x00002000) /*!< ADC SQ7 bit 1 */
mbed_official 381:5460fc57b6e4 1242 #define ADC_SQR2_SQ7_2 ((uint32_t)0x00004000) /*!< ADC SQ7 bit 2 */
mbed_official 381:5460fc57b6e4 1243 #define ADC_SQR2_SQ7_3 ((uint32_t)0x00008000) /*!< ADC SQ7 bit 3 */
mbed_official 381:5460fc57b6e4 1244 #define ADC_SQR2_SQ7_4 ((uint32_t)0x00010000) /*!< ADC SQ7 bit 4 */
mbed_official 381:5460fc57b6e4 1245
mbed_official 381:5460fc57b6e4 1246 #define ADC_SQR2_SQ8 ((uint32_t)0x007C0000) /*!< ADC 8th conversion in regular sequence */
mbed_official 381:5460fc57b6e4 1247 #define ADC_SQR2_SQ8_0 ((uint32_t)0x00040000) /*!< ADC SQ8 bit 0 */
mbed_official 381:5460fc57b6e4 1248 #define ADC_SQR2_SQ8_1 ((uint32_t)0x00080000) /*!< ADC SQ8 bit 1 */
mbed_official 381:5460fc57b6e4 1249 #define ADC_SQR2_SQ8_2 ((uint32_t)0x00100000) /*!< ADC SQ8 bit 2 */
mbed_official 381:5460fc57b6e4 1250 #define ADC_SQR2_SQ8_3 ((uint32_t)0x00200000) /*!< ADC SQ8 bit 3 */
mbed_official 381:5460fc57b6e4 1251 #define ADC_SQR2_SQ8_4 ((uint32_t)0x00400000) /*!< ADC SQ8 bit 4 */
mbed_official 381:5460fc57b6e4 1252
mbed_official 381:5460fc57b6e4 1253 #define ADC_SQR2_SQ9 ((uint32_t)0x1F000000) /*!< ADC 9th conversion in regular sequence */
mbed_official 381:5460fc57b6e4 1254 #define ADC_SQR2_SQ9_0 ((uint32_t)0x01000000) /*!< ADC SQ9 bit 0 */
mbed_official 381:5460fc57b6e4 1255 #define ADC_SQR2_SQ9_1 ((uint32_t)0x02000000) /*!< ADC SQ9 bit 1 */
mbed_official 381:5460fc57b6e4 1256 #define ADC_SQR2_SQ9_2 ((uint32_t)0x04000000) /*!< ADC SQ9 bit 2 */
mbed_official 381:5460fc57b6e4 1257 #define ADC_SQR2_SQ9_3 ((uint32_t)0x08000000) /*!< ADC SQ9 bit 3 */
mbed_official 381:5460fc57b6e4 1258 #define ADC_SQR2_SQ9_4 ((uint32_t)0x10000000) /*!< ADC SQ9 bit 4 */
mbed_official 381:5460fc57b6e4 1259
mbed_official 381:5460fc57b6e4 1260 /******************** Bit definition for ADC_SQR3 register ********************/
mbed_official 381:5460fc57b6e4 1261 #define ADC_SQR3_SQ10 ((uint32_t)0x0000001F) /*!< ADC 10th conversion in regular sequence */
mbed_official 381:5460fc57b6e4 1262 #define ADC_SQR3_SQ10_0 ((uint32_t)0x00000001) /*!< ADC SQ10 bit 0 */
mbed_official 381:5460fc57b6e4 1263 #define ADC_SQR3_SQ10_1 ((uint32_t)0x00000002) /*!< ADC SQ10 bit 1 */
mbed_official 381:5460fc57b6e4 1264 #define ADC_SQR3_SQ10_2 ((uint32_t)0x00000004) /*!< ADC SQ10 bit 2 */
mbed_official 381:5460fc57b6e4 1265 #define ADC_SQR3_SQ10_3 ((uint32_t)0x00000008) /*!< ADC SQ10 bit 3 */
mbed_official 381:5460fc57b6e4 1266 #define ADC_SQR3_SQ10_4 ((uint32_t)0x00000010) /*!< ADC SQ10 bit 4 */
mbed_official 381:5460fc57b6e4 1267
mbed_official 381:5460fc57b6e4 1268 #define ADC_SQR3_SQ11 ((uint32_t)0x000007C0) /*!< ADC 11th conversion in regular sequence */
mbed_official 381:5460fc57b6e4 1269 #define ADC_SQR3_SQ11_0 ((uint32_t)0x00000040) /*!< ADC SQ11 bit 0 */
mbed_official 381:5460fc57b6e4 1270 #define ADC_SQR3_SQ11_1 ((uint32_t)0x00000080) /*!< ADC SQ11 bit 1 */
mbed_official 381:5460fc57b6e4 1271 #define ADC_SQR3_SQ11_2 ((uint32_t)0x00000100) /*!< ADC SQ11 bit 2 */
mbed_official 381:5460fc57b6e4 1272 #define ADC_SQR3_SQ11_3 ((uint32_t)0x00000200) /*!< ADC SQ11 bit 3 */
mbed_official 381:5460fc57b6e4 1273 #define ADC_SQR3_SQ11_4 ((uint32_t)0x00000400) /*!< ADC SQ11 bit 4 */
mbed_official 381:5460fc57b6e4 1274
mbed_official 381:5460fc57b6e4 1275 #define ADC_SQR3_SQ12 ((uint32_t)0x0001F000) /*!< ADC 12th conversion in regular sequence */
mbed_official 381:5460fc57b6e4 1276 #define ADC_SQR3_SQ12_0 ((uint32_t)0x00001000) /*!< ADC SQ12 bit 0 */
mbed_official 381:5460fc57b6e4 1277 #define ADC_SQR3_SQ12_1 ((uint32_t)0x00002000) /*!< ADC SQ12 bit 1 */
mbed_official 381:5460fc57b6e4 1278 #define ADC_SQR3_SQ12_2 ((uint32_t)0x00004000) /*!< ADC SQ12 bit 2 */
mbed_official 381:5460fc57b6e4 1279 #define ADC_SQR3_SQ12_3 ((uint32_t)0x00008000) /*!< ADC SQ12 bit 3 */
mbed_official 381:5460fc57b6e4 1280 #define ADC_SQR3_SQ12_4 ((uint32_t)0x00010000) /*!< ADC SQ12 bit 4 */
mbed_official 381:5460fc57b6e4 1281
mbed_official 381:5460fc57b6e4 1282 #define ADC_SQR3_SQ13 ((uint32_t)0x007C0000) /*!< ADC 13th conversion in regular sequence */
mbed_official 381:5460fc57b6e4 1283 #define ADC_SQR3_SQ13_0 ((uint32_t)0x00040000) /*!< ADC SQ13 bit 0 */
mbed_official 381:5460fc57b6e4 1284 #define ADC_SQR3_SQ13_1 ((uint32_t)0x00080000) /*!< ADC SQ13 bit 1 */
mbed_official 381:5460fc57b6e4 1285 #define ADC_SQR3_SQ13_2 ((uint32_t)0x00100000) /*!< ADC SQ13 bit 2 */
mbed_official 381:5460fc57b6e4 1286 #define ADC_SQR3_SQ13_3 ((uint32_t)0x00200000) /*!< ADC SQ13 bit 3 */
mbed_official 381:5460fc57b6e4 1287 #define ADC_SQR3_SQ13_4 ((uint32_t)0x00400000) /*!< ADC SQ13 bit 4 */
mbed_official 381:5460fc57b6e4 1288
mbed_official 381:5460fc57b6e4 1289 #define ADC_SQR3_SQ14 ((uint32_t)0x1F000000) /*!< ADC 14th conversion in regular sequence */
mbed_official 381:5460fc57b6e4 1290 #define ADC_SQR3_SQ14_0 ((uint32_t)0x01000000) /*!< ADC SQ14 bit 0 */
mbed_official 381:5460fc57b6e4 1291 #define ADC_SQR3_SQ14_1 ((uint32_t)0x02000000) /*!< ADC SQ14 bit 1 */
mbed_official 381:5460fc57b6e4 1292 #define ADC_SQR3_SQ14_2 ((uint32_t)0x04000000) /*!< ADC SQ14 bit 2 */
mbed_official 381:5460fc57b6e4 1293 #define ADC_SQR3_SQ14_3 ((uint32_t)0x08000000) /*!< ADC SQ14 bit 3 */
mbed_official 381:5460fc57b6e4 1294 #define ADC_SQR3_SQ14_4 ((uint32_t)0x10000000) /*!< ADC SQ14 bit 4 */
mbed_official 381:5460fc57b6e4 1295
mbed_official 381:5460fc57b6e4 1296 /******************** Bit definition for ADC_SQR4 register ********************/
mbed_official 381:5460fc57b6e4 1297 #define ADC_SQR4_SQ15 ((uint32_t)0x0000001F) /*!< ADC 15th conversion in regular sequence */
mbed_official 381:5460fc57b6e4 1298 #define ADC_SQR4_SQ15_0 ((uint32_t)0x00000001) /*!< ADC SQ15 bit 0 */
mbed_official 381:5460fc57b6e4 1299 #define ADC_SQR4_SQ15_1 ((uint32_t)0x00000002) /*!< ADC SQ15 bit 1 */
mbed_official 381:5460fc57b6e4 1300 #define ADC_SQR4_SQ15_2 ((uint32_t)0x00000004) /*!< ADC SQ15 bit 2 */
mbed_official 381:5460fc57b6e4 1301 #define ADC_SQR4_SQ15_3 ((uint32_t)0x00000008) /*!< ADC SQ15 bit 3 */
mbed_official 381:5460fc57b6e4 1302 #define ADC_SQR4_SQ15_4 ((uint32_t)0x00000010) /*!< ADC SQ105 bit 4 */
mbed_official 381:5460fc57b6e4 1303
mbed_official 381:5460fc57b6e4 1304 #define ADC_SQR4_SQ16 ((uint32_t)0x000007C0) /*!< ADC 16th conversion in regular sequence */
mbed_official 381:5460fc57b6e4 1305 #define ADC_SQR4_SQ16_0 ((uint32_t)0x00000040) /*!< ADC SQ16 bit 0 */
mbed_official 381:5460fc57b6e4 1306 #define ADC_SQR4_SQ16_1 ((uint32_t)0x00000080) /*!< ADC SQ16 bit 1 */
mbed_official 381:5460fc57b6e4 1307 #define ADC_SQR4_SQ16_2 ((uint32_t)0x00000100) /*!< ADC SQ16 bit 2 */
mbed_official 381:5460fc57b6e4 1308 #define ADC_SQR4_SQ16_3 ((uint32_t)0x00000200) /*!< ADC SQ16 bit 3 */
mbed_official 381:5460fc57b6e4 1309 #define ADC_SQR4_SQ16_4 ((uint32_t)0x00000400) /*!< ADC SQ16 bit 4 */
mbed_official 381:5460fc57b6e4 1310 /******************** Bit definition for ADC_DR register ********************/
mbed_official 381:5460fc57b6e4 1311 #define ADC_DR_RDATA ((uint32_t)0x0000FFFF) /*!< ADC regular Data converted */
mbed_official 381:5460fc57b6e4 1312 #define ADC_DR_RDATA_0 ((uint32_t)0x00000001) /*!< ADC RDATA bit 0 */
mbed_official 381:5460fc57b6e4 1313 #define ADC_DR_RDATA_1 ((uint32_t)0x00000002) /*!< ADC RDATA bit 1 */
mbed_official 381:5460fc57b6e4 1314 #define ADC_DR_RDATA_2 ((uint32_t)0x00000004) /*!< ADC RDATA bit 2 */
mbed_official 381:5460fc57b6e4 1315 #define ADC_DR_RDATA_3 ((uint32_t)0x00000008) /*!< ADC RDATA bit 3 */
mbed_official 381:5460fc57b6e4 1316 #define ADC_DR_RDATA_4 ((uint32_t)0x00000010) /*!< ADC RDATA bit 4 */
mbed_official 381:5460fc57b6e4 1317 #define ADC_DR_RDATA_5 ((uint32_t)0x00000020) /*!< ADC RDATA bit 5 */
mbed_official 381:5460fc57b6e4 1318 #define ADC_DR_RDATA_6 ((uint32_t)0x00000040) /*!< ADC RDATA bit 6 */
mbed_official 381:5460fc57b6e4 1319 #define ADC_DR_RDATA_7 ((uint32_t)0x00000080) /*!< ADC RDATA bit 7 */
mbed_official 381:5460fc57b6e4 1320 #define ADC_DR_RDATA_8 ((uint32_t)0x00000100) /*!< ADC RDATA bit 8 */
mbed_official 381:5460fc57b6e4 1321 #define ADC_DR_RDATA_9 ((uint32_t)0x00000200) /*!< ADC RDATA bit 9 */
mbed_official 381:5460fc57b6e4 1322 #define ADC_DR_RDATA_10 ((uint32_t)0x00000400) /*!< ADC RDATA bit 10 */
mbed_official 381:5460fc57b6e4 1323 #define ADC_DR_RDATA_11 ((uint32_t)0x00000800) /*!< ADC RDATA bit 11 */
mbed_official 381:5460fc57b6e4 1324 #define ADC_DR_RDATA_12 ((uint32_t)0x00001000) /*!< ADC RDATA bit 12 */
mbed_official 381:5460fc57b6e4 1325 #define ADC_DR_RDATA_13 ((uint32_t)0x00002000) /*!< ADC RDATA bit 13 */
mbed_official 381:5460fc57b6e4 1326 #define ADC_DR_RDATA_14 ((uint32_t)0x00004000) /*!< ADC RDATA bit 14 */
mbed_official 381:5460fc57b6e4 1327 #define ADC_DR_RDATA_15 ((uint32_t)0x00008000) /*!< ADC RDATA bit 15 */
mbed_official 381:5460fc57b6e4 1328
mbed_official 381:5460fc57b6e4 1329 /******************** Bit definition for ADC_JSQR register ********************/
mbed_official 381:5460fc57b6e4 1330 #define ADC_JSQR_JL ((uint32_t)0x00000003) /*!< ADC injected channel sequence length */
mbed_official 381:5460fc57b6e4 1331 #define ADC_JSQR_JL_0 ((uint32_t)0x00000001) /*!< ADC JL bit 0 */
mbed_official 381:5460fc57b6e4 1332 #define ADC_JSQR_JL_1 ((uint32_t)0x00000002) /*!< ADC JL bit 1 */
mbed_official 381:5460fc57b6e4 1333
mbed_official 381:5460fc57b6e4 1334 #define ADC_JSQR_JEXTSEL ((uint32_t)0x0000003C) /*!< ADC external trigger selection for injected group */
mbed_official 381:5460fc57b6e4 1335 #define ADC_JSQR_JEXTSEL_0 ((uint32_t)0x00000004) /*!< ADC JEXTSEL bit 0 */
mbed_official 381:5460fc57b6e4 1336 #define ADC_JSQR_JEXTSEL_1 ((uint32_t)0x00000008) /*!< ADC JEXTSEL bit 1 */
mbed_official 381:5460fc57b6e4 1337 #define ADC_JSQR_JEXTSEL_2 ((uint32_t)0x00000010) /*!< ADC JEXTSEL bit 2 */
mbed_official 381:5460fc57b6e4 1338 #define ADC_JSQR_JEXTSEL_3 ((uint32_t)0x00000020) /*!< ADC JEXTSEL bit 3 */
mbed_official 381:5460fc57b6e4 1339
mbed_official 381:5460fc57b6e4 1340 #define ADC_JSQR_JEXTEN ((uint32_t)0x000000C0) /*!< ADC external trigger enable and polarity selection for injected channels */
mbed_official 381:5460fc57b6e4 1341 #define ADC_JSQR_JEXTEN_0 ((uint32_t)0x00000040) /*!< ADC JEXTEN bit 0 */
mbed_official 381:5460fc57b6e4 1342 #define ADC_JSQR_JEXTEN_1 ((uint32_t)0x00000080) /*!< ADC JEXTEN bit 1 */
mbed_official 381:5460fc57b6e4 1343
mbed_official 381:5460fc57b6e4 1344 #define ADC_JSQR_JSQ1 ((uint32_t)0x00001F00) /*!< ADC 1st conversion in injected sequence */
mbed_official 381:5460fc57b6e4 1345 #define ADC_JSQR_JSQ1_0 ((uint32_t)0x00000100) /*!< ADC JSQ1 bit 0 */
mbed_official 381:5460fc57b6e4 1346 #define ADC_JSQR_JSQ1_1 ((uint32_t)0x00000200) /*!< ADC JSQ1 bit 1 */
mbed_official 381:5460fc57b6e4 1347 #define ADC_JSQR_JSQ1_2 ((uint32_t)0x00000400) /*!< ADC JSQ1 bit 2 */
mbed_official 381:5460fc57b6e4 1348 #define ADC_JSQR_JSQ1_3 ((uint32_t)0x00000800) /*!< ADC JSQ1 bit 3 */
mbed_official 381:5460fc57b6e4 1349 #define ADC_JSQR_JSQ1_4 ((uint32_t)0x00001000) /*!< ADC JSQ1 bit 4 */
mbed_official 381:5460fc57b6e4 1350
mbed_official 381:5460fc57b6e4 1351 #define ADC_JSQR_JSQ2 ((uint32_t)0x0007C000) /*!< ADC 2nd conversion in injected sequence */
mbed_official 381:5460fc57b6e4 1352 #define ADC_JSQR_JSQ2_0 ((uint32_t)0x00004000) /*!< ADC JSQ2 bit 0 */
mbed_official 381:5460fc57b6e4 1353 #define ADC_JSQR_JSQ2_1 ((uint32_t)0x00008000) /*!< ADC JSQ2 bit 1 */
mbed_official 381:5460fc57b6e4 1354 #define ADC_JSQR_JSQ2_2 ((uint32_t)0x00010000) /*!< ADC JSQ2 bit 2 */
mbed_official 381:5460fc57b6e4 1355 #define ADC_JSQR_JSQ2_3 ((uint32_t)0x00020000) /*!< ADC JSQ2 bit 3 */
mbed_official 381:5460fc57b6e4 1356 #define ADC_JSQR_JSQ2_4 ((uint32_t)0x00040000) /*!< ADC JSQ2 bit 4 */
mbed_official 381:5460fc57b6e4 1357
mbed_official 381:5460fc57b6e4 1358 #define ADC_JSQR_JSQ3 ((uint32_t)0x01F00000) /*!< ADC 3rd conversion in injected sequence */
mbed_official 381:5460fc57b6e4 1359 #define ADC_JSQR_JSQ3_0 ((uint32_t)0x00100000) /*!< ADC JSQ3 bit 0 */
mbed_official 381:5460fc57b6e4 1360 #define ADC_JSQR_JSQ3_1 ((uint32_t)0x00200000) /*!< ADC JSQ3 bit 1 */
mbed_official 381:5460fc57b6e4 1361 #define ADC_JSQR_JSQ3_2 ((uint32_t)0x00400000) /*!< ADC JSQ3 bit 2 */
mbed_official 381:5460fc57b6e4 1362 #define ADC_JSQR_JSQ3_3 ((uint32_t)0x00800000) /*!< ADC JSQ3 bit 3 */
mbed_official 381:5460fc57b6e4 1363 #define ADC_JSQR_JSQ3_4 ((uint32_t)0x01000000) /*!< ADC JSQ3 bit 4 */
mbed_official 381:5460fc57b6e4 1364
mbed_official 381:5460fc57b6e4 1365 #define ADC_JSQR_JSQ4 ((uint32_t)0x7C000000) /*!< ADC 4th conversion in injected sequence */
mbed_official 381:5460fc57b6e4 1366 #define ADC_JSQR_JSQ4_0 ((uint32_t)0x04000000) /*!< ADC JSQ4 bit 0 */
mbed_official 381:5460fc57b6e4 1367 #define ADC_JSQR_JSQ4_1 ((uint32_t)0x08000000) /*!< ADC JSQ4 bit 1 */
mbed_official 381:5460fc57b6e4 1368 #define ADC_JSQR_JSQ4_2 ((uint32_t)0x10000000) /*!< ADC JSQ4 bit 2 */
mbed_official 381:5460fc57b6e4 1369 #define ADC_JSQR_JSQ4_3 ((uint32_t)0x20000000) /*!< ADC JSQ4 bit 3 */
mbed_official 381:5460fc57b6e4 1370 #define ADC_JSQR_JSQ4_4 ((uint32_t)0x40000000) /*!< ADC JSQ4 bit 4 */
mbed_official 381:5460fc57b6e4 1371
mbed_official 381:5460fc57b6e4 1372 /******************** Bit definition for ADC_OFR1 register ********************/
mbed_official 381:5460fc57b6e4 1373 #define ADC_OFR1_OFFSET1 ((uint32_t)0x00000FFF) /*!< ADC data offset 1 for channel programmed into bits OFFSET1_CH[4:0] */
mbed_official 381:5460fc57b6e4 1374 #define ADC_OFR1_OFFSET1_0 ((uint32_t)0x00000001) /*!< ADC OFFSET1 bit 0 */
mbed_official 381:5460fc57b6e4 1375 #define ADC_OFR1_OFFSET1_1 ((uint32_t)0x00000002) /*!< ADC OFFSET1 bit 1 */
mbed_official 381:5460fc57b6e4 1376 #define ADC_OFR1_OFFSET1_2 ((uint32_t)0x00000004) /*!< ADC OFFSET1 bit 2 */
mbed_official 381:5460fc57b6e4 1377 #define ADC_OFR1_OFFSET1_3 ((uint32_t)0x00000008) /*!< ADC OFFSET1 bit 3 */
mbed_official 381:5460fc57b6e4 1378 #define ADC_OFR1_OFFSET1_4 ((uint32_t)0x00000010) /*!< ADC OFFSET1 bit 4 */
mbed_official 381:5460fc57b6e4 1379 #define ADC_OFR1_OFFSET1_5 ((uint32_t)0x00000020) /*!< ADC OFFSET1 bit 5 */
mbed_official 381:5460fc57b6e4 1380 #define ADC_OFR1_OFFSET1_6 ((uint32_t)0x00000040) /*!< ADC OFFSET1 bit 6 */
mbed_official 381:5460fc57b6e4 1381 #define ADC_OFR1_OFFSET1_7 ((uint32_t)0x00000080) /*!< ADC OFFSET1 bit 7 */
mbed_official 381:5460fc57b6e4 1382 #define ADC_OFR1_OFFSET1_8 ((uint32_t)0x00000100) /*!< ADC OFFSET1 bit 8 */
mbed_official 381:5460fc57b6e4 1383 #define ADC_OFR1_OFFSET1_9 ((uint32_t)0x00000200) /*!< ADC OFFSET1 bit 9 */
mbed_official 381:5460fc57b6e4 1384 #define ADC_OFR1_OFFSET1_10 ((uint32_t)0x00000400) /*!< ADC OFFSET1 bit 10 */
mbed_official 381:5460fc57b6e4 1385 #define ADC_OFR1_OFFSET1_11 ((uint32_t)0x00000800) /*!< ADC OFFSET1 bit 11 */
mbed_official 381:5460fc57b6e4 1386
mbed_official 381:5460fc57b6e4 1387 #define ADC_OFR1_OFFSET1_CH ((uint32_t)0x7C000000) /*!< ADC Channel selection for the data offset 1 */
mbed_official 381:5460fc57b6e4 1388 #define ADC_OFR1_OFFSET1_CH_0 ((uint32_t)0x04000000) /*!< ADC OFFSET1_CH bit 0 */
mbed_official 381:5460fc57b6e4 1389 #define ADC_OFR1_OFFSET1_CH_1 ((uint32_t)0x08000000) /*!< ADC OFFSET1_CH bit 1 */
mbed_official 381:5460fc57b6e4 1390 #define ADC_OFR1_OFFSET1_CH_2 ((uint32_t)0x10000000) /*!< ADC OFFSET1_CH bit 2 */
mbed_official 381:5460fc57b6e4 1391 #define ADC_OFR1_OFFSET1_CH_3 ((uint32_t)0x20000000) /*!< ADC OFFSET1_CH bit 3 */
mbed_official 381:5460fc57b6e4 1392 #define ADC_OFR1_OFFSET1_CH_4 ((uint32_t)0x40000000) /*!< ADC OFFSET1_CH bit 4 */
mbed_official 381:5460fc57b6e4 1393
mbed_official 381:5460fc57b6e4 1394 #define ADC_OFR1_OFFSET1_EN ((uint32_t)0x80000000) /*!< ADC offset 1 enable */
mbed_official 381:5460fc57b6e4 1395
mbed_official 381:5460fc57b6e4 1396 /******************** Bit definition for ADC_OFR2 register ********************/
mbed_official 381:5460fc57b6e4 1397 #define ADC_OFR2_OFFSET2 ((uint32_t)0x00000FFF) /*!< ADC data offset 2 for channel programmed into bits OFFSET2_CH[4:0] */
mbed_official 381:5460fc57b6e4 1398 #define ADC_OFR2_OFFSET2_0 ((uint32_t)0x00000001) /*!< ADC OFFSET2 bit 0 */
mbed_official 381:5460fc57b6e4 1399 #define ADC_OFR2_OFFSET2_1 ((uint32_t)0x00000002) /*!< ADC OFFSET2 bit 1 */
mbed_official 381:5460fc57b6e4 1400 #define ADC_OFR2_OFFSET2_2 ((uint32_t)0x00000004) /*!< ADC OFFSET2 bit 2 */
mbed_official 381:5460fc57b6e4 1401 #define ADC_OFR2_OFFSET2_3 ((uint32_t)0x00000008) /*!< ADC OFFSET2 bit 3 */
mbed_official 381:5460fc57b6e4 1402 #define ADC_OFR2_OFFSET2_4 ((uint32_t)0x00000010) /*!< ADC OFFSET2 bit 4 */
mbed_official 381:5460fc57b6e4 1403 #define ADC_OFR2_OFFSET2_5 ((uint32_t)0x00000020) /*!< ADC OFFSET2 bit 5 */
mbed_official 381:5460fc57b6e4 1404 #define ADC_OFR2_OFFSET2_6 ((uint32_t)0x00000040) /*!< ADC OFFSET2 bit 6 */
mbed_official 381:5460fc57b6e4 1405 #define ADC_OFR2_OFFSET2_7 ((uint32_t)0x00000080) /*!< ADC OFFSET2 bit 7 */
mbed_official 381:5460fc57b6e4 1406 #define ADC_OFR2_OFFSET2_8 ((uint32_t)0x00000100) /*!< ADC OFFSET2 bit 8 */
mbed_official 381:5460fc57b6e4 1407 #define ADC_OFR2_OFFSET2_9 ((uint32_t)0x00000200) /*!< ADC OFFSET2 bit 9 */
mbed_official 381:5460fc57b6e4 1408 #define ADC_OFR2_OFFSET2_10 ((uint32_t)0x00000400) /*!< ADC OFFSET2 bit 10 */
mbed_official 381:5460fc57b6e4 1409 #define ADC_OFR2_OFFSET2_11 ((uint32_t)0x00000800) /*!< ADC OFFSET2 bit 11 */
mbed_official 381:5460fc57b6e4 1410
mbed_official 381:5460fc57b6e4 1411 #define ADC_OFR2_OFFSET2_CH ((uint32_t)0x7C000000) /*!< ADC Channel selection for the data offset 2 */
mbed_official 381:5460fc57b6e4 1412 #define ADC_OFR2_OFFSET2_CH_0 ((uint32_t)0x04000000) /*!< ADC OFFSET2_CH bit 0 */
mbed_official 381:5460fc57b6e4 1413 #define ADC_OFR2_OFFSET2_CH_1 ((uint32_t)0x08000000) /*!< ADC OFFSET2_CH bit 1 */
mbed_official 381:5460fc57b6e4 1414 #define ADC_OFR2_OFFSET2_CH_2 ((uint32_t)0x10000000) /*!< ADC OFFSET2_CH bit 2 */
mbed_official 381:5460fc57b6e4 1415 #define ADC_OFR2_OFFSET2_CH_3 ((uint32_t)0x20000000) /*!< ADC OFFSET2_CH bit 3 */
mbed_official 381:5460fc57b6e4 1416 #define ADC_OFR2_OFFSET2_CH_4 ((uint32_t)0x40000000) /*!< ADC OFFSET2_CH bit 4 */
mbed_official 381:5460fc57b6e4 1417
mbed_official 381:5460fc57b6e4 1418 #define ADC_OFR2_OFFSET2_EN ((uint32_t)0x80000000) /*!< ADC offset 2 enable */
mbed_official 381:5460fc57b6e4 1419
mbed_official 381:5460fc57b6e4 1420 /******************** Bit definition for ADC_OFR3 register ********************/
mbed_official 381:5460fc57b6e4 1421 #define ADC_OFR3_OFFSET3 ((uint32_t)0x00000FFF) /*!< ADC data offset 3 for channel programmed into bits OFFSET3_CH[4:0] */
mbed_official 381:5460fc57b6e4 1422 #define ADC_OFR3_OFFSET3_0 ((uint32_t)0x00000001) /*!< ADC OFFSET3 bit 0 */
mbed_official 381:5460fc57b6e4 1423 #define ADC_OFR3_OFFSET3_1 ((uint32_t)0x00000002) /*!< ADC OFFSET3 bit 1 */
mbed_official 381:5460fc57b6e4 1424 #define ADC_OFR3_OFFSET3_2 ((uint32_t)0x00000004) /*!< ADC OFFSET3 bit 2 */
mbed_official 381:5460fc57b6e4 1425 #define ADC_OFR3_OFFSET3_3 ((uint32_t)0x00000008) /*!< ADC OFFSET3 bit 3 */
mbed_official 381:5460fc57b6e4 1426 #define ADC_OFR3_OFFSET3_4 ((uint32_t)0x00000010) /*!< ADC OFFSET3 bit 4 */
mbed_official 381:5460fc57b6e4 1427 #define ADC_OFR3_OFFSET3_5 ((uint32_t)0x00000020) /*!< ADC OFFSET3 bit 5 */
mbed_official 381:5460fc57b6e4 1428 #define ADC_OFR3_OFFSET3_6 ((uint32_t)0x00000040) /*!< ADC OFFSET3 bit 6 */
mbed_official 381:5460fc57b6e4 1429 #define ADC_OFR3_OFFSET3_7 ((uint32_t)0x00000080) /*!< ADC OFFSET3 bit 7 */
mbed_official 381:5460fc57b6e4 1430 #define ADC_OFR3_OFFSET3_8 ((uint32_t)0x00000100) /*!< ADC OFFSET3 bit 8 */
mbed_official 381:5460fc57b6e4 1431 #define ADC_OFR3_OFFSET3_9 ((uint32_t)0x00000200) /*!< ADC OFFSET3 bit 9 */
mbed_official 381:5460fc57b6e4 1432 #define ADC_OFR3_OFFSET3_10 ((uint32_t)0x00000400) /*!< ADC OFFSET3 bit 10 */
mbed_official 381:5460fc57b6e4 1433 #define ADC_OFR3_OFFSET3_11 ((uint32_t)0x00000800) /*!< ADC OFFSET3 bit 11 */
mbed_official 381:5460fc57b6e4 1434
mbed_official 381:5460fc57b6e4 1435 #define ADC_OFR3_OFFSET3_CH ((uint32_t)0x7C000000) /*!< ADC Channel selection for the data offset 3 */
mbed_official 381:5460fc57b6e4 1436 #define ADC_OFR3_OFFSET3_CH_0 ((uint32_t)0x04000000) /*!< ADC OFFSET3_CH bit 0 */
mbed_official 381:5460fc57b6e4 1437 #define ADC_OFR3_OFFSET3_CH_1 ((uint32_t)0x08000000) /*!< ADC OFFSET3_CH bit 1 */
mbed_official 381:5460fc57b6e4 1438 #define ADC_OFR3_OFFSET3_CH_2 ((uint32_t)0x10000000) /*!< ADC OFFSET3_CH bit 2 */
mbed_official 381:5460fc57b6e4 1439 #define ADC_OFR3_OFFSET3_CH_3 ((uint32_t)0x20000000) /*!< ADC OFFSET3_CH bit 3 */
mbed_official 381:5460fc57b6e4 1440 #define ADC_OFR3_OFFSET3_CH_4 ((uint32_t)0x40000000) /*!< ADC OFFSET3_CH bit 4 */
mbed_official 381:5460fc57b6e4 1441
mbed_official 381:5460fc57b6e4 1442 #define ADC_OFR3_OFFSET3_EN ((uint32_t)0x80000000) /*!< ADC offset 3 enable */
mbed_official 381:5460fc57b6e4 1443
mbed_official 381:5460fc57b6e4 1444 /******************** Bit definition for ADC_OFR4 register ********************/
mbed_official 381:5460fc57b6e4 1445 #define ADC_OFR4_OFFSET4 ((uint32_t)0x00000FFF) /*!< ADC data offset 4 for channel programmed into bits OFFSET4_CH[4:0] */
mbed_official 381:5460fc57b6e4 1446 #define ADC_OFR4_OFFSET4_0 ((uint32_t)0x00000001) /*!< ADC OFFSET4 bit 0 */
mbed_official 381:5460fc57b6e4 1447 #define ADC_OFR4_OFFSET4_1 ((uint32_t)0x00000002) /*!< ADC OFFSET4 bit 1 */
mbed_official 381:5460fc57b6e4 1448 #define ADC_OFR4_OFFSET4_2 ((uint32_t)0x00000004) /*!< ADC OFFSET4 bit 2 */
mbed_official 381:5460fc57b6e4 1449 #define ADC_OFR4_OFFSET4_3 ((uint32_t)0x00000008) /*!< ADC OFFSET4 bit 3 */
mbed_official 381:5460fc57b6e4 1450 #define ADC_OFR4_OFFSET4_4 ((uint32_t)0x00000010) /*!< ADC OFFSET4 bit 4 */
mbed_official 381:5460fc57b6e4 1451 #define ADC_OFR4_OFFSET4_5 ((uint32_t)0x00000020) /*!< ADC OFFSET4 bit 5 */
mbed_official 381:5460fc57b6e4 1452 #define ADC_OFR4_OFFSET4_6 ((uint32_t)0x00000040) /*!< ADC OFFSET4 bit 6 */
mbed_official 381:5460fc57b6e4 1453 #define ADC_OFR4_OFFSET4_7 ((uint32_t)0x00000080) /*!< ADC OFFSET4 bit 7 */
mbed_official 381:5460fc57b6e4 1454 #define ADC_OFR4_OFFSET4_8 ((uint32_t)0x00000100) /*!< ADC OFFSET4 bit 8 */
mbed_official 381:5460fc57b6e4 1455 #define ADC_OFR4_OFFSET4_9 ((uint32_t)0x00000200) /*!< ADC OFFSET4 bit 9 */
mbed_official 381:5460fc57b6e4 1456 #define ADC_OFR4_OFFSET4_10 ((uint32_t)0x00000400) /*!< ADC OFFSET4 bit 10 */
mbed_official 381:5460fc57b6e4 1457 #define ADC_OFR4_OFFSET4_11 ((uint32_t)0x00000800) /*!< ADC OFFSET4 bit 11 */
mbed_official 381:5460fc57b6e4 1458
mbed_official 381:5460fc57b6e4 1459 #define ADC_OFR4_OFFSET4_CH ((uint32_t)0x7C000000) /*!< ADC Channel selection for the data offset 4 */
mbed_official 381:5460fc57b6e4 1460 #define ADC_OFR4_OFFSET4_CH_0 ((uint32_t)0x04000000) /*!< ADC OFFSET4_CH bit 0 */
mbed_official 381:5460fc57b6e4 1461 #define ADC_OFR4_OFFSET4_CH_1 ((uint32_t)0x08000000) /*!< ADC OFFSET4_CH bit 1 */
mbed_official 381:5460fc57b6e4 1462 #define ADC_OFR4_OFFSET4_CH_2 ((uint32_t)0x10000000) /*!< ADC OFFSET4_CH bit 2 */
mbed_official 381:5460fc57b6e4 1463 #define ADC_OFR4_OFFSET4_CH_3 ((uint32_t)0x20000000) /*!< ADC OFFSET4_CH bit 3 */
mbed_official 381:5460fc57b6e4 1464 #define ADC_OFR4_OFFSET4_CH_4 ((uint32_t)0x40000000) /*!< ADC OFFSET4_CH bit 4 */
mbed_official 381:5460fc57b6e4 1465
mbed_official 381:5460fc57b6e4 1466 #define ADC_OFR4_OFFSET4_EN ((uint32_t)0x80000000) /*!< ADC offset 4 enable */
mbed_official 381:5460fc57b6e4 1467
mbed_official 381:5460fc57b6e4 1468 /******************** Bit definition for ADC_JDR1 register ********************/
mbed_official 381:5460fc57b6e4 1469 #define ADC_JDR1_JDATA ((uint32_t)0x0000FFFF) /*!< ADC Injected DATA */
mbed_official 381:5460fc57b6e4 1470 #define ADC_JDR1_JDATA_0 ((uint32_t)0x00000001) /*!< ADC JDATA bit 0 */
mbed_official 381:5460fc57b6e4 1471 #define ADC_JDR1_JDATA_1 ((uint32_t)0x00000002) /*!< ADC JDATA bit 1 */
mbed_official 381:5460fc57b6e4 1472 #define ADC_JDR1_JDATA_2 ((uint32_t)0x00000004) /*!< ADC JDATA bit 2 */
mbed_official 381:5460fc57b6e4 1473 #define ADC_JDR1_JDATA_3 ((uint32_t)0x00000008) /*!< ADC JDATA bit 3 */
mbed_official 381:5460fc57b6e4 1474 #define ADC_JDR1_JDATA_4 ((uint32_t)0x00000010) /*!< ADC JDATA bit 4 */
mbed_official 381:5460fc57b6e4 1475 #define ADC_JDR1_JDATA_5 ((uint32_t)0x00000020) /*!< ADC JDATA bit 5 */
mbed_official 381:5460fc57b6e4 1476 #define ADC_JDR1_JDATA_6 ((uint32_t)0x00000040) /*!< ADC JDATA bit 6 */
mbed_official 381:5460fc57b6e4 1477 #define ADC_JDR1_JDATA_7 ((uint32_t)0x00000080) /*!< ADC JDATA bit 7 */
mbed_official 381:5460fc57b6e4 1478 #define ADC_JDR1_JDATA_8 ((uint32_t)0x00000100) /*!< ADC JDATA bit 8 */
mbed_official 381:5460fc57b6e4 1479 #define ADC_JDR1_JDATA_9 ((uint32_t)0x00000200) /*!< ADC JDATA bit 9 */
mbed_official 381:5460fc57b6e4 1480 #define ADC_JDR1_JDATA_10 ((uint32_t)0x00000400) /*!< ADC JDATA bit 10 */
mbed_official 381:5460fc57b6e4 1481 #define ADC_JDR1_JDATA_11 ((uint32_t)0x00000800) /*!< ADC JDATA bit 11 */
mbed_official 381:5460fc57b6e4 1482 #define ADC_JDR1_JDATA_12 ((uint32_t)0x00001000) /*!< ADC JDATA bit 12 */
mbed_official 381:5460fc57b6e4 1483 #define ADC_JDR1_JDATA_13 ((uint32_t)0x00002000) /*!< ADC JDATA bit 13 */
mbed_official 381:5460fc57b6e4 1484 #define ADC_JDR1_JDATA_14 ((uint32_t)0x00004000) /*!< ADC JDATA bit 14 */
mbed_official 381:5460fc57b6e4 1485 #define ADC_JDR1_JDATA_15 ((uint32_t)0x00008000) /*!< ADC JDATA bit 15 */
mbed_official 381:5460fc57b6e4 1486
mbed_official 381:5460fc57b6e4 1487 /******************** Bit definition for ADC_JDR2 register ********************/
mbed_official 381:5460fc57b6e4 1488 #define ADC_JDR2_JDATA ((uint32_t)0x0000FFFF) /*!< ADC Injected DATA */
mbed_official 381:5460fc57b6e4 1489 #define ADC_JDR2_JDATA_0 ((uint32_t)0x00000001) /*!< ADC JDATA bit 0 */
mbed_official 381:5460fc57b6e4 1490 #define ADC_JDR2_JDATA_1 ((uint32_t)0x00000002) /*!< ADC JDATA bit 1 */
mbed_official 381:5460fc57b6e4 1491 #define ADC_JDR2_JDATA_2 ((uint32_t)0x00000004) /*!< ADC JDATA bit 2 */
mbed_official 381:5460fc57b6e4 1492 #define ADC_JDR2_JDATA_3 ((uint32_t)0x00000008) /*!< ADC JDATA bit 3 */
mbed_official 381:5460fc57b6e4 1493 #define ADC_JDR2_JDATA_4 ((uint32_t)0x00000010) /*!< ADC JDATA bit 4 */
mbed_official 381:5460fc57b6e4 1494 #define ADC_JDR2_JDATA_5 ((uint32_t)0x00000020) /*!< ADC JDATA bit 5 */
mbed_official 381:5460fc57b6e4 1495 #define ADC_JDR2_JDATA_6 ((uint32_t)0x00000040) /*!< ADC JDATA bit 6 */
mbed_official 381:5460fc57b6e4 1496 #define ADC_JDR2_JDATA_7 ((uint32_t)0x00000080) /*!< ADC JDATA bit 7 */
mbed_official 381:5460fc57b6e4 1497 #define ADC_JDR2_JDATA_8 ((uint32_t)0x00000100) /*!< ADC JDATA bit 8 */
mbed_official 381:5460fc57b6e4 1498 #define ADC_JDR2_JDATA_9 ((uint32_t)0x00000200) /*!< ADC JDATA bit 9 */
mbed_official 381:5460fc57b6e4 1499 #define ADC_JDR2_JDATA_10 ((uint32_t)0x00000400) /*!< ADC JDATA bit 10 */
mbed_official 381:5460fc57b6e4 1500 #define ADC_JDR2_JDATA_11 ((uint32_t)0x00000800) /*!< ADC JDATA bit 11 */
mbed_official 381:5460fc57b6e4 1501 #define ADC_JDR2_JDATA_12 ((uint32_t)0x00001000) /*!< ADC JDATA bit 12 */
mbed_official 381:5460fc57b6e4 1502 #define ADC_JDR2_JDATA_13 ((uint32_t)0x00002000) /*!< ADC JDATA bit 13 */
mbed_official 381:5460fc57b6e4 1503 #define ADC_JDR2_JDATA_14 ((uint32_t)0x00004000) /*!< ADC JDATA bit 14 */
mbed_official 381:5460fc57b6e4 1504 #define ADC_JDR2_JDATA_15 ((uint32_t)0x00008000) /*!< ADC JDATA bit 15 */
mbed_official 381:5460fc57b6e4 1505
mbed_official 381:5460fc57b6e4 1506 /******************** Bit definition for ADC_JDR3 register ********************/
mbed_official 381:5460fc57b6e4 1507 #define ADC_JDR3_JDATA ((uint32_t)0x0000FFFF) /*!< ADC Injected DATA */
mbed_official 381:5460fc57b6e4 1508 #define ADC_JDR3_JDATA_0 ((uint32_t)0x00000001) /*!< ADC JDATA bit 0 */
mbed_official 381:5460fc57b6e4 1509 #define ADC_JDR3_JDATA_1 ((uint32_t)0x00000002) /*!< ADC JDATA bit 1 */
mbed_official 381:5460fc57b6e4 1510 #define ADC_JDR3_JDATA_2 ((uint32_t)0x00000004) /*!< ADC JDATA bit 2 */
mbed_official 381:5460fc57b6e4 1511 #define ADC_JDR3_JDATA_3 ((uint32_t)0x00000008) /*!< ADC JDATA bit 3 */
mbed_official 381:5460fc57b6e4 1512 #define ADC_JDR3_JDATA_4 ((uint32_t)0x00000010) /*!< ADC JDATA bit 4 */
mbed_official 381:5460fc57b6e4 1513 #define ADC_JDR3_JDATA_5 ((uint32_t)0x00000020) /*!< ADC JDATA bit 5 */
mbed_official 381:5460fc57b6e4 1514 #define ADC_JDR3_JDATA_6 ((uint32_t)0x00000040) /*!< ADC JDATA bit 6 */
mbed_official 381:5460fc57b6e4 1515 #define ADC_JDR3_JDATA_7 ((uint32_t)0x00000080) /*!< ADC JDATA bit 7 */
mbed_official 381:5460fc57b6e4 1516 #define ADC_JDR3_JDATA_8 ((uint32_t)0x00000100) /*!< ADC JDATA bit 8 */
mbed_official 381:5460fc57b6e4 1517 #define ADC_JDR3_JDATA_9 ((uint32_t)0x00000200) /*!< ADC JDATA bit 9 */
mbed_official 381:5460fc57b6e4 1518 #define ADC_JDR3_JDATA_10 ((uint32_t)0x00000400) /*!< ADC JDATA bit 10 */
mbed_official 381:5460fc57b6e4 1519 #define ADC_JDR3_JDATA_11 ((uint32_t)0x00000800) /*!< ADC JDATA bit 11 */
mbed_official 381:5460fc57b6e4 1520 #define ADC_JDR3_JDATA_12 ((uint32_t)0x00001000) /*!< ADC JDATA bit 12 */
mbed_official 381:5460fc57b6e4 1521 #define ADC_JDR3_JDATA_13 ((uint32_t)0x00002000) /*!< ADC JDATA bit 13 */
mbed_official 381:5460fc57b6e4 1522 #define ADC_JDR3_JDATA_14 ((uint32_t)0x00004000) /*!< ADC JDATA bit 14 */
mbed_official 381:5460fc57b6e4 1523 #define ADC_JDR3_JDATA_15 ((uint32_t)0x00008000) /*!< ADC JDATA bit 15 */
mbed_official 381:5460fc57b6e4 1524
mbed_official 381:5460fc57b6e4 1525 /******************** Bit definition for ADC_JDR4 register ********************/
mbed_official 381:5460fc57b6e4 1526 #define ADC_JDR4_JDATA ((uint32_t)0x0000FFFF) /*!< ADC Injected DATA */
mbed_official 381:5460fc57b6e4 1527 #define ADC_JDR4_JDATA_0 ((uint32_t)0x00000001) /*!< ADC JDATA bit 0 */
mbed_official 381:5460fc57b6e4 1528 #define ADC_JDR4_JDATA_1 ((uint32_t)0x00000002) /*!< ADC JDATA bit 1 */
mbed_official 381:5460fc57b6e4 1529 #define ADC_JDR4_JDATA_2 ((uint32_t)0x00000004) /*!< ADC JDATA bit 2 */
mbed_official 381:5460fc57b6e4 1530 #define ADC_JDR4_JDATA_3 ((uint32_t)0x00000008) /*!< ADC JDATA bit 3 */
mbed_official 381:5460fc57b6e4 1531 #define ADC_JDR4_JDATA_4 ((uint32_t)0x00000010) /*!< ADC JDATA bit 4 */
mbed_official 381:5460fc57b6e4 1532 #define ADC_JDR4_JDATA_5 ((uint32_t)0x00000020) /*!< ADC JDATA bit 5 */
mbed_official 381:5460fc57b6e4 1533 #define ADC_JDR4_JDATA_6 ((uint32_t)0x00000040) /*!< ADC JDATA bit 6 */
mbed_official 381:5460fc57b6e4 1534 #define ADC_JDR4_JDATA_7 ((uint32_t)0x00000080) /*!< ADC JDATA bit 7 */
mbed_official 381:5460fc57b6e4 1535 #define ADC_JDR4_JDATA_8 ((uint32_t)0x00000100) /*!< ADC JDATA bit 8 */
mbed_official 381:5460fc57b6e4 1536 #define ADC_JDR4_JDATA_9 ((uint32_t)0x00000200) /*!< ADC JDATA bit 9 */
mbed_official 381:5460fc57b6e4 1537 #define ADC_JDR4_JDATA_10 ((uint32_t)0x00000400) /*!< ADC JDATA bit 10 */
mbed_official 381:5460fc57b6e4 1538 #define ADC_JDR4_JDATA_11 ((uint32_t)0x00000800) /*!< ADC JDATA bit 11 */
mbed_official 381:5460fc57b6e4 1539 #define ADC_JDR4_JDATA_12 ((uint32_t)0x00001000) /*!< ADC JDATA bit 12 */
mbed_official 381:5460fc57b6e4 1540 #define ADC_JDR4_JDATA_13 ((uint32_t)0x00002000) /*!< ADC JDATA bit 13 */
mbed_official 381:5460fc57b6e4 1541 #define ADC_JDR4_JDATA_14 ((uint32_t)0x00004000) /*!< ADC JDATA bit 14 */
mbed_official 381:5460fc57b6e4 1542 #define ADC_JDR4_JDATA_15 ((uint32_t)0x00008000) /*!< ADC JDATA bit 15 */
mbed_official 381:5460fc57b6e4 1543
mbed_official 381:5460fc57b6e4 1544 /******************** Bit definition for ADC_AWD2CR register ********************/
mbed_official 381:5460fc57b6e4 1545 #define ADC_AWD2CR_AWD2CH ((uint32_t)0x0007FFFE) /*!< ADC Analog watchdog 2 channel selection */
mbed_official 381:5460fc57b6e4 1546 #define ADC_AWD2CR_AWD2CH_0 ((uint32_t)0x00000002) /*!< ADC AWD2CH bit 0 */
mbed_official 381:5460fc57b6e4 1547 #define ADC_AWD2CR_AWD2CH_1 ((uint32_t)0x00000004) /*!< ADC AWD2CH bit 1 */
mbed_official 381:5460fc57b6e4 1548 #define ADC_AWD2CR_AWD2CH_2 ((uint32_t)0x00000008) /*!< ADC AWD2CH bit 2 */
mbed_official 381:5460fc57b6e4 1549 #define ADC_AWD2CR_AWD2CH_3 ((uint32_t)0x00000010) /*!< ADC AWD2CH bit 3 */
mbed_official 381:5460fc57b6e4 1550 #define ADC_AWD2CR_AWD2CH_4 ((uint32_t)0x00000020) /*!< ADC AWD2CH bit 4 */
mbed_official 381:5460fc57b6e4 1551 #define ADC_AWD2CR_AWD2CH_5 ((uint32_t)0x00000040) /*!< ADC AWD2CH bit 5 */
mbed_official 381:5460fc57b6e4 1552 #define ADC_AWD2CR_AWD2CH_6 ((uint32_t)0x00000080) /*!< ADC AWD2CH bit 6 */
mbed_official 381:5460fc57b6e4 1553 #define ADC_AWD2CR_AWD2CH_7 ((uint32_t)0x00000100) /*!< ADC AWD2CH bit 7 */
mbed_official 381:5460fc57b6e4 1554 #define ADC_AWD2CR_AWD2CH_8 ((uint32_t)0x00000200) /*!< ADC AWD2CH bit 8 */
mbed_official 381:5460fc57b6e4 1555 #define ADC_AWD2CR_AWD2CH_9 ((uint32_t)0x00000400) /*!< ADC AWD2CH bit 9 */
mbed_official 381:5460fc57b6e4 1556 #define ADC_AWD2CR_AWD2CH_10 ((uint32_t)0x00000800) /*!< ADC AWD2CH bit 10 */
mbed_official 381:5460fc57b6e4 1557 #define ADC_AWD2CR_AWD2CH_11 ((uint32_t)0x00001000) /*!< ADC AWD2CH bit 11 */
mbed_official 381:5460fc57b6e4 1558 #define ADC_AWD2CR_AWD2CH_12 ((uint32_t)0x00002000) /*!< ADC AWD2CH bit 12 */
mbed_official 381:5460fc57b6e4 1559 #define ADC_AWD2CR_AWD2CH_13 ((uint32_t)0x00004000) /*!< ADC AWD2CH bit 13 */
mbed_official 381:5460fc57b6e4 1560 #define ADC_AWD2CR_AWD2CH_14 ((uint32_t)0x00008000) /*!< ADC AWD2CH bit 14 */
mbed_official 381:5460fc57b6e4 1561 #define ADC_AWD2CR_AWD2CH_15 ((uint32_t)0x00010000) /*!< ADC AWD2CH bit 15 */
mbed_official 381:5460fc57b6e4 1562 #define ADC_AWD2CR_AWD2CH_16 ((uint32_t)0x00020000) /*!< ADC AWD2CH bit 16 */
mbed_official 381:5460fc57b6e4 1563 #define ADC_AWD2CR_AWD2CH_17 ((uint32_t)0x00030000) /*!< ADC AWD2CH bit 17 */
mbed_official 381:5460fc57b6e4 1564
mbed_official 381:5460fc57b6e4 1565 /******************** Bit definition for ADC_AWD3CR register ********************/
mbed_official 381:5460fc57b6e4 1566 #define ADC_AWD3CR_AWD3CH ((uint32_t)0x0007FFFE) /*!< ADC Analog watchdog 2 channel selection */
mbed_official 381:5460fc57b6e4 1567 #define ADC_AWD3CR_AWD3CH_0 ((uint32_t)0x00000002) /*!< ADC AWD3CH bit 0 */
mbed_official 381:5460fc57b6e4 1568 #define ADC_AWD3CR_AWD3CH_1 ((uint32_t)0x00000004) /*!< ADC AWD3CH bit 1 */
mbed_official 381:5460fc57b6e4 1569 #define ADC_AWD3CR_AWD3CH_2 ((uint32_t)0x00000008) /*!< ADC AWD3CH bit 2 */
mbed_official 381:5460fc57b6e4 1570 #define ADC_AWD3CR_AWD3CH_3 ((uint32_t)0x00000010) /*!< ADC AWD3CH bit 3 */
mbed_official 381:5460fc57b6e4 1571 #define ADC_AWD3CR_AWD3CH_4 ((uint32_t)0x00000020) /*!< ADC AWD3CH bit 4 */
mbed_official 381:5460fc57b6e4 1572 #define ADC_AWD3CR_AWD3CH_5 ((uint32_t)0x00000040) /*!< ADC AWD3CH bit 5 */
mbed_official 381:5460fc57b6e4 1573 #define ADC_AWD3CR_AWD3CH_6 ((uint32_t)0x00000080) /*!< ADC AWD3CH bit 6 */
mbed_official 381:5460fc57b6e4 1574 #define ADC_AWD3CR_AWD3CH_7 ((uint32_t)0x00000100) /*!< ADC AWD3CH bit 7 */
mbed_official 381:5460fc57b6e4 1575 #define ADC_AWD3CR_AWD3CH_8 ((uint32_t)0x00000200) /*!< ADC AWD3CH bit 8 */
mbed_official 381:5460fc57b6e4 1576 #define ADC_AWD3CR_AWD3CH_9 ((uint32_t)0x00000400) /*!< ADC AWD3CH bit 9 */
mbed_official 381:5460fc57b6e4 1577 #define ADC_AWD3CR_AWD3CH_10 ((uint32_t)0x00000800) /*!< ADC AWD3CH bit 10 */
mbed_official 381:5460fc57b6e4 1578 #define ADC_AWD3CR_AWD3CH_11 ((uint32_t)0x00001000) /*!< ADC AWD3CH bit 11 */
mbed_official 381:5460fc57b6e4 1579 #define ADC_AWD3CR_AWD3CH_12 ((uint32_t)0x00002000) /*!< ADC AWD3CH bit 12 */
mbed_official 381:5460fc57b6e4 1580 #define ADC_AWD3CR_AWD3CH_13 ((uint32_t)0x00004000) /*!< ADC AWD3CH bit 13 */
mbed_official 381:5460fc57b6e4 1581 #define ADC_AWD3CR_AWD3CH_14 ((uint32_t)0x00008000) /*!< ADC AWD3CH bit 14 */
mbed_official 381:5460fc57b6e4 1582 #define ADC_AWD3CR_AWD3CH_15 ((uint32_t)0x00010000) /*!< ADC AWD3CH bit 15 */
mbed_official 381:5460fc57b6e4 1583 #define ADC_AWD3CR_AWD3CH_16 ((uint32_t)0x00020000) /*!< ADC AWD3CH bit 16 */
mbed_official 381:5460fc57b6e4 1584 #define ADC_AWD3CR_AWD3CH_17 ((uint32_t)0x00030000) /*!< ADC AWD3CH bit 17 */
mbed_official 381:5460fc57b6e4 1585
mbed_official 381:5460fc57b6e4 1586 /******************** Bit definition for ADC_DIFSEL register ********************/
mbed_official 381:5460fc57b6e4 1587 #define ADC_DIFSEL_DIFSEL ((uint32_t)0x0007FFFE) /*!< ADC differential modes for channels 1 to 18 */
mbed_official 381:5460fc57b6e4 1588 #define ADC_DIFSEL_DIFSEL_0 ((uint32_t)0x00000002) /*!< ADC DIFSEL bit 0 */
mbed_official 381:5460fc57b6e4 1589 #define ADC_DIFSEL_DIFSEL_1 ((uint32_t)0x00000004) /*!< ADC DIFSEL bit 1 */
mbed_official 381:5460fc57b6e4 1590 #define ADC_DIFSEL_DIFSEL_2 ((uint32_t)0x00000008) /*!< ADC DIFSEL bit 2 */
mbed_official 381:5460fc57b6e4 1591 #define ADC_DIFSEL_DIFSEL_3 ((uint32_t)0x00000010) /*!< ADC DIFSEL bit 3 */
mbed_official 381:5460fc57b6e4 1592 #define ADC_DIFSEL_DIFSEL_4 ((uint32_t)0x00000020) /*!< ADC DIFSEL bit 4 */
mbed_official 381:5460fc57b6e4 1593 #define ADC_DIFSEL_DIFSEL_5 ((uint32_t)0x00000040) /*!< ADC DIFSEL bit 5 */
mbed_official 381:5460fc57b6e4 1594 #define ADC_DIFSEL_DIFSEL_6 ((uint32_t)0x00000080) /*!< ADC DIFSEL bit 6 */
mbed_official 381:5460fc57b6e4 1595 #define ADC_DIFSEL_DIFSEL_7 ((uint32_t)0x00000100) /*!< ADC DIFSEL bit 7 */
mbed_official 381:5460fc57b6e4 1596 #define ADC_DIFSEL_DIFSEL_8 ((uint32_t)0x00000200) /*!< ADC DIFSEL bit 8 */
mbed_official 381:5460fc57b6e4 1597 #define ADC_DIFSEL_DIFSEL_9 ((uint32_t)0x00000400) /*!< ADC DIFSEL bit 9 */
mbed_official 381:5460fc57b6e4 1598 #define ADC_DIFSEL_DIFSEL_10 ((uint32_t)0x00000800) /*!< ADC DIFSEL bit 10 */
mbed_official 381:5460fc57b6e4 1599 #define ADC_DIFSEL_DIFSEL_11 ((uint32_t)0x00001000) /*!< ADC DIFSEL bit 11 */
mbed_official 381:5460fc57b6e4 1600 #define ADC_DIFSEL_DIFSEL_12 ((uint32_t)0x00002000) /*!< ADC DIFSEL bit 12 */
mbed_official 381:5460fc57b6e4 1601 #define ADC_DIFSEL_DIFSEL_13 ((uint32_t)0x00004000) /*!< ADC DIFSEL bit 13 */
mbed_official 381:5460fc57b6e4 1602 #define ADC_DIFSEL_DIFSEL_14 ((uint32_t)0x00008000) /*!< ADC DIFSEL bit 14 */
mbed_official 381:5460fc57b6e4 1603 #define ADC_DIFSEL_DIFSEL_15 ((uint32_t)0x00010000) /*!< ADC DIFSEL bit 15 */
mbed_official 381:5460fc57b6e4 1604 #define ADC_DIFSEL_DIFSEL_16 ((uint32_t)0x00020000) /*!< ADC DIFSEL bit 16 */
mbed_official 381:5460fc57b6e4 1605 #define ADC_DIFSEL_DIFSEL_17 ((uint32_t)0x00030000) /*!< ADC DIFSEL bit 17 */
mbed_official 381:5460fc57b6e4 1606
mbed_official 381:5460fc57b6e4 1607 /******************** Bit definition for ADC_CALFACT register ********************/
mbed_official 381:5460fc57b6e4 1608 #define ADC_CALFACT_CALFACT_S ((uint32_t)0x0000007F) /*!< ADC calibration factors in single-ended mode */
mbed_official 381:5460fc57b6e4 1609 #define ADC_CALFACT_CALFACT_S_0 ((uint32_t)0x00000001) /*!< ADC CALFACT_S bit 0 */
mbed_official 381:5460fc57b6e4 1610 #define ADC_CALFACT_CALFACT_S_1 ((uint32_t)0x00000002) /*!< ADC CALFACT_S bit 1 */
mbed_official 381:5460fc57b6e4 1611 #define ADC_CALFACT_CALFACT_S_2 ((uint32_t)0x00000004) /*!< ADC CALFACT_S bit 2 */
mbed_official 381:5460fc57b6e4 1612 #define ADC_CALFACT_CALFACT_S_3 ((uint32_t)0x00000008) /*!< ADC CALFACT_S bit 3 */
mbed_official 381:5460fc57b6e4 1613 #define ADC_CALFACT_CALFACT_S_4 ((uint32_t)0x00000010) /*!< ADC CALFACT_S bit 4 */
mbed_official 381:5460fc57b6e4 1614 #define ADC_CALFACT_CALFACT_S_5 ((uint32_t)0x00000020) /*!< ADC CALFACT_S bit 5 */
mbed_official 381:5460fc57b6e4 1615 #define ADC_CALFACT_CALFACT_S_6 ((uint32_t)0x00000040) /*!< ADC CALFACT_S bit 6 */
mbed_official 381:5460fc57b6e4 1616 #define ADC_CALFACT_CALFACT_D ((uint32_t)0x007F0000) /*!< ADC calibration factors in differential mode */
mbed_official 381:5460fc57b6e4 1617 #define ADC_CALFACT_CALFACT_D_0 ((uint32_t)0x00010000) /*!< ADC CALFACT_D bit 0 */
mbed_official 381:5460fc57b6e4 1618 #define ADC_CALFACT_CALFACT_D_1 ((uint32_t)0x00020000) /*!< ADC CALFACT_D bit 1 */
mbed_official 381:5460fc57b6e4 1619 #define ADC_CALFACT_CALFACT_D_2 ((uint32_t)0x00040000) /*!< ADC CALFACT_D bit 2 */
mbed_official 381:5460fc57b6e4 1620 #define ADC_CALFACT_CALFACT_D_3 ((uint32_t)0x00080000) /*!< ADC CALFACT_D bit 3 */
mbed_official 381:5460fc57b6e4 1621 #define ADC_CALFACT_CALFACT_D_4 ((uint32_t)0x00100000) /*!< ADC CALFACT_D bit 4 */
mbed_official 381:5460fc57b6e4 1622 #define ADC_CALFACT_CALFACT_D_5 ((uint32_t)0x00200000) /*!< ADC CALFACT_D bit 5 */
mbed_official 381:5460fc57b6e4 1623 #define ADC_CALFACT_CALFACT_D_6 ((uint32_t)0x00400000) /*!< ADC CALFACT_D bit 6 */
mbed_official 381:5460fc57b6e4 1624
mbed_official 381:5460fc57b6e4 1625 /************************* ADC Common registers *****************************/
mbed_official 381:5460fc57b6e4 1626 /******************** Bit definition for ADC12_CSR register ********************/
mbed_official 381:5460fc57b6e4 1627 #define ADC12_CSR_ADRDY_MST ((uint32_t)0x00000001) /*!< Master ADC ready */
mbed_official 381:5460fc57b6e4 1628 #define ADC12_CSR_ADRDY_EOSMP_MST ((uint32_t)0x00000002) /*!< End of sampling phase flag of the master ADC */
mbed_official 381:5460fc57b6e4 1629 #define ADC12_CSR_ADRDY_EOC_MST ((uint32_t)0x00000004) /*!< End of regular conversion of the master ADC */
mbed_official 381:5460fc57b6e4 1630 #define ADC12_CSR_ADRDY_EOS_MST ((uint32_t)0x00000008) /*!< End of regular sequence flag of the master ADC */
mbed_official 381:5460fc57b6e4 1631 #define ADC12_CSR_ADRDY_OVR_MST ((uint32_t)0x00000010) /*!< Overrun flag of the master ADC */
mbed_official 381:5460fc57b6e4 1632 #define ADC12_CSR_ADRDY_JEOC_MST ((uint32_t)0x00000020) /*!< End of injected conversion of the master ADC */
mbed_official 381:5460fc57b6e4 1633 #define ADC12_CSR_ADRDY_JEOS_MST ((uint32_t)0x00000040) /*!< End of injected sequence flag of the master ADC */
mbed_official 381:5460fc57b6e4 1634 #define ADC12_CSR_AWD1_MST ((uint32_t)0x00000080) /*!< Analog watchdog 1 flag of the master ADC */
mbed_official 381:5460fc57b6e4 1635 #define ADC12_CSR_AWD2_MST ((uint32_t)0x00000100) /*!< Analog watchdog 2 flag of the master ADC */
mbed_official 381:5460fc57b6e4 1636 #define ADC12_CSR_AWD3_MST ((uint32_t)0x00000200) /*!< Analog watchdog 3 flag of the master ADC */
mbed_official 381:5460fc57b6e4 1637 #define ADC12_CSR_JQOVF_MST ((uint32_t)0x00000400) /*!< Injected context queue overflow flag of the master ADC */
mbed_official 381:5460fc57b6e4 1638 #define ADC12_CSR_ADRDY_SLV ((uint32_t)0x00010000) /*!< Slave ADC ready */
mbed_official 381:5460fc57b6e4 1639 #define ADC12_CSR_ADRDY_EOSMP_SLV ((uint32_t)0x00020000) /*!< End of sampling phase flag of the slave ADC */
mbed_official 381:5460fc57b6e4 1640 #define ADC12_CSR_ADRDY_EOC_SLV ((uint32_t)0x00040000) /*!< End of regular conversion of the slave ADC */
mbed_official 381:5460fc57b6e4 1641 #define ADC12_CSR_ADRDY_EOS_SLV ((uint32_t)0x00080000) /*!< End of regular sequence flag of the slave ADC */
mbed_official 381:5460fc57b6e4 1642 #define ADC12_CSR_ADRDY_OVR_SLV ((uint32_t)0x00100000) /*!< Overrun flag of the slave ADC */
mbed_official 381:5460fc57b6e4 1643 #define ADC12_CSR_ADRDY_JEOC_SLV ((uint32_t)0x00200000) /*!< End of injected conversion of the slave ADC */
mbed_official 381:5460fc57b6e4 1644 #define ADC12_CSR_ADRDY_JEOS_SLV ((uint32_t)0x00400000) /*!< End of injected sequence flag of the slave ADC */
mbed_official 381:5460fc57b6e4 1645 #define ADC12_CSR_AWD1_SLV ((uint32_t)0x00800000) /*!< Analog watchdog 1 flag of the slave ADC */
mbed_official 381:5460fc57b6e4 1646 #define ADC12_CSR_AWD2_SLV ((uint32_t)0x01000000) /*!< Analog watchdog 2 flag of the slave ADC */
mbed_official 381:5460fc57b6e4 1647 #define ADC12_CSR_AWD3_SLV ((uint32_t)0x02000000) /*!< Analog watchdog 3 flag of the slave ADC */
mbed_official 381:5460fc57b6e4 1648 #define ADC12_CSR_JQOVF_SLV ((uint32_t)0x04000000) /*!< Injected context queue overflow flag of the slave ADC */
mbed_official 381:5460fc57b6e4 1649
mbed_official 381:5460fc57b6e4 1650 /******************** Bit definition for ADC34_CSR register ********************/
mbed_official 381:5460fc57b6e4 1651 #define ADC34_CSR_ADRDY_MST ((uint32_t)0x00000001) /*!< Master ADC ready */
mbed_official 381:5460fc57b6e4 1652 #define ADC34_CSR_ADRDY_EOSMP_MST ((uint32_t)0x00000002) /*!< End of sampling phase flag of the master ADC */
mbed_official 381:5460fc57b6e4 1653 #define ADC34_CSR_ADRDY_EOC_MST ((uint32_t)0x00000004) /*!< End of regular conversion of the master ADC */
mbed_official 381:5460fc57b6e4 1654 #define ADC34_CSR_ADRDY_EOS_MST ((uint32_t)0x00000008) /*!< End of regular sequence flag of the master ADC */
mbed_official 381:5460fc57b6e4 1655 #define ADC34_CSR_ADRDY_OVR_MST ((uint32_t)0x00000010) /*!< Overrun flag of the master ADC */
mbed_official 381:5460fc57b6e4 1656 #define ADC34_CSR_ADRDY_JEOC_MST ((uint32_t)0x00000020) /*!< End of injected conversion of the master ADC */
mbed_official 381:5460fc57b6e4 1657 #define ADC34_CSR_ADRDY_JEOS_MST ((uint32_t)0x00000040) /*!< End of injected sequence flag of the master ADC */
mbed_official 381:5460fc57b6e4 1658 #define ADC34_CSR_AWD1_MST ((uint32_t)0x00000080) /*!< Analog watchdog 1 flag of the master ADC */
mbed_official 381:5460fc57b6e4 1659 #define ADC34_CSR_AWD2_MST ((uint32_t)0x00000100) /*!< Analog watchdog 2 flag of the master ADC */
mbed_official 381:5460fc57b6e4 1660 #define ADC34_CSR_AWD3_MST ((uint32_t)0x00000200) /*!< Analog watchdog 3 flag of the master ADC */
mbed_official 381:5460fc57b6e4 1661 #define ADC34_CSR_JQOVF_MST ((uint32_t)0x00000400) /*!< Injected context queue overflow flag of the master ADC */
mbed_official 381:5460fc57b6e4 1662 #define ADC34_CSR_ADRDY_SLV ((uint32_t)0x00010000) /*!< Slave ADC ready */
mbed_official 381:5460fc57b6e4 1663 #define ADC34_CSR_ADRDY_EOSMP_SLV ((uint32_t)0x00020000) /*!< End of sampling phase flag of the slave ADC */
mbed_official 381:5460fc57b6e4 1664 #define ADC34_CSR_ADRDY_EOC_SLV ((uint32_t)0x00040000) /*!< End of regular conversion of the slave ADC */
mbed_official 381:5460fc57b6e4 1665 #define ADC34_CSR_ADRDY_EOS_SLV ((uint32_t)0x00080000) /*!< End of regular sequence flag of the slave ADC */
mbed_official 381:5460fc57b6e4 1666 #define ADC12_CSR_ADRDY_OVR_SLV ((uint32_t)0x00100000) /*!< Overrun flag of the slave ADC */
mbed_official 381:5460fc57b6e4 1667 #define ADC34_CSR_ADRDY_JEOC_SLV ((uint32_t)0x00200000) /*!< End of injected conversion of the slave ADC */
mbed_official 381:5460fc57b6e4 1668 #define ADC34_CSR_ADRDY_JEOS_SLV ((uint32_t)0x00400000) /*!< End of injected sequence flag of the slave ADC */
mbed_official 381:5460fc57b6e4 1669 #define ADC34_CSR_AWD1_SLV ((uint32_t)0x00800000) /*!< Analog watchdog 1 flag of the slave ADC */
mbed_official 381:5460fc57b6e4 1670 #define ADC34_CSR_AWD2_SLV ((uint32_t)0x01000000) /*!< Analog watchdog 2 flag of the slave ADC */
mbed_official 381:5460fc57b6e4 1671 #define ADC34_CSR_AWD3_SLV ((uint32_t)0x02000000) /*!< Analog watchdog 3 flag of the slave ADC */
mbed_official 381:5460fc57b6e4 1672 #define ADC34_CSR_JQOVF_SLV ((uint32_t)0x04000000) /*!< Injected context queue overflow flag of the slave ADC */
mbed_official 381:5460fc57b6e4 1673
mbed_official 381:5460fc57b6e4 1674 /******************** Bit definition for ADC_CCR register ********************/
mbed_official 381:5460fc57b6e4 1675 #define ADC12_CCR_MULTI ((uint32_t)0x0000001F) /*!< Multi ADC mode selection */
mbed_official 381:5460fc57b6e4 1676 #define ADC12_CCR_MULTI_0 ((uint32_t)0x00000001) /*!< MULTI bit 0 */
mbed_official 381:5460fc57b6e4 1677 #define ADC12_CCR_MULTI_1 ((uint32_t)0x00000002) /*!< MULTI bit 1 */
mbed_official 381:5460fc57b6e4 1678 #define ADC12_CCR_MULTI_2 ((uint32_t)0x00000004) /*!< MULTI bit 2 */
mbed_official 381:5460fc57b6e4 1679 #define ADC12_CCR_MULTI_3 ((uint32_t)0x00000008) /*!< MULTI bit 3 */
mbed_official 381:5460fc57b6e4 1680 #define ADC12_CCR_MULTI_4 ((uint32_t)0x00000010) /*!< MULTI bit 4 */
mbed_official 381:5460fc57b6e4 1681 #define ADC12_CCR_DELAY ((uint32_t)0x00000F00) /*!< Delay between 2 sampling phases */
mbed_official 381:5460fc57b6e4 1682 #define ADC12_CCR_DELAY_0 ((uint32_t)0x00000100) /*!< DELAY bit 0 */
mbed_official 381:5460fc57b6e4 1683 #define ADC12_CCR_DELAY_1 ((uint32_t)0x00000200) /*!< DELAY bit 1 */
mbed_official 381:5460fc57b6e4 1684 #define ADC12_CCR_DELAY_2 ((uint32_t)0x00000400) /*!< DELAY bit 2 */
mbed_official 381:5460fc57b6e4 1685 #define ADC12_CCR_DELAY_3 ((uint32_t)0x00000800) /*!< DELAY bit 3 */
mbed_official 381:5460fc57b6e4 1686 #define ADC12_CCR_DMACFG ((uint32_t)0x00002000) /*!< DMA configuration for multi-ADC mode */
mbed_official 381:5460fc57b6e4 1687 #define ADC12_CCR_MDMA ((uint32_t)0x0000C000) /*!< DMA mode for multi-ADC mode */
mbed_official 381:5460fc57b6e4 1688 #define ADC12_CCR_MDMA_0 ((uint32_t)0x00004000) /*!< MDMA bit 0 */
mbed_official 381:5460fc57b6e4 1689 #define ADC12_CCR_MDMA_1 ((uint32_t)0x00008000) /*!< MDMA bit 1 */
mbed_official 381:5460fc57b6e4 1690 #define ADC12_CCR_CKMODE ((uint32_t)0x00030000) /*!< ADC clock mode */
mbed_official 381:5460fc57b6e4 1691 #define ADC12_CCR_CKMODE_0 ((uint32_t)0x00010000) /*!< CKMODE bit 0 */
mbed_official 381:5460fc57b6e4 1692 #define ADC12_CCR_CKMODE_1 ((uint32_t)0x00020000) /*!< CKMODE bit 1 */
mbed_official 381:5460fc57b6e4 1693 #define ADC12_CCR_VREFEN ((uint32_t)0x00400000) /*!< VREFINT enable */
mbed_official 381:5460fc57b6e4 1694 #define ADC12_CCR_TSEN ((uint32_t)0x00800000) /*!< Temperature sensor enable */
mbed_official 381:5460fc57b6e4 1695 #define ADC12_CCR_VBATEN ((uint32_t)0x01000000) /*!< VBAT enable */
mbed_official 381:5460fc57b6e4 1696
mbed_official 381:5460fc57b6e4 1697 /******************** Bit definition for ADC_CDR register ********************/
mbed_official 381:5460fc57b6e4 1698 #define ADC12_CDR_RDATA_MST ((uint32_t)0x0000FFFF) /*!< Regular Data of the master ADC */
mbed_official 381:5460fc57b6e4 1699 #define ADC12_CDR_RDATA_MST_0 ((uint32_t)0x00000001) /*!< RDATA_MST bit 0 */
mbed_official 381:5460fc57b6e4 1700 #define ADC12_CDR_RDATA_MST_1 ((uint32_t)0x00000002) /*!< RDATA_MST bit 1 */
mbed_official 381:5460fc57b6e4 1701 #define ADC12_CDR_RDATA_MST_2 ((uint32_t)0x00000004) /*!< RDATA_MST bit 2 */
mbed_official 381:5460fc57b6e4 1702 #define ADC12_CDR_RDATA_MST_3 ((uint32_t)0x00000008) /*!< RDATA_MST bit 3 */
mbed_official 381:5460fc57b6e4 1703 #define ADC12_CDR_RDATA_MST_4 ((uint32_t)0x00000010) /*!< RDATA_MST bit 4 */
mbed_official 381:5460fc57b6e4 1704 #define ADC12_CDR_RDATA_MST_5 ((uint32_t)0x00000020) /*!< RDATA_MST bit 5 */
mbed_official 381:5460fc57b6e4 1705 #define ADC12_CDR_RDATA_MST_6 ((uint32_t)0x00000040) /*!< RDATA_MST bit 6 */
mbed_official 381:5460fc57b6e4 1706 #define ADC12_CDR_RDATA_MST_7 ((uint32_t)0x00000080) /*!< RDATA_MST bit 7 */
mbed_official 381:5460fc57b6e4 1707 #define ADC12_CDR_RDATA_MST_8 ((uint32_t)0x00000100) /*!< RDATA_MST bit 8 */
mbed_official 381:5460fc57b6e4 1708 #define ADC12_CDR_RDATA_MST_9 ((uint32_t)0x00000200) /*!< RDATA_MST bit 9 */
mbed_official 381:5460fc57b6e4 1709 #define ADC12_CDR_RDATA_MST_10 ((uint32_t)0x00000400) /*!< RDATA_MST bit 10 */
mbed_official 381:5460fc57b6e4 1710 #define ADC12_CDR_RDATA_MST_11 ((uint32_t)0x00000800) /*!< RDATA_MST bit 11 */
mbed_official 381:5460fc57b6e4 1711 #define ADC12_CDR_RDATA_MST_12 ((uint32_t)0x00001000) /*!< RDATA_MST bit 12 */
mbed_official 381:5460fc57b6e4 1712 #define ADC12_CDR_RDATA_MST_13 ((uint32_t)0x00002000) /*!< RDATA_MST bit 13 */
mbed_official 381:5460fc57b6e4 1713 #define ADC12_CDR_RDATA_MST_14 ((uint32_t)0x00004000) /*!< RDATA_MST bit 14 */
mbed_official 381:5460fc57b6e4 1714 #define ADC12_CDR_RDATA_MST_15 ((uint32_t)0x00008000) /*!< RDATA_MST bit 15 */
mbed_official 381:5460fc57b6e4 1715
mbed_official 381:5460fc57b6e4 1716 #define ADC12_CDR_RDATA_SLV ((uint32_t)0xFFFF0000) /*!< Regular Data of the master ADC */
mbed_official 381:5460fc57b6e4 1717 #define ADC12_CDR_RDATA_SLV_0 ((uint32_t)0x00010000) /*!< RDATA_SLV bit 0 */
mbed_official 381:5460fc57b6e4 1718 #define ADC12_CDR_RDATA_SLV_1 ((uint32_t)0x00020000) /*!< RDATA_SLV bit 1 */
mbed_official 381:5460fc57b6e4 1719 #define ADC12_CDR_RDATA_SLV_2 ((uint32_t)0x00040000) /*!< RDATA_SLV bit 2 */
mbed_official 381:5460fc57b6e4 1720 #define ADC12_CDR_RDATA_SLV_3 ((uint32_t)0x00080000) /*!< RDATA_SLV bit 3 */
mbed_official 381:5460fc57b6e4 1721 #define ADC12_CDR_RDATA_SLV_4 ((uint32_t)0x00100000) /*!< RDATA_SLV bit 4 */
mbed_official 381:5460fc57b6e4 1722 #define ADC12_CDR_RDATA_SLV_5 ((uint32_t)0x00200000) /*!< RDATA_SLV bit 5 */
mbed_official 381:5460fc57b6e4 1723 #define ADC12_CDR_RDATA_SLV_6 ((uint32_t)0x00400000) /*!< RDATA_SLV bit 6 */
mbed_official 381:5460fc57b6e4 1724 #define ADC12_CDR_RDATA_SLV_7 ((uint32_t)0x00800000) /*!< RDATA_SLV bit 7 */
mbed_official 381:5460fc57b6e4 1725 #define ADC12_CDR_RDATA_SLV_8 ((uint32_t)0x01000000) /*!< RDATA_SLV bit 8 */
mbed_official 381:5460fc57b6e4 1726 #define ADC12_CDR_RDATA_SLV_9 ((uint32_t)0x02000000) /*!< RDATA_SLV bit 9 */
mbed_official 381:5460fc57b6e4 1727 #define ADC12_CDR_RDATA_SLV_10 ((uint32_t)0x04000000) /*!< RDATA_SLV bit 10 */
mbed_official 381:5460fc57b6e4 1728 #define ADC12_CDR_RDATA_SLV_11 ((uint32_t)0x08000000) /*!< RDATA_SLV bit 11 */
mbed_official 381:5460fc57b6e4 1729 #define ADC12_CDR_RDATA_SLV_12 ((uint32_t)0x10000000) /*!< RDATA_SLV bit 12 */
mbed_official 381:5460fc57b6e4 1730 #define ADC12_CDR_RDATA_SLV_13 ((uint32_t)0x20000000) /*!< RDATA_SLV bit 13 */
mbed_official 381:5460fc57b6e4 1731 #define ADC12_CDR_RDATA_SLV_14 ((uint32_t)0x40000000) /*!< RDATA_SLV bit 14 */
mbed_official 381:5460fc57b6e4 1732 #define ADC12_CDR_RDATA_SLV_15 ((uint32_t)0x80000000) /*!< RDATA_SLV bit 15 */
mbed_official 381:5460fc57b6e4 1733
mbed_official 381:5460fc57b6e4 1734 /******************************************************************************/
mbed_official 381:5460fc57b6e4 1735 /* */
mbed_official 381:5460fc57b6e4 1736 /* Analog Comparators (COMP) */
mbed_official 381:5460fc57b6e4 1737 /* */
mbed_official 381:5460fc57b6e4 1738 /******************************************************************************/
mbed_official 381:5460fc57b6e4 1739 /********************** Bit definition for COMP2_CSR register ***************/
mbed_official 381:5460fc57b6e4 1740 #define COMP2_CSR_COMP2EN ((uint32_t)0x00000001) /*!< COMP2 enable */
mbed_official 381:5460fc57b6e4 1741 #define COMP2_CSR_COMP2INSEL ((uint32_t)0x00400070) /*!< COMP2 inverting input select */
mbed_official 381:5460fc57b6e4 1742 #define COMP2_CSR_COMP2INSEL_0 ((uint32_t)0x00000010) /*!< COMP2 inverting input select bit 0 */
mbed_official 381:5460fc57b6e4 1743 #define COMP2_CSR_COMP2INSEL_1 ((uint32_t)0x00000020) /*!< COMP2 inverting input select bit 1 */
mbed_official 381:5460fc57b6e4 1744 #define COMP2_CSR_COMP2INSEL_2 ((uint32_t)0x00000040) /*!< COMP2 inverting input select bit 2 */
mbed_official 381:5460fc57b6e4 1745 #define COMP2_CSR_COMP2INSEL_3 ((uint32_t)0x00400000) /*!< COMP2 inverting input select bit 3 */
mbed_official 381:5460fc57b6e4 1746 #define COMP2_CSR_COMP2OUTSEL ((uint32_t)0x00003C00) /*!< COMP2 output select */
mbed_official 381:5460fc57b6e4 1747 #define COMP2_CSR_COMP2OUTSEL_0 ((uint32_t)0x00000400) /*!< COMP2 output select bit 0 */
mbed_official 381:5460fc57b6e4 1748 #define COMP2_CSR_COMP2OUTSEL_1 ((uint32_t)0x00000800) /*!< COMP2 output select bit 1 */
mbed_official 381:5460fc57b6e4 1749 #define COMP2_CSR_COMP2OUTSEL_2 ((uint32_t)0x00001000) /*!< COMP2 output select bit 2 */
mbed_official 381:5460fc57b6e4 1750 #define COMP2_CSR_COMP2OUTSEL_3 ((uint32_t)0x00002000) /*!< COMP2 output select bit 3 */
mbed_official 381:5460fc57b6e4 1751 #define COMP2_CSR_COMP2POL ((uint32_t)0x00008000) /*!< COMP2 output polarity */
mbed_official 381:5460fc57b6e4 1752 #define COMP2_CSR_COMP2BLANKING ((uint32_t)0x000C0000) /*!< COMP2 blanking */
mbed_official 381:5460fc57b6e4 1753 #define COMP2_CSR_COMP2BLANKING_0 ((uint32_t)0x00040000) /*!< COMP2 blanking bit 0 */
mbed_official 381:5460fc57b6e4 1754 #define COMP2_CSR_COMP2BLANKING_1 ((uint32_t)0x00080000) /*!< COMP2 blanking bit 1 */
mbed_official 381:5460fc57b6e4 1755 #define COMP2_CSR_COMP2BLANKING_2 ((uint32_t)0x00100000) /*!< COMP2 blanking bit 2 */
mbed_official 381:5460fc57b6e4 1756 #define COMP2_CSR_COMP2OUT ((uint32_t)0x40000000) /*!< COMP2 output level */
mbed_official 381:5460fc57b6e4 1757 #define COMP2_CSR_COMP2LOCK ((uint32_t)0x80000000) /*!< COMP2 lock */
mbed_official 381:5460fc57b6e4 1758
mbed_official 381:5460fc57b6e4 1759 /********************** Bit definition for COMP4_CSR register ***************/
mbed_official 381:5460fc57b6e4 1760 #define COMP4_CSR_COMP4EN ((uint32_t)0x00000001) /*!< COMP4 enable */
mbed_official 381:5460fc57b6e4 1761 #define COMP4_CSR_COMP4INSEL ((uint32_t)0x00400070) /*!< COMP4 inverting input select */
mbed_official 381:5460fc57b6e4 1762 #define COMP4_CSR_COMP4INSEL_0 ((uint32_t)0x00000010) /*!< COMP4 inverting input select bit 0 */
mbed_official 381:5460fc57b6e4 1763 #define COMP4_CSR_COMP4INSEL_1 ((uint32_t)0x00000020) /*!< COMP4 inverting input select bit 1 */
mbed_official 381:5460fc57b6e4 1764 #define COMP4_CSR_COMP4INSEL_2 ((uint32_t)0x00000040) /*!< COMP4 inverting input select bit 2 */
mbed_official 381:5460fc57b6e4 1765 #define COMP4_CSR_COMP4INSEL_3 ((uint32_t)0x00400000) /*!< COMP4 inverting input select bit 3 */
mbed_official 381:5460fc57b6e4 1766 #define COMP4_CSR_COMP4OUTSEL ((uint32_t)0x00003C00) /*!< COMP4 output select */
mbed_official 381:5460fc57b6e4 1767 #define COMP4_CSR_COMP4OUTSEL_0 ((uint32_t)0x00000400) /*!< COMP4 output select bit 0 */
mbed_official 381:5460fc57b6e4 1768 #define COMP4_CSR_COMP4OUTSEL_1 ((uint32_t)0x00000800) /*!< COMP4 output select bit 1 */
mbed_official 381:5460fc57b6e4 1769 #define COMP4_CSR_COMP4OUTSEL_2 ((uint32_t)0x00001000) /*!< COMP4 output select bit 2 */
mbed_official 381:5460fc57b6e4 1770 #define COMP4_CSR_COMP4OUTSEL_3 ((uint32_t)0x00002000) /*!< COMP4 output select bit 3 */
mbed_official 381:5460fc57b6e4 1771 #define COMP4_CSR_COMP4POL ((uint32_t)0x00008000) /*!< COMP4 output polarity */
mbed_official 381:5460fc57b6e4 1772 #define COMP4_CSR_COMP4BLANKING ((uint32_t)0x000C0000) /*!< COMP4 blanking */
mbed_official 381:5460fc57b6e4 1773 #define COMP4_CSR_COMP4BLANKING_0 ((uint32_t)0x00040000) /*!< COMP4 blanking bit 0 */
mbed_official 381:5460fc57b6e4 1774 #define COMP4_CSR_COMP4BLANKING_1 ((uint32_t)0x00080000) /*!< COMP4 blanking bit 1 */
mbed_official 381:5460fc57b6e4 1775 #define COMP4_CSR_COMP4BLANKING_2 ((uint32_t)0x00100000) /*!< COMP4 blanking bit 2 */
mbed_official 381:5460fc57b6e4 1776 #define COMP4_CSR_COMP4OUT ((uint32_t)0x40000000) /*!< COMP4 output level */
mbed_official 381:5460fc57b6e4 1777 #define COMP4_CSR_COMP4LOCK ((uint32_t)0x80000000) /*!< COMP4 lock */
mbed_official 381:5460fc57b6e4 1778
mbed_official 381:5460fc57b6e4 1779 /********************** Bit definition for COMP6_CSR register ***************/
mbed_official 381:5460fc57b6e4 1780 #define COMP6_CSR_COMP6EN ((uint32_t)0x00000001) /*!< COMP6 enable */
mbed_official 381:5460fc57b6e4 1781 #define COMP6_CSR_COMP6INSEL ((uint32_t)0x00400070) /*!< COMP6 inverting input select */
mbed_official 381:5460fc57b6e4 1782 #define COMP6_CSR_COMP6INSEL_0 ((uint32_t)0x00000010) /*!< COMP6 inverting input select bit 0 */
mbed_official 381:5460fc57b6e4 1783 #define COMP6_CSR_COMP6INSEL_1 ((uint32_t)0x00000020) /*!< COMP6 inverting input select bit 1 */
mbed_official 381:5460fc57b6e4 1784 #define COMP6_CSR_COMP6INSEL_2 ((uint32_t)0x00000040) /*!< COMP6 inverting input select bit 2 */
mbed_official 381:5460fc57b6e4 1785 #define COMP6_CSR_COMP6INSEL_3 ((uint32_t)0x00400000) /*!< COMP6 inverting input select bit 3 */
mbed_official 381:5460fc57b6e4 1786 #define COMP6_CSR_COMP6OUTSEL ((uint32_t)0x00003C00) /*!< COMP6 output select */
mbed_official 381:5460fc57b6e4 1787 #define COMP6_CSR_COMP6OUTSEL_0 ((uint32_t)0x00000400) /*!< COMP6 output select bit 0 */
mbed_official 381:5460fc57b6e4 1788 #define COMP6_CSR_COMP6OUTSEL_1 ((uint32_t)0x00000800) /*!< COMP6 output select bit 1 */
mbed_official 381:5460fc57b6e4 1789 #define COMP6_CSR_COMP6OUTSEL_2 ((uint32_t)0x00001000) /*!< COMP6 output select bit 2 */
mbed_official 381:5460fc57b6e4 1790 #define COMP6_CSR_COMP6OUTSEL_3 ((uint32_t)0x00002000) /*!< COMP6 output select bit 3 */
mbed_official 381:5460fc57b6e4 1791 #define COMP6_CSR_COMP6POL ((uint32_t)0x00008000) /*!< COMP6 output polarity */
mbed_official 381:5460fc57b6e4 1792 #define COMP6_CSR_COMP6BLANKING ((uint32_t)0x000C0000) /*!< COMP6 blanking */
mbed_official 381:5460fc57b6e4 1793 #define COMP6_CSR_COMP6BLANKING_0 ((uint32_t)0x00040000) /*!< COMP6 blanking bit 0 */
mbed_official 381:5460fc57b6e4 1794 #define COMP6_CSR_COMP6BLANKING_1 ((uint32_t)0x00080000) /*!< COMP6 blanking bit 1 */
mbed_official 381:5460fc57b6e4 1795 #define COMP6_CSR_COMP6BLANKING_2 ((uint32_t)0x00100000) /*!< COMP6 blanking bit 2 */
mbed_official 381:5460fc57b6e4 1796 #define COMP6_CSR_COMP6OUT ((uint32_t)0x40000000) /*!< COMP6 output level */
mbed_official 381:5460fc57b6e4 1797 #define COMP6_CSR_COMP6LOCK ((uint32_t)0x80000000) /*!< COMP6 lock */
mbed_official 381:5460fc57b6e4 1798
mbed_official 381:5460fc57b6e4 1799 /********************** Bit definition for COMP_CSR register ****************/
mbed_official 381:5460fc57b6e4 1800 #define COMP_CSR_COMPxEN ((uint32_t)0x00000001) /*!< COMPx enable */
mbed_official 381:5460fc57b6e4 1801 #define COMP_CSR_COMPxINSEL ((uint32_t)0x00400070) /*!< COMPx inverting input select */
mbed_official 381:5460fc57b6e4 1802 #define COMP_CSR_COMPxINSEL_0 ((uint32_t)0x00000010) /*!< COMPx inverting input select bit 0 */
mbed_official 381:5460fc57b6e4 1803 #define COMP_CSR_COMPxINSEL_1 ((uint32_t)0x00000020) /*!< COMPx inverting input select bit 1 */
mbed_official 381:5460fc57b6e4 1804 #define COMP_CSR_COMPxINSEL_2 ((uint32_t)0x00000040) /*!< COMPx inverting input select bit 2 */
mbed_official 381:5460fc57b6e4 1805 #define COMP_CSR_COMPxINSEL_3 ((uint32_t)0x00400000) /*!< COMPx inverting input select bit 3 */
mbed_official 381:5460fc57b6e4 1806 #define COMP_CSR_COMPxOUTSEL ((uint32_t)0x00003C00) /*!< COMPx output select */
mbed_official 381:5460fc57b6e4 1807 #define COMP_CSR_COMPxOUTSEL_0 ((uint32_t)0x00000400) /*!< COMPx output select bit 0 */
mbed_official 381:5460fc57b6e4 1808 #define COMP_CSR_COMPxOUTSEL_1 ((uint32_t)0x00000800) /*!< COMPx output select bit 1 */
mbed_official 381:5460fc57b6e4 1809 #define COMP_CSR_COMPxOUTSEL_2 ((uint32_t)0x00001000) /*!< COMPx output select bit 2 */
mbed_official 381:5460fc57b6e4 1810 #define COMP_CSR_COMPxOUTSEL_3 ((uint32_t)0x00002000) /*!< COMPx output select bit 3 */
mbed_official 381:5460fc57b6e4 1811 #define COMP_CSR_COMPxPOL ((uint32_t)0x00008000) /*!< COMPx output polarity */
mbed_official 381:5460fc57b6e4 1812 #define COMP_CSR_COMPxBLANKING ((uint32_t)0x000C0000) /*!< COMPx blanking */
mbed_official 381:5460fc57b6e4 1813 #define COMP_CSR_COMPxBLANKING_0 ((uint32_t)0x00040000) /*!< COMPx blanking bit 0 */
mbed_official 381:5460fc57b6e4 1814 #define COMP_CSR_COMPxBLANKING_1 ((uint32_t)0x00080000) /*!< COMPx blanking bit 1 */
mbed_official 381:5460fc57b6e4 1815 #define COMP_CSR_COMPxBLANKING_2 ((uint32_t)0x00100000) /*!< COMPx blanking bit 2 */
mbed_official 381:5460fc57b6e4 1816 #define COMP_CSR_COMPxOUT ((uint32_t)0x40000000) /*!< COMPx output level */
mbed_official 381:5460fc57b6e4 1817 #define COMP_CSR_COMPxLOCK ((uint32_t)0x80000000) /*!< COMPx lock */
mbed_official 381:5460fc57b6e4 1818
mbed_official 381:5460fc57b6e4 1819 /******************************************************************************/
mbed_official 381:5460fc57b6e4 1820 /* */
mbed_official 381:5460fc57b6e4 1821 /* Operational Amplifier (OPAMP) */
mbed_official 381:5460fc57b6e4 1822 /* */
mbed_official 381:5460fc57b6e4 1823 /******************************************************************************/
mbed_official 381:5460fc57b6e4 1824 /********************* Bit definition for OPAMP2_CSR register ***************/
mbed_official 381:5460fc57b6e4 1825 #define OPAMP2_CSR_OPAMP2EN ((uint32_t)0x00000001) /*!< OPAMP2 enable */
mbed_official 381:5460fc57b6e4 1826 #define OPAMP2_CSR_FORCEVP ((uint32_t)0x00000002) /*!< Connect the internal references to the plus input of the OPAMPX */
mbed_official 381:5460fc57b6e4 1827 #define OPAMP2_CSR_VPSEL ((uint32_t)0x0000000C) /*!< Non inverting input selection */
mbed_official 381:5460fc57b6e4 1828 #define OPAMP2_CSR_VPSEL_0 ((uint32_t)0x00000004) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 1829 #define OPAMP2_CSR_VPSEL_1 ((uint32_t)0x00000008) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 1830 #define OPAMP2_CSR_VMSEL ((uint32_t)0x00000060) /*!< Inverting input selection */
mbed_official 381:5460fc57b6e4 1831 #define OPAMP2_CSR_VMSEL_0 ((uint32_t)0x00000020) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 1832 #define OPAMP2_CSR_VMSEL_1 ((uint32_t)0x00000040) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 1833 #define OPAMP2_CSR_TCMEN ((uint32_t)0x00000080) /*!< Timer-Controlled Mux mode enable */
mbed_official 381:5460fc57b6e4 1834 #define OPAMP2_CSR_VMSSEL ((uint32_t)0x00000100) /*!< Inverting input secondary selection */
mbed_official 381:5460fc57b6e4 1835 #define OPAMP2_CSR_VPSSEL ((uint32_t)0x00000600) /*!< Non inverting input secondary selection */
mbed_official 381:5460fc57b6e4 1836 #define OPAMP2_CSR_VPSSEL_0 ((uint32_t)0x00000200) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 1837 #define OPAMP2_CSR_VPSSEL_1 ((uint32_t)0x00000400) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 1838 #define OPAMP2_CSR_CALON ((uint32_t)0x00000800) /*!< Calibration mode enable */
mbed_official 381:5460fc57b6e4 1839 #define OPAMP2_CSR_CALSEL ((uint32_t)0x00003000) /*!< Calibration selection */
mbed_official 381:5460fc57b6e4 1840 #define OPAMP2_CSR_CALSEL_0 ((uint32_t)0x00001000) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 1841 #define OPAMP2_CSR_CALSEL_1 ((uint32_t)0x00002000) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 1842 #define OPAMP2_CSR_PGGAIN ((uint32_t)0x0003C000) /*!< Gain in PGA mode */
mbed_official 381:5460fc57b6e4 1843 #define OPAMP2_CSR_PGGAIN_0 ((uint32_t)0x00004000) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 1844 #define OPAMP2_CSR_PGGAIN_1 ((uint32_t)0x00008000) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 1845 #define OPAMP2_CSR_PGGAIN_2 ((uint32_t)0x00010000) /*!< Bit 2 */
mbed_official 381:5460fc57b6e4 1846 #define OPAMP2_CSR_PGGAIN_3 ((uint32_t)0x00020000) /*!< Bit 3 */
mbed_official 381:5460fc57b6e4 1847 #define OPAMP2_CSR_USERTRIM ((uint32_t)0x00040000) /*!< User trimming enable */
mbed_official 381:5460fc57b6e4 1848 #define OPAMP2_CSR_TRIMOFFSETP ((uint32_t)0x00F80000) /*!< Offset trimming value (PMOS) */
mbed_official 381:5460fc57b6e4 1849 #define OPAMP2_CSR_TRIMOFFSETN ((uint32_t)0x1F000000) /*!< Offset trimming value (NMOS) */
mbed_official 381:5460fc57b6e4 1850 #define OPAMP2_CSR_TSTREF ((uint32_t)0x20000000) /*!< It enables the switch to put out the internal reference */
mbed_official 381:5460fc57b6e4 1851 #define OPAMP2_CSR_OUTCAL ((uint32_t)0x40000000) /*!< OPAMP ouput status flag */
mbed_official 381:5460fc57b6e4 1852 #define OPAMP2_CSR_LOCK ((uint32_t)0x80000000) /*!< OPAMP lock */
mbed_official 381:5460fc57b6e4 1853
mbed_official 381:5460fc57b6e4 1854 /********************* Bit definition for OPAMPx_CSR register ***************/
mbed_official 381:5460fc57b6e4 1855 #define OPAMP_CSR_OPAMPxEN ((uint32_t)0x00000001) /*!< OPAMP enable */
mbed_official 381:5460fc57b6e4 1856 #define OPAMP_CSR_FORCEVP ((uint32_t)0x00000002) /*!< Connect the internal references to the plus input of the OPAMPX */
mbed_official 381:5460fc57b6e4 1857 #define OPAMP_CSR_VPSEL ((uint32_t)0x0000000C) /*!< Non inverting input selection */
mbed_official 381:5460fc57b6e4 1858 #define OPAMP_CSR_VPSEL_0 ((uint32_t)0x00000004) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 1859 #define OPAMP_CSR_VPSEL_1 ((uint32_t)0x00000008) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 1860 #define OPAMP_CSR_VMSEL ((uint32_t)0x00000060) /*!< Inverting input selection */
mbed_official 381:5460fc57b6e4 1861 #define OPAMP_CSR_VMSEL_0 ((uint32_t)0x00000020) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 1862 #define OPAMP_CSR_VMSEL_1 ((uint32_t)0x00000040) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 1863 #define OPAMP_CSR_TCMEN ((uint32_t)0x00000080) /*!< Timer-Controlled Mux mode enable */
mbed_official 381:5460fc57b6e4 1864 #define OPAMP_CSR_VMSSEL ((uint32_t)0x00000100) /*!< Inverting input secondary selection */
mbed_official 381:5460fc57b6e4 1865 #define OPAMP_CSR_VPSSEL ((uint32_t)0x00000600) /*!< Non inverting input secondary selection */
mbed_official 381:5460fc57b6e4 1866 #define OPAMP_CSR_VPSSEL_0 ((uint32_t)0x00000200) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 1867 #define OPAMP_CSR_VPSSEL_1 ((uint32_t)0x00000400) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 1868 #define OPAMP_CSR_CALON ((uint32_t)0x00000800) /*!< Calibration mode enable */
mbed_official 381:5460fc57b6e4 1869 #define OPAMP_CSR_CALSEL ((uint32_t)0x00003000) /*!< Calibration selection */
mbed_official 381:5460fc57b6e4 1870 #define OPAMP_CSR_CALSEL_0 ((uint32_t)0x00001000) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 1871 #define OPAMP_CSR_CALSEL_1 ((uint32_t)0x00002000) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 1872 #define OPAMP_CSR_PGGAIN ((uint32_t)0x0003C000) /*!< Gain in PGA mode */
mbed_official 381:5460fc57b6e4 1873 #define OPAMP_CSR_PGGAIN_0 ((uint32_t)0x00004000) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 1874 #define OPAMP_CSR_PGGAIN_1 ((uint32_t)0x00008000) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 1875 #define OPAMP_CSR_PGGAIN_2 ((uint32_t)0x00010000) /*!< Bit 2 */
mbed_official 381:5460fc57b6e4 1876 #define OPAMP_CSR_PGGAIN_3 ((uint32_t)0x00020000) /*!< Bit 3 */
mbed_official 381:5460fc57b6e4 1877 #define OPAMP_CSR_USERTRIM ((uint32_t)0x00040000) /*!< User trimming enable */
mbed_official 381:5460fc57b6e4 1878 #define OPAMP_CSR_TRIMOFFSETP ((uint32_t)0x00F80000) /*!< Offset trimming value (PMOS) */
mbed_official 381:5460fc57b6e4 1879 #define OPAMP_CSR_TRIMOFFSETN ((uint32_t)0x1F000000) /*!< Offset trimming value (NMOS) */
mbed_official 381:5460fc57b6e4 1880 #define OPAMP_CSR_TSTREF ((uint32_t)0x20000000) /*!< It enables the switch to put out the internal reference */
mbed_official 381:5460fc57b6e4 1881 #define OPAMP_CSR_OUTCAL ((uint32_t)0x40000000) /*!< OPAMP ouput status flag */
mbed_official 381:5460fc57b6e4 1882 #define OPAMP_CSR_LOCK ((uint32_t)0x80000000) /*!< OPAMP lock */
mbed_official 381:5460fc57b6e4 1883
mbed_official 381:5460fc57b6e4 1884 /******************************************************************************/
mbed_official 381:5460fc57b6e4 1885 /* */
mbed_official 381:5460fc57b6e4 1886 /* Controller Area Network (CAN ) */
mbed_official 381:5460fc57b6e4 1887 /* */
mbed_official 381:5460fc57b6e4 1888 /******************************************************************************/
mbed_official 381:5460fc57b6e4 1889 /******************* Bit definition for CAN_MCR register ********************/
mbed_official 381:5460fc57b6e4 1890 #define CAN_MCR_INRQ ((uint32_t)0x00000001) /*!<Initialization Request */
mbed_official 381:5460fc57b6e4 1891 #define CAN_MCR_SLEEP ((uint32_t)0x00000002) /*!<Sleep Mode Request */
mbed_official 381:5460fc57b6e4 1892 #define CAN_MCR_TXFP ((uint32_t)0x00000004) /*!<Transmit FIFO Priority */
mbed_official 381:5460fc57b6e4 1893 #define CAN_MCR_RFLM ((uint32_t)0x00000008) /*!<Receive FIFO Locked Mode */
mbed_official 381:5460fc57b6e4 1894 #define CAN_MCR_NART ((uint32_t)0x00000010) /*!<No Automatic Retransmission */
mbed_official 381:5460fc57b6e4 1895 #define CAN_MCR_AWUM ((uint32_t)0x00000020) /*!<Automatic Wakeup Mode */
mbed_official 381:5460fc57b6e4 1896 #define CAN_MCR_ABOM ((uint32_t)0x00000040) /*!<Automatic Bus-Off Management */
mbed_official 381:5460fc57b6e4 1897 #define CAN_MCR_TTCM ((uint32_t)0x00000080) /*!<Time Triggered Communication Mode */
mbed_official 381:5460fc57b6e4 1898 #define CAN_MCR_RESET ((uint32_t)0x00008000) /*!<bxCAN software master reset */
mbed_official 381:5460fc57b6e4 1899
mbed_official 381:5460fc57b6e4 1900 /******************* Bit definition for CAN_MSR register ********************/
mbed_official 381:5460fc57b6e4 1901 #define CAN_MSR_INAK ((uint32_t)0x00000001) /*!<Initialization Acknowledge */
mbed_official 381:5460fc57b6e4 1902 #define CAN_MSR_SLAK ((uint32_t)0x00000002) /*!<Sleep Acknowledge */
mbed_official 381:5460fc57b6e4 1903 #define CAN_MSR_ERRI ((uint32_t)0x00000004) /*!<Error Interrupt */
mbed_official 381:5460fc57b6e4 1904 #define CAN_MSR_WKUI ((uint32_t)0x00000008) /*!<Wakeup Interrupt */
mbed_official 381:5460fc57b6e4 1905 #define CAN_MSR_SLAKI ((uint32_t)0x00000010) /*!<Sleep Acknowledge Interrupt */
mbed_official 381:5460fc57b6e4 1906 #define CAN_MSR_TXM ((uint32_t)0x00000100) /*!<Transmit Mode */
mbed_official 381:5460fc57b6e4 1907 #define CAN_MSR_RXM ((uint32_t)0x00000200) /*!<Receive Mode */
mbed_official 381:5460fc57b6e4 1908 #define CAN_MSR_SAMP ((uint32_t)0x00000400) /*!<Last Sample Point */
mbed_official 381:5460fc57b6e4 1909 #define CAN_MSR_RX ((uint32_t)0x00000800) /*!<CAN Rx Signal */
mbed_official 381:5460fc57b6e4 1910
mbed_official 381:5460fc57b6e4 1911 /******************* Bit definition for CAN_TSR register ********************/
mbed_official 381:5460fc57b6e4 1912 #define CAN_TSR_RQCP0 ((uint32_t)0x00000001) /*!<Request Completed Mailbox0 */
mbed_official 381:5460fc57b6e4 1913 #define CAN_TSR_TXOK0 ((uint32_t)0x00000002) /*!<Transmission OK of Mailbox0 */
mbed_official 381:5460fc57b6e4 1914 #define CAN_TSR_ALST0 ((uint32_t)0x00000004) /*!<Arbitration Lost for Mailbox0 */
mbed_official 381:5460fc57b6e4 1915 #define CAN_TSR_TERR0 ((uint32_t)0x00000008) /*!<Transmission Error of Mailbox0 */
mbed_official 381:5460fc57b6e4 1916 #define CAN_TSR_ABRQ0 ((uint32_t)0x00000080) /*!<Abort Request for Mailbox0 */
mbed_official 381:5460fc57b6e4 1917 #define CAN_TSR_RQCP1 ((uint32_t)0x00000100) /*!<Request Completed Mailbox1 */
mbed_official 381:5460fc57b6e4 1918 #define CAN_TSR_TXOK1 ((uint32_t)0x00000200) /*!<Transmission OK of Mailbox1 */
mbed_official 381:5460fc57b6e4 1919 #define CAN_TSR_ALST1 ((uint32_t)0x00000400) /*!<Arbitration Lost for Mailbox1 */
mbed_official 381:5460fc57b6e4 1920 #define CAN_TSR_TERR1 ((uint32_t)0x00000800) /*!<Transmission Error of Mailbox1 */
mbed_official 381:5460fc57b6e4 1921 #define CAN_TSR_ABRQ1 ((uint32_t)0x00008000) /*!<Abort Request for Mailbox 1 */
mbed_official 381:5460fc57b6e4 1922 #define CAN_TSR_RQCP2 ((uint32_t)0x00010000) /*!<Request Completed Mailbox2 */
mbed_official 381:5460fc57b6e4 1923 #define CAN_TSR_TXOK2 ((uint32_t)0x00020000) /*!<Transmission OK of Mailbox 2 */
mbed_official 381:5460fc57b6e4 1924 #define CAN_TSR_ALST2 ((uint32_t)0x00040000) /*!<Arbitration Lost for mailbox 2 */
mbed_official 381:5460fc57b6e4 1925 #define CAN_TSR_TERR2 ((uint32_t)0x00080000) /*!<Transmission Error of Mailbox 2 */
mbed_official 381:5460fc57b6e4 1926 #define CAN_TSR_ABRQ2 ((uint32_t)0x00800000) /*!<Abort Request for Mailbox 2 */
mbed_official 381:5460fc57b6e4 1927 #define CAN_TSR_CODE ((uint32_t)0x03000000) /*!<Mailbox Code */
mbed_official 381:5460fc57b6e4 1928
mbed_official 381:5460fc57b6e4 1929 #define CAN_TSR_TME ((uint32_t)0x1C000000) /*!<TME[2:0] bits */
mbed_official 381:5460fc57b6e4 1930 #define CAN_TSR_TME0 ((uint32_t)0x04000000) /*!<Transmit Mailbox 0 Empty */
mbed_official 381:5460fc57b6e4 1931 #define CAN_TSR_TME1 ((uint32_t)0x08000000) /*!<Transmit Mailbox 1 Empty */
mbed_official 381:5460fc57b6e4 1932 #define CAN_TSR_TME2 ((uint32_t)0x10000000) /*!<Transmit Mailbox 2 Empty */
mbed_official 381:5460fc57b6e4 1933
mbed_official 381:5460fc57b6e4 1934 #define CAN_TSR_LOW ((uint32_t)0xE0000000) /*!<LOW[2:0] bits */
mbed_official 381:5460fc57b6e4 1935 #define CAN_TSR_LOW0 ((uint32_t)0x20000000) /*!<Lowest Priority Flag for Mailbox 0 */
mbed_official 381:5460fc57b6e4 1936 #define CAN_TSR_LOW1 ((uint32_t)0x40000000) /*!<Lowest Priority Flag for Mailbox 1 */
mbed_official 381:5460fc57b6e4 1937 #define CAN_TSR_LOW2 ((uint32_t)0x80000000) /*!<Lowest Priority Flag for Mailbox 2 */
mbed_official 381:5460fc57b6e4 1938
mbed_official 381:5460fc57b6e4 1939 /******************* Bit definition for CAN_RF0R register *******************/
mbed_official 381:5460fc57b6e4 1940 #define CAN_RF0R_FMP0 ((uint32_t)0x00000003) /*!<FIFO 0 Message Pending */
mbed_official 381:5460fc57b6e4 1941 #define CAN_RF0R_FULL0 ((uint32_t)0x00000008) /*!<FIFO 0 Full */
mbed_official 381:5460fc57b6e4 1942 #define CAN_RF0R_FOVR0 ((uint32_t)0x00000010) /*!<FIFO 0 Overrun */
mbed_official 381:5460fc57b6e4 1943 #define CAN_RF0R_RFOM0 ((uint32_t)0x00000020) /*!<Release FIFO 0 Output Mailbox */
mbed_official 381:5460fc57b6e4 1944
mbed_official 381:5460fc57b6e4 1945 /******************* Bit definition for CAN_RF1R register *******************/
mbed_official 381:5460fc57b6e4 1946 #define CAN_RF1R_FMP1 ((uint32_t)0x00000003) /*!<FIFO 1 Message Pending */
mbed_official 381:5460fc57b6e4 1947 #define CAN_RF1R_FULL1 ((uint32_t)0x00000008) /*!<FIFO 1 Full */
mbed_official 381:5460fc57b6e4 1948 #define CAN_RF1R_FOVR1 ((uint32_t)0x00000010) /*!<FIFO 1 Overrun */
mbed_official 381:5460fc57b6e4 1949 #define CAN_RF1R_RFOM1 ((uint32_t)0x00000020) /*!<Release FIFO 1 Output Mailbox */
mbed_official 381:5460fc57b6e4 1950
mbed_official 381:5460fc57b6e4 1951 /******************** Bit definition for CAN_IER register *******************/
mbed_official 381:5460fc57b6e4 1952 #define CAN_IER_TMEIE ((uint32_t)0x00000001) /*!<Transmit Mailbox Empty Interrupt Enable */
mbed_official 381:5460fc57b6e4 1953 #define CAN_IER_FMPIE0 ((uint32_t)0x00000002) /*!<FIFO Message Pending Interrupt Enable */
mbed_official 381:5460fc57b6e4 1954 #define CAN_IER_FFIE0 ((uint32_t)0x00000004) /*!<FIFO Full Interrupt Enable */
mbed_official 381:5460fc57b6e4 1955 #define CAN_IER_FOVIE0 ((uint32_t)0x00000008) /*!<FIFO Overrun Interrupt Enable */
mbed_official 381:5460fc57b6e4 1956 #define CAN_IER_FMPIE1 ((uint32_t)0x00000010) /*!<FIFO Message Pending Interrupt Enable */
mbed_official 381:5460fc57b6e4 1957 #define CAN_IER_FFIE1 ((uint32_t)0x00000020) /*!<FIFO Full Interrupt Enable */
mbed_official 381:5460fc57b6e4 1958 #define CAN_IER_FOVIE1 ((uint32_t)0x00000040) /*!<FIFO Overrun Interrupt Enable */
mbed_official 381:5460fc57b6e4 1959 #define CAN_IER_EWGIE ((uint32_t)0x00000100) /*!<Error Warning Interrupt Enable */
mbed_official 381:5460fc57b6e4 1960 #define CAN_IER_EPVIE ((uint32_t)0x00000200) /*!<Error Passive Interrupt Enable */
mbed_official 381:5460fc57b6e4 1961 #define CAN_IER_BOFIE ((uint32_t)0x00000400) /*!<Bus-Off Interrupt Enable */
mbed_official 381:5460fc57b6e4 1962 #define CAN_IER_LECIE ((uint32_t)0x00000800) /*!<Last Error Code Interrupt Enable */
mbed_official 381:5460fc57b6e4 1963 #define CAN_IER_ERRIE ((uint32_t)0x00008000) /*!<Error Interrupt Enable */
mbed_official 381:5460fc57b6e4 1964 #define CAN_IER_WKUIE ((uint32_t)0x00010000) /*!<Wakeup Interrupt Enable */
mbed_official 381:5460fc57b6e4 1965 #define CAN_IER_SLKIE ((uint32_t)0x00020000) /*!<Sleep Interrupt Enable */
mbed_official 381:5460fc57b6e4 1966
mbed_official 381:5460fc57b6e4 1967 /******************** Bit definition for CAN_ESR register *******************/
mbed_official 381:5460fc57b6e4 1968 #define CAN_ESR_EWGF ((uint32_t)0x00000001) /*!<Error Warning Flag */
mbed_official 381:5460fc57b6e4 1969 #define CAN_ESR_EPVF ((uint32_t)0x00000002) /*!<Error Passive Flag */
mbed_official 381:5460fc57b6e4 1970 #define CAN_ESR_BOFF ((uint32_t)0x00000004) /*!<Bus-Off Flag */
mbed_official 381:5460fc57b6e4 1971
mbed_official 381:5460fc57b6e4 1972 #define CAN_ESR_LEC ((uint32_t)0x00000070) /*!<LEC[2:0] bits (Last Error Code) */
mbed_official 381:5460fc57b6e4 1973 #define CAN_ESR_LEC_0 ((uint32_t)0x00000010) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 1974 #define CAN_ESR_LEC_1 ((uint32_t)0x00000020) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 1975 #define CAN_ESR_LEC_2 ((uint32_t)0x00000040) /*!<Bit 2 */
mbed_official 381:5460fc57b6e4 1976
mbed_official 381:5460fc57b6e4 1977 #define CAN_ESR_TEC ((uint32_t)0x00FF0000) /*!<Least significant byte of the 9-bit Transmit Error Counter */
mbed_official 381:5460fc57b6e4 1978 #define CAN_ESR_REC ((uint32_t)0xFF000000) /*!<Receive Error Counter */
mbed_official 381:5460fc57b6e4 1979
mbed_official 381:5460fc57b6e4 1980 /******************* Bit definition for CAN_BTR register ********************/
mbed_official 381:5460fc57b6e4 1981 #define CAN_BTR_BRP ((uint32_t)0x000003FF) /*!<Baud Rate Prescaler */
mbed_official 381:5460fc57b6e4 1982 #define CAN_BTR_TS1 ((uint32_t)0x000F0000) /*!<Time Segment 1 */
mbed_official 381:5460fc57b6e4 1983 #define CAN_BTR_TS1_0 ((uint32_t)0x00010000) /*!<Time Segment 1 (Bit 0) */
mbed_official 381:5460fc57b6e4 1984 #define CAN_BTR_TS1_1 ((uint32_t)0x00020000) /*!<Time Segment 1 (Bit 1) */
mbed_official 381:5460fc57b6e4 1985 #define CAN_BTR_TS1_2 ((uint32_t)0x00040000) /*!<Time Segment 1 (Bit 2) */
mbed_official 381:5460fc57b6e4 1986 #define CAN_BTR_TS1_3 ((uint32_t)0x00080000) /*!<Time Segment 1 (Bit 3) */
mbed_official 381:5460fc57b6e4 1987 #define CAN_BTR_TS2 ((uint32_t)0x00700000) /*!<Time Segment 2 */
mbed_official 381:5460fc57b6e4 1988 #define CAN_BTR_TS2_0 ((uint32_t)0x00100000) /*!<Time Segment 2 (Bit 0) */
mbed_official 381:5460fc57b6e4 1989 #define CAN_BTR_TS2_1 ((uint32_t)0x00200000) /*!<Time Segment 2 (Bit 1) */
mbed_official 381:5460fc57b6e4 1990 #define CAN_BTR_TS2_2 ((uint32_t)0x00400000) /*!<Time Segment 2 (Bit 2) */
mbed_official 381:5460fc57b6e4 1991 #define CAN_BTR_SJW ((uint32_t)0x03000000) /*!<Resynchronization Jump Width */
mbed_official 381:5460fc57b6e4 1992 #define CAN_BTR_SJW_0 ((uint32_t)0x01000000) /*!<Resynchronization Jump Width (Bit 0) */
mbed_official 381:5460fc57b6e4 1993 #define CAN_BTR_SJW_1 ((uint32_t)0x02000000) /*!<Resynchronization Jump Width (Bit 1) */
mbed_official 381:5460fc57b6e4 1994 #define CAN_BTR_LBKM ((uint32_t)0x40000000) /*!<Loop Back Mode (Debug) */
mbed_official 381:5460fc57b6e4 1995 #define CAN_BTR_SILM ((uint32_t)0x80000000) /*!<Silent Mode */
mbed_official 381:5460fc57b6e4 1996
mbed_official 381:5460fc57b6e4 1997 /*!<Mailbox registers */
mbed_official 381:5460fc57b6e4 1998 /****************** Bit definition for CAN_TI0R register ********************/
mbed_official 381:5460fc57b6e4 1999 #define CAN_TI0R_TXRQ ((uint32_t)0x00000001) /*!<Transmit Mailbox Request */
mbed_official 381:5460fc57b6e4 2000 #define CAN_TI0R_RTR ((uint32_t)0x00000002) /*!<Remote Transmission Request */
mbed_official 381:5460fc57b6e4 2001 #define CAN_TI0R_IDE ((uint32_t)0x00000004) /*!<Identifier Extension */
mbed_official 381:5460fc57b6e4 2002 #define CAN_TI0R_EXID ((uint32_t)0x001FFFF8) /*!<Extended Identifier */
mbed_official 381:5460fc57b6e4 2003 #define CAN_TI0R_STID ((uint32_t)0xFFE00000) /*!<Standard Identifier or Extended Identifier */
mbed_official 381:5460fc57b6e4 2004
mbed_official 381:5460fc57b6e4 2005 /****************** Bit definition for CAN_TDT0R register *******************/
mbed_official 381:5460fc57b6e4 2006 #define CAN_TDT0R_DLC ((uint32_t)0x0000000F) /*!<Data Length Code */
mbed_official 381:5460fc57b6e4 2007 #define CAN_TDT0R_TGT ((uint32_t)0x00000100) /*!<Transmit Global Time */
mbed_official 381:5460fc57b6e4 2008 #define CAN_TDT0R_TIME ((uint32_t)0xFFFF0000) /*!<Message Time Stamp */
mbed_official 381:5460fc57b6e4 2009
mbed_official 381:5460fc57b6e4 2010 /****************** Bit definition for CAN_TDL0R register *******************/
mbed_official 381:5460fc57b6e4 2011 #define CAN_TDL0R_DATA0 ((uint32_t)0x000000FF) /*!<Data byte 0 */
mbed_official 381:5460fc57b6e4 2012 #define CAN_TDL0R_DATA1 ((uint32_t)0x0000FF00) /*!<Data byte 1 */
mbed_official 381:5460fc57b6e4 2013 #define CAN_TDL0R_DATA2 ((uint32_t)0x00FF0000) /*!<Data byte 2 */
mbed_official 381:5460fc57b6e4 2014 #define CAN_TDL0R_DATA3 ((uint32_t)0xFF000000) /*!<Data byte 3 */
mbed_official 381:5460fc57b6e4 2015
mbed_official 381:5460fc57b6e4 2016 /****************** Bit definition for CAN_TDH0R register *******************/
mbed_official 381:5460fc57b6e4 2017 #define CAN_TDH0R_DATA4 ((uint32_t)0x000000FF) /*!<Data byte 4 */
mbed_official 381:5460fc57b6e4 2018 #define CAN_TDH0R_DATA5 ((uint32_t)0x0000FF00) /*!<Data byte 5 */
mbed_official 381:5460fc57b6e4 2019 #define CAN_TDH0R_DATA6 ((uint32_t)0x00FF0000) /*!<Data byte 6 */
mbed_official 381:5460fc57b6e4 2020 #define CAN_TDH0R_DATA7 ((uint32_t)0xFF000000) /*!<Data byte 7 */
mbed_official 381:5460fc57b6e4 2021
mbed_official 381:5460fc57b6e4 2022 /******************* Bit definition for CAN_TI1R register *******************/
mbed_official 381:5460fc57b6e4 2023 #define CAN_TI1R_TXRQ ((uint32_t)0x00000001) /*!<Transmit Mailbox Request */
mbed_official 381:5460fc57b6e4 2024 #define CAN_TI1R_RTR ((uint32_t)0x00000002) /*!<Remote Transmission Request */
mbed_official 381:5460fc57b6e4 2025 #define CAN_TI1R_IDE ((uint32_t)0x00000004) /*!<Identifier Extension */
mbed_official 381:5460fc57b6e4 2026 #define CAN_TI1R_EXID ((uint32_t)0x001FFFF8) /*!<Extended Identifier */
mbed_official 381:5460fc57b6e4 2027 #define CAN_TI1R_STID ((uint32_t)0xFFE00000) /*!<Standard Identifier or Extended Identifier */
mbed_official 381:5460fc57b6e4 2028
mbed_official 381:5460fc57b6e4 2029 /******************* Bit definition for CAN_TDT1R register ******************/
mbed_official 381:5460fc57b6e4 2030 #define CAN_TDT1R_DLC ((uint32_t)0x0000000F) /*!<Data Length Code */
mbed_official 381:5460fc57b6e4 2031 #define CAN_TDT1R_TGT ((uint32_t)0x00000100) /*!<Transmit Global Time */
mbed_official 381:5460fc57b6e4 2032 #define CAN_TDT1R_TIME ((uint32_t)0xFFFF0000) /*!<Message Time Stamp */
mbed_official 381:5460fc57b6e4 2033
mbed_official 381:5460fc57b6e4 2034 /******************* Bit definition for CAN_TDL1R register ******************/
mbed_official 381:5460fc57b6e4 2035 #define CAN_TDL1R_DATA0 ((uint32_t)0x000000FF) /*!<Data byte 0 */
mbed_official 381:5460fc57b6e4 2036 #define CAN_TDL1R_DATA1 ((uint32_t)0x0000FF00) /*!<Data byte 1 */
mbed_official 381:5460fc57b6e4 2037 #define CAN_TDL1R_DATA2 ((uint32_t)0x00FF0000) /*!<Data byte 2 */
mbed_official 381:5460fc57b6e4 2038 #define CAN_TDL1R_DATA3 ((uint32_t)0xFF000000) /*!<Data byte 3 */
mbed_official 381:5460fc57b6e4 2039
mbed_official 381:5460fc57b6e4 2040 /******************* Bit definition for CAN_TDH1R register ******************/
mbed_official 381:5460fc57b6e4 2041 #define CAN_TDH1R_DATA4 ((uint32_t)0x000000FF) /*!<Data byte 4 */
mbed_official 381:5460fc57b6e4 2042 #define CAN_TDH1R_DATA5 ((uint32_t)0x0000FF00) /*!<Data byte 5 */
mbed_official 381:5460fc57b6e4 2043 #define CAN_TDH1R_DATA6 ((uint32_t)0x00FF0000) /*!<Data byte 6 */
mbed_official 381:5460fc57b6e4 2044 #define CAN_TDH1R_DATA7 ((uint32_t)0xFF000000) /*!<Data byte 7 */
mbed_official 381:5460fc57b6e4 2045
mbed_official 381:5460fc57b6e4 2046 /******************* Bit definition for CAN_TI2R register *******************/
mbed_official 381:5460fc57b6e4 2047 #define CAN_TI2R_TXRQ ((uint32_t)0x00000001) /*!<Transmit Mailbox Request */
mbed_official 381:5460fc57b6e4 2048 #define CAN_TI2R_RTR ((uint32_t)0x00000002) /*!<Remote Transmission Request */
mbed_official 381:5460fc57b6e4 2049 #define CAN_TI2R_IDE ((uint32_t)0x00000004) /*!<Identifier Extension */
mbed_official 381:5460fc57b6e4 2050 #define CAN_TI2R_EXID ((uint32_t)0x001FFFF8) /*!<Extended identifier */
mbed_official 381:5460fc57b6e4 2051 #define CAN_TI2R_STID ((uint32_t)0xFFE00000) /*!<Standard Identifier or Extended Identifier */
mbed_official 381:5460fc57b6e4 2052
mbed_official 381:5460fc57b6e4 2053 /******************* Bit definition for CAN_TDT2R register ******************/
mbed_official 381:5460fc57b6e4 2054 #define CAN_TDT2R_DLC ((uint32_t)0x0000000F) /*!<Data Length Code */
mbed_official 381:5460fc57b6e4 2055 #define CAN_TDT2R_TGT ((uint32_t)0x00000100) /*!<Transmit Global Time */
mbed_official 381:5460fc57b6e4 2056 #define CAN_TDT2R_TIME ((uint32_t)0xFFFF0000) /*!<Message Time Stamp */
mbed_official 381:5460fc57b6e4 2057
mbed_official 381:5460fc57b6e4 2058 /******************* Bit definition for CAN_TDL2R register ******************/
mbed_official 381:5460fc57b6e4 2059 #define CAN_TDL2R_DATA0 ((uint32_t)0x000000FF) /*!<Data byte 0 */
mbed_official 381:5460fc57b6e4 2060 #define CAN_TDL2R_DATA1 ((uint32_t)0x0000FF00) /*!<Data byte 1 */
mbed_official 381:5460fc57b6e4 2061 #define CAN_TDL2R_DATA2 ((uint32_t)0x00FF0000) /*!<Data byte 2 */
mbed_official 381:5460fc57b6e4 2062 #define CAN_TDL2R_DATA3 ((uint32_t)0xFF000000) /*!<Data byte 3 */
mbed_official 381:5460fc57b6e4 2063
mbed_official 381:5460fc57b6e4 2064 /******************* Bit definition for CAN_TDH2R register ******************/
mbed_official 381:5460fc57b6e4 2065 #define CAN_TDH2R_DATA4 ((uint32_t)0x000000FF) /*!<Data byte 4 */
mbed_official 381:5460fc57b6e4 2066 #define CAN_TDH2R_DATA5 ((uint32_t)0x0000FF00) /*!<Data byte 5 */
mbed_official 381:5460fc57b6e4 2067 #define CAN_TDH2R_DATA6 ((uint32_t)0x00FF0000) /*!<Data byte 6 */
mbed_official 381:5460fc57b6e4 2068 #define CAN_TDH2R_DATA7 ((uint32_t)0xFF000000) /*!<Data byte 7 */
mbed_official 381:5460fc57b6e4 2069
mbed_official 381:5460fc57b6e4 2070 /******************* Bit definition for CAN_RI0R register *******************/
mbed_official 381:5460fc57b6e4 2071 #define CAN_RI0R_RTR ((uint32_t)0x00000002) /*!<Remote Transmission Request */
mbed_official 381:5460fc57b6e4 2072 #define CAN_RI0R_IDE ((uint32_t)0x00000004) /*!<Identifier Extension */
mbed_official 381:5460fc57b6e4 2073 #define CAN_RI0R_EXID ((uint32_t)0x001FFFF8) /*!<Extended Identifier */
mbed_official 381:5460fc57b6e4 2074 #define CAN_RI0R_STID ((uint32_t)0xFFE00000) /*!<Standard Identifier or Extended Identifier */
mbed_official 381:5460fc57b6e4 2075
mbed_official 381:5460fc57b6e4 2076 /******************* Bit definition for CAN_RDT0R register ******************/
mbed_official 381:5460fc57b6e4 2077 #define CAN_RDT0R_DLC ((uint32_t)0x0000000F) /*!<Data Length Code */
mbed_official 381:5460fc57b6e4 2078 #define CAN_RDT0R_FMI ((uint32_t)0x0000FF00) /*!<Filter Match Index */
mbed_official 381:5460fc57b6e4 2079 #define CAN_RDT0R_TIME ((uint32_t)0xFFFF0000) /*!<Message Time Stamp */
mbed_official 381:5460fc57b6e4 2080
mbed_official 381:5460fc57b6e4 2081 /******************* Bit definition for CAN_RDL0R register ******************/
mbed_official 381:5460fc57b6e4 2082 #define CAN_RDL0R_DATA0 ((uint32_t)0x000000FF) /*!<Data byte 0 */
mbed_official 381:5460fc57b6e4 2083 #define CAN_RDL0R_DATA1 ((uint32_t)0x0000FF00) /*!<Data byte 1 */
mbed_official 381:5460fc57b6e4 2084 #define CAN_RDL0R_DATA2 ((uint32_t)0x00FF0000) /*!<Data byte 2 */
mbed_official 381:5460fc57b6e4 2085 #define CAN_RDL0R_DATA3 ((uint32_t)0xFF000000) /*!<Data byte 3 */
mbed_official 381:5460fc57b6e4 2086
mbed_official 381:5460fc57b6e4 2087 /******************* Bit definition for CAN_RDH0R register ******************/
mbed_official 381:5460fc57b6e4 2088 #define CAN_RDH0R_DATA4 ((uint32_t)0x000000FF) /*!<Data byte 4 */
mbed_official 381:5460fc57b6e4 2089 #define CAN_RDH0R_DATA5 ((uint32_t)0x0000FF00) /*!<Data byte 5 */
mbed_official 381:5460fc57b6e4 2090 #define CAN_RDH0R_DATA6 ((uint32_t)0x00FF0000) /*!<Data byte 6 */
mbed_official 381:5460fc57b6e4 2091 #define CAN_RDH0R_DATA7 ((uint32_t)0xFF000000) /*!<Data byte 7 */
mbed_official 381:5460fc57b6e4 2092
mbed_official 381:5460fc57b6e4 2093 /******************* Bit definition for CAN_RI1R register *******************/
mbed_official 381:5460fc57b6e4 2094 #define CAN_RI1R_RTR ((uint32_t)0x00000002) /*!<Remote Transmission Request */
mbed_official 381:5460fc57b6e4 2095 #define CAN_RI1R_IDE ((uint32_t)0x00000004) /*!<Identifier Extension */
mbed_official 381:5460fc57b6e4 2096 #define CAN_RI1R_EXID ((uint32_t)0x001FFFF8) /*!<Extended identifier */
mbed_official 381:5460fc57b6e4 2097 #define CAN_RI1R_STID ((uint32_t)0xFFE00000) /*!<Standard Identifier or Extended Identifier */
mbed_official 381:5460fc57b6e4 2098
mbed_official 381:5460fc57b6e4 2099 /******************* Bit definition for CAN_RDT1R register ******************/
mbed_official 381:5460fc57b6e4 2100 #define CAN_RDT1R_DLC ((uint32_t)0x0000000F) /*!<Data Length Code */
mbed_official 381:5460fc57b6e4 2101 #define CAN_RDT1R_FMI ((uint32_t)0x0000FF00) /*!<Filter Match Index */
mbed_official 381:5460fc57b6e4 2102 #define CAN_RDT1R_TIME ((uint32_t)0xFFFF0000) /*!<Message Time Stamp */
mbed_official 381:5460fc57b6e4 2103
mbed_official 381:5460fc57b6e4 2104 /******************* Bit definition for CAN_RDL1R register ******************/
mbed_official 381:5460fc57b6e4 2105 #define CAN_RDL1R_DATA0 ((uint32_t)0x000000FF) /*!<Data byte 0 */
mbed_official 381:5460fc57b6e4 2106 #define CAN_RDL1R_DATA1 ((uint32_t)0x0000FF00) /*!<Data byte 1 */
mbed_official 381:5460fc57b6e4 2107 #define CAN_RDL1R_DATA2 ((uint32_t)0x00FF0000) /*!<Data byte 2 */
mbed_official 381:5460fc57b6e4 2108 #define CAN_RDL1R_DATA3 ((uint32_t)0xFF000000) /*!<Data byte 3 */
mbed_official 381:5460fc57b6e4 2109
mbed_official 381:5460fc57b6e4 2110 /******************* Bit definition for CAN_RDH1R register ******************/
mbed_official 381:5460fc57b6e4 2111 #define CAN_RDH1R_DATA4 ((uint32_t)0x000000FF) /*!<Data byte 4 */
mbed_official 381:5460fc57b6e4 2112 #define CAN_RDH1R_DATA5 ((uint32_t)0x0000FF00) /*!<Data byte 5 */
mbed_official 381:5460fc57b6e4 2113 #define CAN_RDH1R_DATA6 ((uint32_t)0x00FF0000) /*!<Data byte 6 */
mbed_official 381:5460fc57b6e4 2114 #define CAN_RDH1R_DATA7 ((uint32_t)0xFF000000) /*!<Data byte 7 */
mbed_official 381:5460fc57b6e4 2115
mbed_official 381:5460fc57b6e4 2116 /*!<CAN filter registers */
mbed_official 381:5460fc57b6e4 2117 /******************* Bit definition for CAN_FMR register ********************/
mbed_official 381:5460fc57b6e4 2118 #define CAN_FMR_FINIT ((uint32_t)0x00000001) /*!<Filter Init Mode */
mbed_official 381:5460fc57b6e4 2119
mbed_official 381:5460fc57b6e4 2120 /******************* Bit definition for CAN_FM1R register *******************/
mbed_official 381:5460fc57b6e4 2121 #define CAN_FM1R_FBM ((uint32_t)0x00003FFF) /*!<Filter Mode */
mbed_official 381:5460fc57b6e4 2122 #define CAN_FM1R_FBM0 ((uint32_t)0x00000001) /*!<Filter Init Mode bit 0 */
mbed_official 381:5460fc57b6e4 2123 #define CAN_FM1R_FBM1 ((uint32_t)0x00000002) /*!<Filter Init Mode bit 1 */
mbed_official 381:5460fc57b6e4 2124 #define CAN_FM1R_FBM2 ((uint32_t)0x00000004) /*!<Filter Init Mode bit 2 */
mbed_official 381:5460fc57b6e4 2125 #define CAN_FM1R_FBM3 ((uint32_t)0x00000008) /*!<Filter Init Mode bit 3 */
mbed_official 381:5460fc57b6e4 2126 #define CAN_FM1R_FBM4 ((uint32_t)0x00000010) /*!<Filter Init Mode bit 4 */
mbed_official 381:5460fc57b6e4 2127 #define CAN_FM1R_FBM5 ((uint32_t)0x00000020) /*!<Filter Init Mode bit 5 */
mbed_official 381:5460fc57b6e4 2128 #define CAN_FM1R_FBM6 ((uint32_t)0x00000040) /*!<Filter Init Mode bit 6 */
mbed_official 381:5460fc57b6e4 2129 #define CAN_FM1R_FBM7 ((uint32_t)0x00000080) /*!<Filter Init Mode bit 7 */
mbed_official 381:5460fc57b6e4 2130 #define CAN_FM1R_FBM8 ((uint32_t)0x00000100) /*!<Filter Init Mode bit 8 */
mbed_official 381:5460fc57b6e4 2131 #define CAN_FM1R_FBM9 ((uint32_t)0x00000200) /*!<Filter Init Mode bit 9 */
mbed_official 381:5460fc57b6e4 2132 #define CAN_FM1R_FBM10 ((uint32_t)0x00000400) /*!<Filter Init Mode bit 10 */
mbed_official 381:5460fc57b6e4 2133 #define CAN_FM1R_FBM11 ((uint32_t)0x00000800) /*!<Filter Init Mode bit 11 */
mbed_official 381:5460fc57b6e4 2134 #define CAN_FM1R_FBM12 ((uint32_t)0x00001000) /*!<Filter Init Mode bit 12 */
mbed_official 381:5460fc57b6e4 2135 #define CAN_FM1R_FBM13 ((uint32_t)0x00002000) /*!<Filter Init Mode bit 13 */
mbed_official 381:5460fc57b6e4 2136
mbed_official 381:5460fc57b6e4 2137 /******************* Bit definition for CAN_FS1R register *******************/
mbed_official 381:5460fc57b6e4 2138 #define CAN_FS1R_FSC ((uint32_t)0x00003FFF) /*!<Filter Scale Configuration */
mbed_official 381:5460fc57b6e4 2139 #define CAN_FS1R_FSC0 ((uint32_t)0x00000001) /*!<Filter Scale Configuration bit 0 */
mbed_official 381:5460fc57b6e4 2140 #define CAN_FS1R_FSC1 ((uint32_t)0x00000002) /*!<Filter Scale Configuration bit 1 */
mbed_official 381:5460fc57b6e4 2141 #define CAN_FS1R_FSC2 ((uint32_t)0x00000004) /*!<Filter Scale Configuration bit 2 */
mbed_official 381:5460fc57b6e4 2142 #define CAN_FS1R_FSC3 ((uint32_t)0x00000008) /*!<Filter Scale Configuration bit 3 */
mbed_official 381:5460fc57b6e4 2143 #define CAN_FS1R_FSC4 ((uint32_t)0x00000010) /*!<Filter Scale Configuration bit 4 */
mbed_official 381:5460fc57b6e4 2144 #define CAN_FS1R_FSC5 ((uint32_t)0x00000020) /*!<Filter Scale Configuration bit 5 */
mbed_official 381:5460fc57b6e4 2145 #define CAN_FS1R_FSC6 ((uint32_t)0x00000040) /*!<Filter Scale Configuration bit 6 */
mbed_official 381:5460fc57b6e4 2146 #define CAN_FS1R_FSC7 ((uint32_t)0x00000080) /*!<Filter Scale Configuration bit 7 */
mbed_official 381:5460fc57b6e4 2147 #define CAN_FS1R_FSC8 ((uint32_t)0x00000100) /*!<Filter Scale Configuration bit 8 */
mbed_official 381:5460fc57b6e4 2148 #define CAN_FS1R_FSC9 ((uint32_t)0x00000200) /*!<Filter Scale Configuration bit 9 */
mbed_official 381:5460fc57b6e4 2149 #define CAN_FS1R_FSC10 ((uint32_t)0x00000400) /*!<Filter Scale Configuration bit 10 */
mbed_official 381:5460fc57b6e4 2150 #define CAN_FS1R_FSC11 ((uint32_t)0x00000800) /*!<Filter Scale Configuration bit 11 */
mbed_official 381:5460fc57b6e4 2151 #define CAN_FS1R_FSC12 ((uint32_t)0x00001000) /*!<Filter Scale Configuration bit 12 */
mbed_official 381:5460fc57b6e4 2152 #define CAN_FS1R_FSC13 ((uint32_t)0x00002000) /*!<Filter Scale Configuration bit 13 */
mbed_official 381:5460fc57b6e4 2153
mbed_official 381:5460fc57b6e4 2154 /****************** Bit definition for CAN_FFA1R register *******************/
mbed_official 381:5460fc57b6e4 2155 #define CAN_FFA1R_FFA ((uint32_t)0x00003FFF) /*!<Filter FIFO Assignment */
mbed_official 381:5460fc57b6e4 2156 #define CAN_FFA1R_FFA0 ((uint32_t)0x00000001) /*!<Filter FIFO Assignment for Filter 0 */
mbed_official 381:5460fc57b6e4 2157 #define CAN_FFA1R_FFA1 ((uint32_t)0x00000002) /*!<Filter FIFO Assignment for Filter 1 */
mbed_official 381:5460fc57b6e4 2158 #define CAN_FFA1R_FFA2 ((uint32_t)0x00000004) /*!<Filter FIFO Assignment for Filter 2 */
mbed_official 381:5460fc57b6e4 2159 #define CAN_FFA1R_FFA3 ((uint32_t)0x00000008) /*!<Filter FIFO Assignment for Filter 3 */
mbed_official 381:5460fc57b6e4 2160 #define CAN_FFA1R_FFA4 ((uint32_t)0x00000010) /*!<Filter FIFO Assignment for Filter 4 */
mbed_official 381:5460fc57b6e4 2161 #define CAN_FFA1R_FFA5 ((uint32_t)0x00000020) /*!<Filter FIFO Assignment for Filter 5 */
mbed_official 381:5460fc57b6e4 2162 #define CAN_FFA1R_FFA6 ((uint32_t)0x00000040) /*!<Filter FIFO Assignment for Filter 6 */
mbed_official 381:5460fc57b6e4 2163 #define CAN_FFA1R_FFA7 ((uint32_t)0x00000080) /*!<Filter FIFO Assignment for Filter 7 */
mbed_official 381:5460fc57b6e4 2164 #define CAN_FFA1R_FFA8 ((uint32_t)0x00000100) /*!<Filter FIFO Assignment for Filter 8 */
mbed_official 381:5460fc57b6e4 2165 #define CAN_FFA1R_FFA9 ((uint32_t)0x00000200) /*!<Filter FIFO Assignment for Filter 9 */
mbed_official 381:5460fc57b6e4 2166 #define CAN_FFA1R_FFA10 ((uint32_t)0x00000400) /*!<Filter FIFO Assignment for Filter 10 */
mbed_official 381:5460fc57b6e4 2167 #define CAN_FFA1R_FFA11 ((uint32_t)0x00000800) /*!<Filter FIFO Assignment for Filter 11 */
mbed_official 381:5460fc57b6e4 2168 #define CAN_FFA1R_FFA12 ((uint32_t)0x00001000) /*!<Filter FIFO Assignment for Filter 12 */
mbed_official 381:5460fc57b6e4 2169 #define CAN_FFA1R_FFA13 ((uint32_t)0x00002000) /*!<Filter FIFO Assignment for Filter 13 */
mbed_official 381:5460fc57b6e4 2170
mbed_official 381:5460fc57b6e4 2171 /******************* Bit definition for CAN_FA1R register *******************/
mbed_official 381:5460fc57b6e4 2172 #define CAN_FA1R_FACT ((uint32_t)0x00003FFF) /*!<Filter Active */
mbed_official 381:5460fc57b6e4 2173 #define CAN_FA1R_FACT0 ((uint32_t)0x00000001) /*!<Filter 0 Active */
mbed_official 381:5460fc57b6e4 2174 #define CAN_FA1R_FACT1 ((uint32_t)0x00000002) /*!<Filter 1 Active */
mbed_official 381:5460fc57b6e4 2175 #define CAN_FA1R_FACT2 ((uint32_t)0x00000004) /*!<Filter 2 Active */
mbed_official 381:5460fc57b6e4 2176 #define CAN_FA1R_FACT3 ((uint32_t)0x00000008) /*!<Filter 3 Active */
mbed_official 381:5460fc57b6e4 2177 #define CAN_FA1R_FACT4 ((uint32_t)0x00000010) /*!<Filter 4 Active */
mbed_official 381:5460fc57b6e4 2178 #define CAN_FA1R_FACT5 ((uint32_t)0x00000020) /*!<Filter 5 Active */
mbed_official 381:5460fc57b6e4 2179 #define CAN_FA1R_FACT6 ((uint32_t)0x00000040) /*!<Filter 6 Active */
mbed_official 381:5460fc57b6e4 2180 #define CAN_FA1R_FACT7 ((uint32_t)0x00000080) /*!<Filter 7 Active */
mbed_official 381:5460fc57b6e4 2181 #define CAN_FA1R_FACT8 ((uint32_t)0x00000100) /*!<Filter 8 Active */
mbed_official 381:5460fc57b6e4 2182 #define CAN_FA1R_FACT9 ((uint32_t)0x00000200) /*!<Filter 9 Active */
mbed_official 381:5460fc57b6e4 2183 #define CAN_FA1R_FACT10 ((uint32_t)0x00000400) /*!<Filter 10 Active */
mbed_official 381:5460fc57b6e4 2184 #define CAN_FA1R_FACT11 ((uint32_t)0x00000800) /*!<Filter 11 Active */
mbed_official 381:5460fc57b6e4 2185 #define CAN_FA1R_FACT12 ((uint32_t)0x00001000) /*!<Filter 12 Active */
mbed_official 381:5460fc57b6e4 2186 #define CAN_FA1R_FACT13 ((uint32_t)0x00002000) /*!<Filter 13 Active */
mbed_official 381:5460fc57b6e4 2187
mbed_official 381:5460fc57b6e4 2188 /******************* Bit definition for CAN_F0R1 register *******************/
mbed_official 381:5460fc57b6e4 2189 #define CAN_F0R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
mbed_official 381:5460fc57b6e4 2190 #define CAN_F0R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
mbed_official 381:5460fc57b6e4 2191 #define CAN_F0R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
mbed_official 381:5460fc57b6e4 2192 #define CAN_F0R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
mbed_official 381:5460fc57b6e4 2193 #define CAN_F0R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
mbed_official 381:5460fc57b6e4 2194 #define CAN_F0R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
mbed_official 381:5460fc57b6e4 2195 #define CAN_F0R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
mbed_official 381:5460fc57b6e4 2196 #define CAN_F0R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
mbed_official 381:5460fc57b6e4 2197 #define CAN_F0R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
mbed_official 381:5460fc57b6e4 2198 #define CAN_F0R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
mbed_official 381:5460fc57b6e4 2199 #define CAN_F0R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
mbed_official 381:5460fc57b6e4 2200 #define CAN_F0R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
mbed_official 381:5460fc57b6e4 2201 #define CAN_F0R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
mbed_official 381:5460fc57b6e4 2202 #define CAN_F0R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
mbed_official 381:5460fc57b6e4 2203 #define CAN_F0R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
mbed_official 381:5460fc57b6e4 2204 #define CAN_F0R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
mbed_official 381:5460fc57b6e4 2205 #define CAN_F0R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
mbed_official 381:5460fc57b6e4 2206 #define CAN_F0R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
mbed_official 381:5460fc57b6e4 2207 #define CAN_F0R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
mbed_official 381:5460fc57b6e4 2208 #define CAN_F0R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
mbed_official 381:5460fc57b6e4 2209 #define CAN_F0R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
mbed_official 381:5460fc57b6e4 2210 #define CAN_F0R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
mbed_official 381:5460fc57b6e4 2211 #define CAN_F0R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
mbed_official 381:5460fc57b6e4 2212 #define CAN_F0R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
mbed_official 381:5460fc57b6e4 2213 #define CAN_F0R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
mbed_official 381:5460fc57b6e4 2214 #define CAN_F0R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
mbed_official 381:5460fc57b6e4 2215 #define CAN_F0R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
mbed_official 381:5460fc57b6e4 2216 #define CAN_F0R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
mbed_official 381:5460fc57b6e4 2217 #define CAN_F0R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
mbed_official 381:5460fc57b6e4 2218 #define CAN_F0R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
mbed_official 381:5460fc57b6e4 2219 #define CAN_F0R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
mbed_official 381:5460fc57b6e4 2220 #define CAN_F0R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
mbed_official 381:5460fc57b6e4 2221
mbed_official 381:5460fc57b6e4 2222 /******************* Bit definition for CAN_F1R1 register *******************/
mbed_official 381:5460fc57b6e4 2223 #define CAN_F1R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
mbed_official 381:5460fc57b6e4 2224 #define CAN_F1R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
mbed_official 381:5460fc57b6e4 2225 #define CAN_F1R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
mbed_official 381:5460fc57b6e4 2226 #define CAN_F1R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
mbed_official 381:5460fc57b6e4 2227 #define CAN_F1R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
mbed_official 381:5460fc57b6e4 2228 #define CAN_F1R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
mbed_official 381:5460fc57b6e4 2229 #define CAN_F1R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
mbed_official 381:5460fc57b6e4 2230 #define CAN_F1R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
mbed_official 381:5460fc57b6e4 2231 #define CAN_F1R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
mbed_official 381:5460fc57b6e4 2232 #define CAN_F1R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
mbed_official 381:5460fc57b6e4 2233 #define CAN_F1R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
mbed_official 381:5460fc57b6e4 2234 #define CAN_F1R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
mbed_official 381:5460fc57b6e4 2235 #define CAN_F1R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
mbed_official 381:5460fc57b6e4 2236 #define CAN_F1R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
mbed_official 381:5460fc57b6e4 2237 #define CAN_F1R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
mbed_official 381:5460fc57b6e4 2238 #define CAN_F1R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
mbed_official 381:5460fc57b6e4 2239 #define CAN_F1R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
mbed_official 381:5460fc57b6e4 2240 #define CAN_F1R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
mbed_official 381:5460fc57b6e4 2241 #define CAN_F1R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
mbed_official 381:5460fc57b6e4 2242 #define CAN_F1R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
mbed_official 381:5460fc57b6e4 2243 #define CAN_F1R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
mbed_official 381:5460fc57b6e4 2244 #define CAN_F1R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
mbed_official 381:5460fc57b6e4 2245 #define CAN_F1R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
mbed_official 381:5460fc57b6e4 2246 #define CAN_F1R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
mbed_official 381:5460fc57b6e4 2247 #define CAN_F1R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
mbed_official 381:5460fc57b6e4 2248 #define CAN_F1R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
mbed_official 381:5460fc57b6e4 2249 #define CAN_F1R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
mbed_official 381:5460fc57b6e4 2250 #define CAN_F1R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
mbed_official 381:5460fc57b6e4 2251 #define CAN_F1R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
mbed_official 381:5460fc57b6e4 2252 #define CAN_F1R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
mbed_official 381:5460fc57b6e4 2253 #define CAN_F1R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
mbed_official 381:5460fc57b6e4 2254 #define CAN_F1R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
mbed_official 381:5460fc57b6e4 2255
mbed_official 381:5460fc57b6e4 2256 /******************* Bit definition for CAN_F2R1 register *******************/
mbed_official 381:5460fc57b6e4 2257 #define CAN_F2R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
mbed_official 381:5460fc57b6e4 2258 #define CAN_F2R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
mbed_official 381:5460fc57b6e4 2259 #define CAN_F2R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
mbed_official 381:5460fc57b6e4 2260 #define CAN_F2R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
mbed_official 381:5460fc57b6e4 2261 #define CAN_F2R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
mbed_official 381:5460fc57b6e4 2262 #define CAN_F2R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
mbed_official 381:5460fc57b6e4 2263 #define CAN_F2R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
mbed_official 381:5460fc57b6e4 2264 #define CAN_F2R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
mbed_official 381:5460fc57b6e4 2265 #define CAN_F2R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
mbed_official 381:5460fc57b6e4 2266 #define CAN_F2R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
mbed_official 381:5460fc57b6e4 2267 #define CAN_F2R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
mbed_official 381:5460fc57b6e4 2268 #define CAN_F2R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
mbed_official 381:5460fc57b6e4 2269 #define CAN_F2R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
mbed_official 381:5460fc57b6e4 2270 #define CAN_F2R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
mbed_official 381:5460fc57b6e4 2271 #define CAN_F2R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
mbed_official 381:5460fc57b6e4 2272 #define CAN_F2R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
mbed_official 381:5460fc57b6e4 2273 #define CAN_F2R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
mbed_official 381:5460fc57b6e4 2274 #define CAN_F2R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
mbed_official 381:5460fc57b6e4 2275 #define CAN_F2R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
mbed_official 381:5460fc57b6e4 2276 #define CAN_F2R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
mbed_official 381:5460fc57b6e4 2277 #define CAN_F2R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
mbed_official 381:5460fc57b6e4 2278 #define CAN_F2R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
mbed_official 381:5460fc57b6e4 2279 #define CAN_F2R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
mbed_official 381:5460fc57b6e4 2280 #define CAN_F2R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
mbed_official 381:5460fc57b6e4 2281 #define CAN_F2R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
mbed_official 381:5460fc57b6e4 2282 #define CAN_F2R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
mbed_official 381:5460fc57b6e4 2283 #define CAN_F2R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
mbed_official 381:5460fc57b6e4 2284 #define CAN_F2R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
mbed_official 381:5460fc57b6e4 2285 #define CAN_F2R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
mbed_official 381:5460fc57b6e4 2286 #define CAN_F2R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
mbed_official 381:5460fc57b6e4 2287 #define CAN_F2R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
mbed_official 381:5460fc57b6e4 2288 #define CAN_F2R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
mbed_official 381:5460fc57b6e4 2289
mbed_official 381:5460fc57b6e4 2290 /******************* Bit definition for CAN_F3R1 register *******************/
mbed_official 381:5460fc57b6e4 2291 #define CAN_F3R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
mbed_official 381:5460fc57b6e4 2292 #define CAN_F3R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
mbed_official 381:5460fc57b6e4 2293 #define CAN_F3R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
mbed_official 381:5460fc57b6e4 2294 #define CAN_F3R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
mbed_official 381:5460fc57b6e4 2295 #define CAN_F3R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
mbed_official 381:5460fc57b6e4 2296 #define CAN_F3R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
mbed_official 381:5460fc57b6e4 2297 #define CAN_F3R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
mbed_official 381:5460fc57b6e4 2298 #define CAN_F3R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
mbed_official 381:5460fc57b6e4 2299 #define CAN_F3R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
mbed_official 381:5460fc57b6e4 2300 #define CAN_F3R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
mbed_official 381:5460fc57b6e4 2301 #define CAN_F3R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
mbed_official 381:5460fc57b6e4 2302 #define CAN_F3R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
mbed_official 381:5460fc57b6e4 2303 #define CAN_F3R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
mbed_official 381:5460fc57b6e4 2304 #define CAN_F3R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
mbed_official 381:5460fc57b6e4 2305 #define CAN_F3R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
mbed_official 381:5460fc57b6e4 2306 #define CAN_F3R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
mbed_official 381:5460fc57b6e4 2307 #define CAN_F3R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
mbed_official 381:5460fc57b6e4 2308 #define CAN_F3R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
mbed_official 381:5460fc57b6e4 2309 #define CAN_F3R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
mbed_official 381:5460fc57b6e4 2310 #define CAN_F3R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
mbed_official 381:5460fc57b6e4 2311 #define CAN_F3R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
mbed_official 381:5460fc57b6e4 2312 #define CAN_F3R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
mbed_official 381:5460fc57b6e4 2313 #define CAN_F3R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
mbed_official 381:5460fc57b6e4 2314 #define CAN_F3R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
mbed_official 381:5460fc57b6e4 2315 #define CAN_F3R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
mbed_official 381:5460fc57b6e4 2316 #define CAN_F3R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
mbed_official 381:5460fc57b6e4 2317 #define CAN_F3R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
mbed_official 381:5460fc57b6e4 2318 #define CAN_F3R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
mbed_official 381:5460fc57b6e4 2319 #define CAN_F3R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
mbed_official 381:5460fc57b6e4 2320 #define CAN_F3R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
mbed_official 381:5460fc57b6e4 2321 #define CAN_F3R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
mbed_official 381:5460fc57b6e4 2322 #define CAN_F3R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
mbed_official 381:5460fc57b6e4 2323
mbed_official 381:5460fc57b6e4 2324 /******************* Bit definition for CAN_F4R1 register *******************/
mbed_official 381:5460fc57b6e4 2325 #define CAN_F4R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
mbed_official 381:5460fc57b6e4 2326 #define CAN_F4R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
mbed_official 381:5460fc57b6e4 2327 #define CAN_F4R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
mbed_official 381:5460fc57b6e4 2328 #define CAN_F4R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
mbed_official 381:5460fc57b6e4 2329 #define CAN_F4R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
mbed_official 381:5460fc57b6e4 2330 #define CAN_F4R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
mbed_official 381:5460fc57b6e4 2331 #define CAN_F4R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
mbed_official 381:5460fc57b6e4 2332 #define CAN_F4R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
mbed_official 381:5460fc57b6e4 2333 #define CAN_F4R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
mbed_official 381:5460fc57b6e4 2334 #define CAN_F4R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
mbed_official 381:5460fc57b6e4 2335 #define CAN_F4R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
mbed_official 381:5460fc57b6e4 2336 #define CAN_F4R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
mbed_official 381:5460fc57b6e4 2337 #define CAN_F4R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
mbed_official 381:5460fc57b6e4 2338 #define CAN_F4R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
mbed_official 381:5460fc57b6e4 2339 #define CAN_F4R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
mbed_official 381:5460fc57b6e4 2340 #define CAN_F4R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
mbed_official 381:5460fc57b6e4 2341 #define CAN_F4R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
mbed_official 381:5460fc57b6e4 2342 #define CAN_F4R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
mbed_official 381:5460fc57b6e4 2343 #define CAN_F4R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
mbed_official 381:5460fc57b6e4 2344 #define CAN_F4R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
mbed_official 381:5460fc57b6e4 2345 #define CAN_F4R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
mbed_official 381:5460fc57b6e4 2346 #define CAN_F4R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
mbed_official 381:5460fc57b6e4 2347 #define CAN_F4R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
mbed_official 381:5460fc57b6e4 2348 #define CAN_F4R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
mbed_official 381:5460fc57b6e4 2349 #define CAN_F4R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
mbed_official 381:5460fc57b6e4 2350 #define CAN_F4R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
mbed_official 381:5460fc57b6e4 2351 #define CAN_F4R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
mbed_official 381:5460fc57b6e4 2352 #define CAN_F4R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
mbed_official 381:5460fc57b6e4 2353 #define CAN_F4R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
mbed_official 381:5460fc57b6e4 2354 #define CAN_F4R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
mbed_official 381:5460fc57b6e4 2355 #define CAN_F4R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
mbed_official 381:5460fc57b6e4 2356 #define CAN_F4R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
mbed_official 381:5460fc57b6e4 2357
mbed_official 381:5460fc57b6e4 2358 /******************* Bit definition for CAN_F5R1 register *******************/
mbed_official 381:5460fc57b6e4 2359 #define CAN_F5R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
mbed_official 381:5460fc57b6e4 2360 #define CAN_F5R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
mbed_official 381:5460fc57b6e4 2361 #define CAN_F5R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
mbed_official 381:5460fc57b6e4 2362 #define CAN_F5R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
mbed_official 381:5460fc57b6e4 2363 #define CAN_F5R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
mbed_official 381:5460fc57b6e4 2364 #define CAN_F5R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
mbed_official 381:5460fc57b6e4 2365 #define CAN_F5R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
mbed_official 381:5460fc57b6e4 2366 #define CAN_F5R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
mbed_official 381:5460fc57b6e4 2367 #define CAN_F5R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
mbed_official 381:5460fc57b6e4 2368 #define CAN_F5R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
mbed_official 381:5460fc57b6e4 2369 #define CAN_F5R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
mbed_official 381:5460fc57b6e4 2370 #define CAN_F5R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
mbed_official 381:5460fc57b6e4 2371 #define CAN_F5R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
mbed_official 381:5460fc57b6e4 2372 #define CAN_F5R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
mbed_official 381:5460fc57b6e4 2373 #define CAN_F5R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
mbed_official 381:5460fc57b6e4 2374 #define CAN_F5R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
mbed_official 381:5460fc57b6e4 2375 #define CAN_F5R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
mbed_official 381:5460fc57b6e4 2376 #define CAN_F5R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
mbed_official 381:5460fc57b6e4 2377 #define CAN_F5R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
mbed_official 381:5460fc57b6e4 2378 #define CAN_F5R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
mbed_official 381:5460fc57b6e4 2379 #define CAN_F5R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
mbed_official 381:5460fc57b6e4 2380 #define CAN_F5R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
mbed_official 381:5460fc57b6e4 2381 #define CAN_F5R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
mbed_official 381:5460fc57b6e4 2382 #define CAN_F5R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
mbed_official 381:5460fc57b6e4 2383 #define CAN_F5R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
mbed_official 381:5460fc57b6e4 2384 #define CAN_F5R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
mbed_official 381:5460fc57b6e4 2385 #define CAN_F5R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
mbed_official 381:5460fc57b6e4 2386 #define CAN_F5R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
mbed_official 381:5460fc57b6e4 2387 #define CAN_F5R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
mbed_official 381:5460fc57b6e4 2388 #define CAN_F5R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
mbed_official 381:5460fc57b6e4 2389 #define CAN_F5R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
mbed_official 381:5460fc57b6e4 2390 #define CAN_F5R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
mbed_official 381:5460fc57b6e4 2391
mbed_official 381:5460fc57b6e4 2392 /******************* Bit definition for CAN_F6R1 register *******************/
mbed_official 381:5460fc57b6e4 2393 #define CAN_F6R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
mbed_official 381:5460fc57b6e4 2394 #define CAN_F6R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
mbed_official 381:5460fc57b6e4 2395 #define CAN_F6R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
mbed_official 381:5460fc57b6e4 2396 #define CAN_F6R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
mbed_official 381:5460fc57b6e4 2397 #define CAN_F6R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
mbed_official 381:5460fc57b6e4 2398 #define CAN_F6R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
mbed_official 381:5460fc57b6e4 2399 #define CAN_F6R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
mbed_official 381:5460fc57b6e4 2400 #define CAN_F6R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
mbed_official 381:5460fc57b6e4 2401 #define CAN_F6R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
mbed_official 381:5460fc57b6e4 2402 #define CAN_F6R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
mbed_official 381:5460fc57b6e4 2403 #define CAN_F6R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
mbed_official 381:5460fc57b6e4 2404 #define CAN_F6R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
mbed_official 381:5460fc57b6e4 2405 #define CAN_F6R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
mbed_official 381:5460fc57b6e4 2406 #define CAN_F6R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
mbed_official 381:5460fc57b6e4 2407 #define CAN_F6R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
mbed_official 381:5460fc57b6e4 2408 #define CAN_F6R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
mbed_official 381:5460fc57b6e4 2409 #define CAN_F6R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
mbed_official 381:5460fc57b6e4 2410 #define CAN_F6R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
mbed_official 381:5460fc57b6e4 2411 #define CAN_F6R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
mbed_official 381:5460fc57b6e4 2412 #define CAN_F6R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
mbed_official 381:5460fc57b6e4 2413 #define CAN_F6R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
mbed_official 381:5460fc57b6e4 2414 #define CAN_F6R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
mbed_official 381:5460fc57b6e4 2415 #define CAN_F6R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
mbed_official 381:5460fc57b6e4 2416 #define CAN_F6R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
mbed_official 381:5460fc57b6e4 2417 #define CAN_F6R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
mbed_official 381:5460fc57b6e4 2418 #define CAN_F6R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
mbed_official 381:5460fc57b6e4 2419 #define CAN_F6R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
mbed_official 381:5460fc57b6e4 2420 #define CAN_F6R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
mbed_official 381:5460fc57b6e4 2421 #define CAN_F6R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
mbed_official 381:5460fc57b6e4 2422 #define CAN_F6R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
mbed_official 381:5460fc57b6e4 2423 #define CAN_F6R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
mbed_official 381:5460fc57b6e4 2424 #define CAN_F6R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
mbed_official 381:5460fc57b6e4 2425
mbed_official 381:5460fc57b6e4 2426 /******************* Bit definition for CAN_F7R1 register *******************/
mbed_official 381:5460fc57b6e4 2427 #define CAN_F7R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
mbed_official 381:5460fc57b6e4 2428 #define CAN_F7R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
mbed_official 381:5460fc57b6e4 2429 #define CAN_F7R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
mbed_official 381:5460fc57b6e4 2430 #define CAN_F7R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
mbed_official 381:5460fc57b6e4 2431 #define CAN_F7R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
mbed_official 381:5460fc57b6e4 2432 #define CAN_F7R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
mbed_official 381:5460fc57b6e4 2433 #define CAN_F7R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
mbed_official 381:5460fc57b6e4 2434 #define CAN_F7R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
mbed_official 381:5460fc57b6e4 2435 #define CAN_F7R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
mbed_official 381:5460fc57b6e4 2436 #define CAN_F7R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
mbed_official 381:5460fc57b6e4 2437 #define CAN_F7R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
mbed_official 381:5460fc57b6e4 2438 #define CAN_F7R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
mbed_official 381:5460fc57b6e4 2439 #define CAN_F7R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
mbed_official 381:5460fc57b6e4 2440 #define CAN_F7R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
mbed_official 381:5460fc57b6e4 2441 #define CAN_F7R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
mbed_official 381:5460fc57b6e4 2442 #define CAN_F7R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
mbed_official 381:5460fc57b6e4 2443 #define CAN_F7R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
mbed_official 381:5460fc57b6e4 2444 #define CAN_F7R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
mbed_official 381:5460fc57b6e4 2445 #define CAN_F7R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
mbed_official 381:5460fc57b6e4 2446 #define CAN_F7R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
mbed_official 381:5460fc57b6e4 2447 #define CAN_F7R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
mbed_official 381:5460fc57b6e4 2448 #define CAN_F7R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
mbed_official 381:5460fc57b6e4 2449 #define CAN_F7R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
mbed_official 381:5460fc57b6e4 2450 #define CAN_F7R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
mbed_official 381:5460fc57b6e4 2451 #define CAN_F7R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
mbed_official 381:5460fc57b6e4 2452 #define CAN_F7R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
mbed_official 381:5460fc57b6e4 2453 #define CAN_F7R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
mbed_official 381:5460fc57b6e4 2454 #define CAN_F7R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
mbed_official 381:5460fc57b6e4 2455 #define CAN_F7R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
mbed_official 381:5460fc57b6e4 2456 #define CAN_F7R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
mbed_official 381:5460fc57b6e4 2457 #define CAN_F7R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
mbed_official 381:5460fc57b6e4 2458 #define CAN_F7R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
mbed_official 381:5460fc57b6e4 2459
mbed_official 381:5460fc57b6e4 2460 /******************* Bit definition for CAN_F8R1 register *******************/
mbed_official 381:5460fc57b6e4 2461 #define CAN_F8R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
mbed_official 381:5460fc57b6e4 2462 #define CAN_F8R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
mbed_official 381:5460fc57b6e4 2463 #define CAN_F8R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
mbed_official 381:5460fc57b6e4 2464 #define CAN_F8R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
mbed_official 381:5460fc57b6e4 2465 #define CAN_F8R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
mbed_official 381:5460fc57b6e4 2466 #define CAN_F8R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
mbed_official 381:5460fc57b6e4 2467 #define CAN_F8R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
mbed_official 381:5460fc57b6e4 2468 #define CAN_F8R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
mbed_official 381:5460fc57b6e4 2469 #define CAN_F8R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
mbed_official 381:5460fc57b6e4 2470 #define CAN_F8R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
mbed_official 381:5460fc57b6e4 2471 #define CAN_F8R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
mbed_official 381:5460fc57b6e4 2472 #define CAN_F8R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
mbed_official 381:5460fc57b6e4 2473 #define CAN_F8R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
mbed_official 381:5460fc57b6e4 2474 #define CAN_F8R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
mbed_official 381:5460fc57b6e4 2475 #define CAN_F8R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
mbed_official 381:5460fc57b6e4 2476 #define CAN_F8R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
mbed_official 381:5460fc57b6e4 2477 #define CAN_F8R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
mbed_official 381:5460fc57b6e4 2478 #define CAN_F8R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
mbed_official 381:5460fc57b6e4 2479 #define CAN_F8R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
mbed_official 381:5460fc57b6e4 2480 #define CAN_F8R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
mbed_official 381:5460fc57b6e4 2481 #define CAN_F8R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
mbed_official 381:5460fc57b6e4 2482 #define CAN_F8R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
mbed_official 381:5460fc57b6e4 2483 #define CAN_F8R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
mbed_official 381:5460fc57b6e4 2484 #define CAN_F8R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
mbed_official 381:5460fc57b6e4 2485 #define CAN_F8R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
mbed_official 381:5460fc57b6e4 2486 #define CAN_F8R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
mbed_official 381:5460fc57b6e4 2487 #define CAN_F8R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
mbed_official 381:5460fc57b6e4 2488 #define CAN_F8R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
mbed_official 381:5460fc57b6e4 2489 #define CAN_F8R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
mbed_official 381:5460fc57b6e4 2490 #define CAN_F8R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
mbed_official 381:5460fc57b6e4 2491 #define CAN_F8R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
mbed_official 381:5460fc57b6e4 2492 #define CAN_F8R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
mbed_official 381:5460fc57b6e4 2493
mbed_official 381:5460fc57b6e4 2494 /******************* Bit definition for CAN_F9R1 register *******************/
mbed_official 381:5460fc57b6e4 2495 #define CAN_F9R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
mbed_official 381:5460fc57b6e4 2496 #define CAN_F9R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
mbed_official 381:5460fc57b6e4 2497 #define CAN_F9R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
mbed_official 381:5460fc57b6e4 2498 #define CAN_F9R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
mbed_official 381:5460fc57b6e4 2499 #define CAN_F9R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
mbed_official 381:5460fc57b6e4 2500 #define CAN_F9R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
mbed_official 381:5460fc57b6e4 2501 #define CAN_F9R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
mbed_official 381:5460fc57b6e4 2502 #define CAN_F9R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
mbed_official 381:5460fc57b6e4 2503 #define CAN_F9R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
mbed_official 381:5460fc57b6e4 2504 #define CAN_F9R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
mbed_official 381:5460fc57b6e4 2505 #define CAN_F9R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
mbed_official 381:5460fc57b6e4 2506 #define CAN_F9R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
mbed_official 381:5460fc57b6e4 2507 #define CAN_F9R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
mbed_official 381:5460fc57b6e4 2508 #define CAN_F9R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
mbed_official 381:5460fc57b6e4 2509 #define CAN_F9R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
mbed_official 381:5460fc57b6e4 2510 #define CAN_F9R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
mbed_official 381:5460fc57b6e4 2511 #define CAN_F9R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
mbed_official 381:5460fc57b6e4 2512 #define CAN_F9R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
mbed_official 381:5460fc57b6e4 2513 #define CAN_F9R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
mbed_official 381:5460fc57b6e4 2514 #define CAN_F9R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
mbed_official 381:5460fc57b6e4 2515 #define CAN_F9R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
mbed_official 381:5460fc57b6e4 2516 #define CAN_F9R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
mbed_official 381:5460fc57b6e4 2517 #define CAN_F9R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
mbed_official 381:5460fc57b6e4 2518 #define CAN_F9R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
mbed_official 381:5460fc57b6e4 2519 #define CAN_F9R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
mbed_official 381:5460fc57b6e4 2520 #define CAN_F9R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
mbed_official 381:5460fc57b6e4 2521 #define CAN_F9R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
mbed_official 381:5460fc57b6e4 2522 #define CAN_F9R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
mbed_official 381:5460fc57b6e4 2523 #define CAN_F9R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
mbed_official 381:5460fc57b6e4 2524 #define CAN_F9R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
mbed_official 381:5460fc57b6e4 2525 #define CAN_F9R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
mbed_official 381:5460fc57b6e4 2526 #define CAN_F9R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
mbed_official 381:5460fc57b6e4 2527
mbed_official 381:5460fc57b6e4 2528 /******************* Bit definition for CAN_F10R1 register ******************/
mbed_official 381:5460fc57b6e4 2529 #define CAN_F10R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
mbed_official 381:5460fc57b6e4 2530 #define CAN_F10R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
mbed_official 381:5460fc57b6e4 2531 #define CAN_F10R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
mbed_official 381:5460fc57b6e4 2532 #define CAN_F10R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
mbed_official 381:5460fc57b6e4 2533 #define CAN_F10R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
mbed_official 381:5460fc57b6e4 2534 #define CAN_F10R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
mbed_official 381:5460fc57b6e4 2535 #define CAN_F10R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
mbed_official 381:5460fc57b6e4 2536 #define CAN_F10R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
mbed_official 381:5460fc57b6e4 2537 #define CAN_F10R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
mbed_official 381:5460fc57b6e4 2538 #define CAN_F10R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
mbed_official 381:5460fc57b6e4 2539 #define CAN_F10R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
mbed_official 381:5460fc57b6e4 2540 #define CAN_F10R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
mbed_official 381:5460fc57b6e4 2541 #define CAN_F10R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
mbed_official 381:5460fc57b6e4 2542 #define CAN_F10R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
mbed_official 381:5460fc57b6e4 2543 #define CAN_F10R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
mbed_official 381:5460fc57b6e4 2544 #define CAN_F10R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
mbed_official 381:5460fc57b6e4 2545 #define CAN_F10R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
mbed_official 381:5460fc57b6e4 2546 #define CAN_F10R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
mbed_official 381:5460fc57b6e4 2547 #define CAN_F10R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
mbed_official 381:5460fc57b6e4 2548 #define CAN_F10R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
mbed_official 381:5460fc57b6e4 2549 #define CAN_F10R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
mbed_official 381:5460fc57b6e4 2550 #define CAN_F10R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
mbed_official 381:5460fc57b6e4 2551 #define CAN_F10R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
mbed_official 381:5460fc57b6e4 2552 #define CAN_F10R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
mbed_official 381:5460fc57b6e4 2553 #define CAN_F10R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
mbed_official 381:5460fc57b6e4 2554 #define CAN_F10R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
mbed_official 381:5460fc57b6e4 2555 #define CAN_F10R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
mbed_official 381:5460fc57b6e4 2556 #define CAN_F10R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
mbed_official 381:5460fc57b6e4 2557 #define CAN_F10R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
mbed_official 381:5460fc57b6e4 2558 #define CAN_F10R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
mbed_official 381:5460fc57b6e4 2559 #define CAN_F10R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
mbed_official 381:5460fc57b6e4 2560 #define CAN_F10R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
mbed_official 381:5460fc57b6e4 2561
mbed_official 381:5460fc57b6e4 2562 /******************* Bit definition for CAN_F11R1 register ******************/
mbed_official 381:5460fc57b6e4 2563 #define CAN_F11R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
mbed_official 381:5460fc57b6e4 2564 #define CAN_F11R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
mbed_official 381:5460fc57b6e4 2565 #define CAN_F11R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
mbed_official 381:5460fc57b6e4 2566 #define CAN_F11R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
mbed_official 381:5460fc57b6e4 2567 #define CAN_F11R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
mbed_official 381:5460fc57b6e4 2568 #define CAN_F11R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
mbed_official 381:5460fc57b6e4 2569 #define CAN_F11R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
mbed_official 381:5460fc57b6e4 2570 #define CAN_F11R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
mbed_official 381:5460fc57b6e4 2571 #define CAN_F11R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
mbed_official 381:5460fc57b6e4 2572 #define CAN_F11R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
mbed_official 381:5460fc57b6e4 2573 #define CAN_F11R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
mbed_official 381:5460fc57b6e4 2574 #define CAN_F11R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
mbed_official 381:5460fc57b6e4 2575 #define CAN_F11R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
mbed_official 381:5460fc57b6e4 2576 #define CAN_F11R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
mbed_official 381:5460fc57b6e4 2577 #define CAN_F11R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
mbed_official 381:5460fc57b6e4 2578 #define CAN_F11R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
mbed_official 381:5460fc57b6e4 2579 #define CAN_F11R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
mbed_official 381:5460fc57b6e4 2580 #define CAN_F11R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
mbed_official 381:5460fc57b6e4 2581 #define CAN_F11R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
mbed_official 381:5460fc57b6e4 2582 #define CAN_F11R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
mbed_official 381:5460fc57b6e4 2583 #define CAN_F11R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
mbed_official 381:5460fc57b6e4 2584 #define CAN_F11R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
mbed_official 381:5460fc57b6e4 2585 #define CAN_F11R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
mbed_official 381:5460fc57b6e4 2586 #define CAN_F11R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
mbed_official 381:5460fc57b6e4 2587 #define CAN_F11R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
mbed_official 381:5460fc57b6e4 2588 #define CAN_F11R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
mbed_official 381:5460fc57b6e4 2589 #define CAN_F11R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
mbed_official 381:5460fc57b6e4 2590 #define CAN_F11R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
mbed_official 381:5460fc57b6e4 2591 #define CAN_F11R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
mbed_official 381:5460fc57b6e4 2592 #define CAN_F11R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
mbed_official 381:5460fc57b6e4 2593 #define CAN_F11R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
mbed_official 381:5460fc57b6e4 2594 #define CAN_F11R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
mbed_official 381:5460fc57b6e4 2595
mbed_official 381:5460fc57b6e4 2596 /******************* Bit definition for CAN_F12R1 register ******************/
mbed_official 381:5460fc57b6e4 2597 #define CAN_F12R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
mbed_official 381:5460fc57b6e4 2598 #define CAN_F12R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
mbed_official 381:5460fc57b6e4 2599 #define CAN_F12R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
mbed_official 381:5460fc57b6e4 2600 #define CAN_F12R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
mbed_official 381:5460fc57b6e4 2601 #define CAN_F12R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
mbed_official 381:5460fc57b6e4 2602 #define CAN_F12R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
mbed_official 381:5460fc57b6e4 2603 #define CAN_F12R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
mbed_official 381:5460fc57b6e4 2604 #define CAN_F12R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
mbed_official 381:5460fc57b6e4 2605 #define CAN_F12R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
mbed_official 381:5460fc57b6e4 2606 #define CAN_F12R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
mbed_official 381:5460fc57b6e4 2607 #define CAN_F12R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
mbed_official 381:5460fc57b6e4 2608 #define CAN_F12R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
mbed_official 381:5460fc57b6e4 2609 #define CAN_F12R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
mbed_official 381:5460fc57b6e4 2610 #define CAN_F12R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
mbed_official 381:5460fc57b6e4 2611 #define CAN_F12R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
mbed_official 381:5460fc57b6e4 2612 #define CAN_F12R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
mbed_official 381:5460fc57b6e4 2613 #define CAN_F12R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
mbed_official 381:5460fc57b6e4 2614 #define CAN_F12R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
mbed_official 381:5460fc57b6e4 2615 #define CAN_F12R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
mbed_official 381:5460fc57b6e4 2616 #define CAN_F12R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
mbed_official 381:5460fc57b6e4 2617 #define CAN_F12R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
mbed_official 381:5460fc57b6e4 2618 #define CAN_F12R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
mbed_official 381:5460fc57b6e4 2619 #define CAN_F12R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
mbed_official 381:5460fc57b6e4 2620 #define CAN_F12R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
mbed_official 381:5460fc57b6e4 2621 #define CAN_F12R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
mbed_official 381:5460fc57b6e4 2622 #define CAN_F12R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
mbed_official 381:5460fc57b6e4 2623 #define CAN_F12R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
mbed_official 381:5460fc57b6e4 2624 #define CAN_F12R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
mbed_official 381:5460fc57b6e4 2625 #define CAN_F12R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
mbed_official 381:5460fc57b6e4 2626 #define CAN_F12R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
mbed_official 381:5460fc57b6e4 2627 #define CAN_F12R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
mbed_official 381:5460fc57b6e4 2628 #define CAN_F12R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
mbed_official 381:5460fc57b6e4 2629
mbed_official 381:5460fc57b6e4 2630 /******************* Bit definition for CAN_F13R1 register ******************/
mbed_official 381:5460fc57b6e4 2631 #define CAN_F13R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
mbed_official 381:5460fc57b6e4 2632 #define CAN_F13R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
mbed_official 381:5460fc57b6e4 2633 #define CAN_F13R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
mbed_official 381:5460fc57b6e4 2634 #define CAN_F13R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
mbed_official 381:5460fc57b6e4 2635 #define CAN_F13R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
mbed_official 381:5460fc57b6e4 2636 #define CAN_F13R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
mbed_official 381:5460fc57b6e4 2637 #define CAN_F13R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
mbed_official 381:5460fc57b6e4 2638 #define CAN_F13R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
mbed_official 381:5460fc57b6e4 2639 #define CAN_F13R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
mbed_official 381:5460fc57b6e4 2640 #define CAN_F13R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
mbed_official 381:5460fc57b6e4 2641 #define CAN_F13R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
mbed_official 381:5460fc57b6e4 2642 #define CAN_F13R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
mbed_official 381:5460fc57b6e4 2643 #define CAN_F13R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
mbed_official 381:5460fc57b6e4 2644 #define CAN_F13R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
mbed_official 381:5460fc57b6e4 2645 #define CAN_F13R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
mbed_official 381:5460fc57b6e4 2646 #define CAN_F13R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
mbed_official 381:5460fc57b6e4 2647 #define CAN_F13R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
mbed_official 381:5460fc57b6e4 2648 #define CAN_F13R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
mbed_official 381:5460fc57b6e4 2649 #define CAN_F13R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
mbed_official 381:5460fc57b6e4 2650 #define CAN_F13R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
mbed_official 381:5460fc57b6e4 2651 #define CAN_F13R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
mbed_official 381:5460fc57b6e4 2652 #define CAN_F13R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
mbed_official 381:5460fc57b6e4 2653 #define CAN_F13R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
mbed_official 381:5460fc57b6e4 2654 #define CAN_F13R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
mbed_official 381:5460fc57b6e4 2655 #define CAN_F13R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
mbed_official 381:5460fc57b6e4 2656 #define CAN_F13R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
mbed_official 381:5460fc57b6e4 2657 #define CAN_F13R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
mbed_official 381:5460fc57b6e4 2658 #define CAN_F13R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
mbed_official 381:5460fc57b6e4 2659 #define CAN_F13R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
mbed_official 381:5460fc57b6e4 2660 #define CAN_F13R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
mbed_official 381:5460fc57b6e4 2661 #define CAN_F13R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
mbed_official 381:5460fc57b6e4 2662 #define CAN_F13R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
mbed_official 381:5460fc57b6e4 2663
mbed_official 381:5460fc57b6e4 2664 /******************* Bit definition for CAN_F0R2 register *******************/
mbed_official 381:5460fc57b6e4 2665 #define CAN_F0R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
mbed_official 381:5460fc57b6e4 2666 #define CAN_F0R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
mbed_official 381:5460fc57b6e4 2667 #define CAN_F0R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
mbed_official 381:5460fc57b6e4 2668 #define CAN_F0R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
mbed_official 381:5460fc57b6e4 2669 #define CAN_F0R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
mbed_official 381:5460fc57b6e4 2670 #define CAN_F0R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
mbed_official 381:5460fc57b6e4 2671 #define CAN_F0R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
mbed_official 381:5460fc57b6e4 2672 #define CAN_F0R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
mbed_official 381:5460fc57b6e4 2673 #define CAN_F0R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
mbed_official 381:5460fc57b6e4 2674 #define CAN_F0R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
mbed_official 381:5460fc57b6e4 2675 #define CAN_F0R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
mbed_official 381:5460fc57b6e4 2676 #define CAN_F0R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
mbed_official 381:5460fc57b6e4 2677 #define CAN_F0R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
mbed_official 381:5460fc57b6e4 2678 #define CAN_F0R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
mbed_official 381:5460fc57b6e4 2679 #define CAN_F0R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
mbed_official 381:5460fc57b6e4 2680 #define CAN_F0R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
mbed_official 381:5460fc57b6e4 2681 #define CAN_F0R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
mbed_official 381:5460fc57b6e4 2682 #define CAN_F0R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
mbed_official 381:5460fc57b6e4 2683 #define CAN_F0R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
mbed_official 381:5460fc57b6e4 2684 #define CAN_F0R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
mbed_official 381:5460fc57b6e4 2685 #define CAN_F0R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
mbed_official 381:5460fc57b6e4 2686 #define CAN_F0R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
mbed_official 381:5460fc57b6e4 2687 #define CAN_F0R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
mbed_official 381:5460fc57b6e4 2688 #define CAN_F0R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
mbed_official 381:5460fc57b6e4 2689 #define CAN_F0R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
mbed_official 381:5460fc57b6e4 2690 #define CAN_F0R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
mbed_official 381:5460fc57b6e4 2691 #define CAN_F0R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
mbed_official 381:5460fc57b6e4 2692 #define CAN_F0R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
mbed_official 381:5460fc57b6e4 2693 #define CAN_F0R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
mbed_official 381:5460fc57b6e4 2694 #define CAN_F0R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
mbed_official 381:5460fc57b6e4 2695 #define CAN_F0R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
mbed_official 381:5460fc57b6e4 2696 #define CAN_F0R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
mbed_official 381:5460fc57b6e4 2697
mbed_official 381:5460fc57b6e4 2698 /******************* Bit definition for CAN_F1R2 register *******************/
mbed_official 381:5460fc57b6e4 2699 #define CAN_F1R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
mbed_official 381:5460fc57b6e4 2700 #define CAN_F1R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
mbed_official 381:5460fc57b6e4 2701 #define CAN_F1R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
mbed_official 381:5460fc57b6e4 2702 #define CAN_F1R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
mbed_official 381:5460fc57b6e4 2703 #define CAN_F1R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
mbed_official 381:5460fc57b6e4 2704 #define CAN_F1R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
mbed_official 381:5460fc57b6e4 2705 #define CAN_F1R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
mbed_official 381:5460fc57b6e4 2706 #define CAN_F1R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
mbed_official 381:5460fc57b6e4 2707 #define CAN_F1R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
mbed_official 381:5460fc57b6e4 2708 #define CAN_F1R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
mbed_official 381:5460fc57b6e4 2709 #define CAN_F1R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
mbed_official 381:5460fc57b6e4 2710 #define CAN_F1R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
mbed_official 381:5460fc57b6e4 2711 #define CAN_F1R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
mbed_official 381:5460fc57b6e4 2712 #define CAN_F1R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
mbed_official 381:5460fc57b6e4 2713 #define CAN_F1R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
mbed_official 381:5460fc57b6e4 2714 #define CAN_F1R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
mbed_official 381:5460fc57b6e4 2715 #define CAN_F1R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
mbed_official 381:5460fc57b6e4 2716 #define CAN_F1R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
mbed_official 381:5460fc57b6e4 2717 #define CAN_F1R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
mbed_official 381:5460fc57b6e4 2718 #define CAN_F1R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
mbed_official 381:5460fc57b6e4 2719 #define CAN_F1R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
mbed_official 381:5460fc57b6e4 2720 #define CAN_F1R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
mbed_official 381:5460fc57b6e4 2721 #define CAN_F1R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
mbed_official 381:5460fc57b6e4 2722 #define CAN_F1R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
mbed_official 381:5460fc57b6e4 2723 #define CAN_F1R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
mbed_official 381:5460fc57b6e4 2724 #define CAN_F1R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
mbed_official 381:5460fc57b6e4 2725 #define CAN_F1R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
mbed_official 381:5460fc57b6e4 2726 #define CAN_F1R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
mbed_official 381:5460fc57b6e4 2727 #define CAN_F1R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
mbed_official 381:5460fc57b6e4 2728 #define CAN_F1R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
mbed_official 381:5460fc57b6e4 2729 #define CAN_F1R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
mbed_official 381:5460fc57b6e4 2730 #define CAN_F1R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
mbed_official 381:5460fc57b6e4 2731
mbed_official 381:5460fc57b6e4 2732 /******************* Bit definition for CAN_F2R2 register *******************/
mbed_official 381:5460fc57b6e4 2733 #define CAN_F2R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
mbed_official 381:5460fc57b6e4 2734 #define CAN_F2R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
mbed_official 381:5460fc57b6e4 2735 #define CAN_F2R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
mbed_official 381:5460fc57b6e4 2736 #define CAN_F2R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
mbed_official 381:5460fc57b6e4 2737 #define CAN_F2R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
mbed_official 381:5460fc57b6e4 2738 #define CAN_F2R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
mbed_official 381:5460fc57b6e4 2739 #define CAN_F2R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
mbed_official 381:5460fc57b6e4 2740 #define CAN_F2R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
mbed_official 381:5460fc57b6e4 2741 #define CAN_F2R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
mbed_official 381:5460fc57b6e4 2742 #define CAN_F2R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
mbed_official 381:5460fc57b6e4 2743 #define CAN_F2R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
mbed_official 381:5460fc57b6e4 2744 #define CAN_F2R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
mbed_official 381:5460fc57b6e4 2745 #define CAN_F2R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
mbed_official 381:5460fc57b6e4 2746 #define CAN_F2R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
mbed_official 381:5460fc57b6e4 2747 #define CAN_F2R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
mbed_official 381:5460fc57b6e4 2748 #define CAN_F2R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
mbed_official 381:5460fc57b6e4 2749 #define CAN_F2R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
mbed_official 381:5460fc57b6e4 2750 #define CAN_F2R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
mbed_official 381:5460fc57b6e4 2751 #define CAN_F2R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
mbed_official 381:5460fc57b6e4 2752 #define CAN_F2R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
mbed_official 381:5460fc57b6e4 2753 #define CAN_F2R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
mbed_official 381:5460fc57b6e4 2754 #define CAN_F2R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
mbed_official 381:5460fc57b6e4 2755 #define CAN_F2R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
mbed_official 381:5460fc57b6e4 2756 #define CAN_F2R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
mbed_official 381:5460fc57b6e4 2757 #define CAN_F2R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
mbed_official 381:5460fc57b6e4 2758 #define CAN_F2R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
mbed_official 381:5460fc57b6e4 2759 #define CAN_F2R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
mbed_official 381:5460fc57b6e4 2760 #define CAN_F2R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
mbed_official 381:5460fc57b6e4 2761 #define CAN_F2R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
mbed_official 381:5460fc57b6e4 2762 #define CAN_F2R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
mbed_official 381:5460fc57b6e4 2763 #define CAN_F2R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
mbed_official 381:5460fc57b6e4 2764 #define CAN_F2R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
mbed_official 381:5460fc57b6e4 2765
mbed_official 381:5460fc57b6e4 2766 /******************* Bit definition for CAN_F3R2 register *******************/
mbed_official 381:5460fc57b6e4 2767 #define CAN_F3R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
mbed_official 381:5460fc57b6e4 2768 #define CAN_F3R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
mbed_official 381:5460fc57b6e4 2769 #define CAN_F3R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
mbed_official 381:5460fc57b6e4 2770 #define CAN_F3R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
mbed_official 381:5460fc57b6e4 2771 #define CAN_F3R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
mbed_official 381:5460fc57b6e4 2772 #define CAN_F3R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
mbed_official 381:5460fc57b6e4 2773 #define CAN_F3R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
mbed_official 381:5460fc57b6e4 2774 #define CAN_F3R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
mbed_official 381:5460fc57b6e4 2775 #define CAN_F3R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
mbed_official 381:5460fc57b6e4 2776 #define CAN_F3R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
mbed_official 381:5460fc57b6e4 2777 #define CAN_F3R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
mbed_official 381:5460fc57b6e4 2778 #define CAN_F3R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
mbed_official 381:5460fc57b6e4 2779 #define CAN_F3R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
mbed_official 381:5460fc57b6e4 2780 #define CAN_F3R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
mbed_official 381:5460fc57b6e4 2781 #define CAN_F3R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
mbed_official 381:5460fc57b6e4 2782 #define CAN_F3R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
mbed_official 381:5460fc57b6e4 2783 #define CAN_F3R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
mbed_official 381:5460fc57b6e4 2784 #define CAN_F3R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
mbed_official 381:5460fc57b6e4 2785 #define CAN_F3R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
mbed_official 381:5460fc57b6e4 2786 #define CAN_F3R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
mbed_official 381:5460fc57b6e4 2787 #define CAN_F3R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
mbed_official 381:5460fc57b6e4 2788 #define CAN_F3R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
mbed_official 381:5460fc57b6e4 2789 #define CAN_F3R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
mbed_official 381:5460fc57b6e4 2790 #define CAN_F3R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
mbed_official 381:5460fc57b6e4 2791 #define CAN_F3R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
mbed_official 381:5460fc57b6e4 2792 #define CAN_F3R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
mbed_official 381:5460fc57b6e4 2793 #define CAN_F3R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
mbed_official 381:5460fc57b6e4 2794 #define CAN_F3R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
mbed_official 381:5460fc57b6e4 2795 #define CAN_F3R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
mbed_official 381:5460fc57b6e4 2796 #define CAN_F3R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
mbed_official 381:5460fc57b6e4 2797 #define CAN_F3R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
mbed_official 381:5460fc57b6e4 2798 #define CAN_F3R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
mbed_official 381:5460fc57b6e4 2799
mbed_official 381:5460fc57b6e4 2800 /******************* Bit definition for CAN_F4R2 register *******************/
mbed_official 381:5460fc57b6e4 2801 #define CAN_F4R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
mbed_official 381:5460fc57b6e4 2802 #define CAN_F4R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
mbed_official 381:5460fc57b6e4 2803 #define CAN_F4R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
mbed_official 381:5460fc57b6e4 2804 #define CAN_F4R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
mbed_official 381:5460fc57b6e4 2805 #define CAN_F4R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
mbed_official 381:5460fc57b6e4 2806 #define CAN_F4R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
mbed_official 381:5460fc57b6e4 2807 #define CAN_F4R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
mbed_official 381:5460fc57b6e4 2808 #define CAN_F4R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
mbed_official 381:5460fc57b6e4 2809 #define CAN_F4R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
mbed_official 381:5460fc57b6e4 2810 #define CAN_F4R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
mbed_official 381:5460fc57b6e4 2811 #define CAN_F4R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
mbed_official 381:5460fc57b6e4 2812 #define CAN_F4R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
mbed_official 381:5460fc57b6e4 2813 #define CAN_F4R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
mbed_official 381:5460fc57b6e4 2814 #define CAN_F4R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
mbed_official 381:5460fc57b6e4 2815 #define CAN_F4R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
mbed_official 381:5460fc57b6e4 2816 #define CAN_F4R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
mbed_official 381:5460fc57b6e4 2817 #define CAN_F4R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
mbed_official 381:5460fc57b6e4 2818 #define CAN_F4R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
mbed_official 381:5460fc57b6e4 2819 #define CAN_F4R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
mbed_official 381:5460fc57b6e4 2820 #define CAN_F4R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
mbed_official 381:5460fc57b6e4 2821 #define CAN_F4R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
mbed_official 381:5460fc57b6e4 2822 #define CAN_F4R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
mbed_official 381:5460fc57b6e4 2823 #define CAN_F4R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
mbed_official 381:5460fc57b6e4 2824 #define CAN_F4R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
mbed_official 381:5460fc57b6e4 2825 #define CAN_F4R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
mbed_official 381:5460fc57b6e4 2826 #define CAN_F4R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
mbed_official 381:5460fc57b6e4 2827 #define CAN_F4R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
mbed_official 381:5460fc57b6e4 2828 #define CAN_F4R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
mbed_official 381:5460fc57b6e4 2829 #define CAN_F4R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
mbed_official 381:5460fc57b6e4 2830 #define CAN_F4R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
mbed_official 381:5460fc57b6e4 2831 #define CAN_F4R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
mbed_official 381:5460fc57b6e4 2832 #define CAN_F4R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
mbed_official 381:5460fc57b6e4 2833
mbed_official 381:5460fc57b6e4 2834 /******************* Bit definition for CAN_F5R2 register *******************/
mbed_official 381:5460fc57b6e4 2835 #define CAN_F5R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
mbed_official 381:5460fc57b6e4 2836 #define CAN_F5R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
mbed_official 381:5460fc57b6e4 2837 #define CAN_F5R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
mbed_official 381:5460fc57b6e4 2838 #define CAN_F5R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
mbed_official 381:5460fc57b6e4 2839 #define CAN_F5R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
mbed_official 381:5460fc57b6e4 2840 #define CAN_F5R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
mbed_official 381:5460fc57b6e4 2841 #define CAN_F5R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
mbed_official 381:5460fc57b6e4 2842 #define CAN_F5R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
mbed_official 381:5460fc57b6e4 2843 #define CAN_F5R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
mbed_official 381:5460fc57b6e4 2844 #define CAN_F5R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
mbed_official 381:5460fc57b6e4 2845 #define CAN_F5R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
mbed_official 381:5460fc57b6e4 2846 #define CAN_F5R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
mbed_official 381:5460fc57b6e4 2847 #define CAN_F5R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
mbed_official 381:5460fc57b6e4 2848 #define CAN_F5R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
mbed_official 381:5460fc57b6e4 2849 #define CAN_F5R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
mbed_official 381:5460fc57b6e4 2850 #define CAN_F5R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
mbed_official 381:5460fc57b6e4 2851 #define CAN_F5R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
mbed_official 381:5460fc57b6e4 2852 #define CAN_F5R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
mbed_official 381:5460fc57b6e4 2853 #define CAN_F5R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
mbed_official 381:5460fc57b6e4 2854 #define CAN_F5R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
mbed_official 381:5460fc57b6e4 2855 #define CAN_F5R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
mbed_official 381:5460fc57b6e4 2856 #define CAN_F5R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
mbed_official 381:5460fc57b6e4 2857 #define CAN_F5R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
mbed_official 381:5460fc57b6e4 2858 #define CAN_F5R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
mbed_official 381:5460fc57b6e4 2859 #define CAN_F5R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
mbed_official 381:5460fc57b6e4 2860 #define CAN_F5R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
mbed_official 381:5460fc57b6e4 2861 #define CAN_F5R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
mbed_official 381:5460fc57b6e4 2862 #define CAN_F5R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
mbed_official 381:5460fc57b6e4 2863 #define CAN_F5R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
mbed_official 381:5460fc57b6e4 2864 #define CAN_F5R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
mbed_official 381:5460fc57b6e4 2865 #define CAN_F5R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
mbed_official 381:5460fc57b6e4 2866 #define CAN_F5R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
mbed_official 381:5460fc57b6e4 2867
mbed_official 381:5460fc57b6e4 2868 /******************* Bit definition for CAN_F6R2 register *******************/
mbed_official 381:5460fc57b6e4 2869 #define CAN_F6R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
mbed_official 381:5460fc57b6e4 2870 #define CAN_F6R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
mbed_official 381:5460fc57b6e4 2871 #define CAN_F6R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
mbed_official 381:5460fc57b6e4 2872 #define CAN_F6R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
mbed_official 381:5460fc57b6e4 2873 #define CAN_F6R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
mbed_official 381:5460fc57b6e4 2874 #define CAN_F6R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
mbed_official 381:5460fc57b6e4 2875 #define CAN_F6R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
mbed_official 381:5460fc57b6e4 2876 #define CAN_F6R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
mbed_official 381:5460fc57b6e4 2877 #define CAN_F6R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
mbed_official 381:5460fc57b6e4 2878 #define CAN_F6R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
mbed_official 381:5460fc57b6e4 2879 #define CAN_F6R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
mbed_official 381:5460fc57b6e4 2880 #define CAN_F6R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
mbed_official 381:5460fc57b6e4 2881 #define CAN_F6R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
mbed_official 381:5460fc57b6e4 2882 #define CAN_F6R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
mbed_official 381:5460fc57b6e4 2883 #define CAN_F6R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
mbed_official 381:5460fc57b6e4 2884 #define CAN_F6R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
mbed_official 381:5460fc57b6e4 2885 #define CAN_F6R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
mbed_official 381:5460fc57b6e4 2886 #define CAN_F6R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
mbed_official 381:5460fc57b6e4 2887 #define CAN_F6R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
mbed_official 381:5460fc57b6e4 2888 #define CAN_F6R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
mbed_official 381:5460fc57b6e4 2889 #define CAN_F6R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
mbed_official 381:5460fc57b6e4 2890 #define CAN_F6R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
mbed_official 381:5460fc57b6e4 2891 #define CAN_F6R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
mbed_official 381:5460fc57b6e4 2892 #define CAN_F6R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
mbed_official 381:5460fc57b6e4 2893 #define CAN_F6R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
mbed_official 381:5460fc57b6e4 2894 #define CAN_F6R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
mbed_official 381:5460fc57b6e4 2895 #define CAN_F6R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
mbed_official 381:5460fc57b6e4 2896 #define CAN_F6R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
mbed_official 381:5460fc57b6e4 2897 #define CAN_F6R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
mbed_official 381:5460fc57b6e4 2898 #define CAN_F6R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
mbed_official 381:5460fc57b6e4 2899 #define CAN_F6R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
mbed_official 381:5460fc57b6e4 2900 #define CAN_F6R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
mbed_official 381:5460fc57b6e4 2901
mbed_official 381:5460fc57b6e4 2902 /******************* Bit definition for CAN_F7R2 register *******************/
mbed_official 381:5460fc57b6e4 2903 #define CAN_F7R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
mbed_official 381:5460fc57b6e4 2904 #define CAN_F7R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
mbed_official 381:5460fc57b6e4 2905 #define CAN_F7R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
mbed_official 381:5460fc57b6e4 2906 #define CAN_F7R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
mbed_official 381:5460fc57b6e4 2907 #define CAN_F7R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
mbed_official 381:5460fc57b6e4 2908 #define CAN_F7R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
mbed_official 381:5460fc57b6e4 2909 #define CAN_F7R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
mbed_official 381:5460fc57b6e4 2910 #define CAN_F7R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
mbed_official 381:5460fc57b6e4 2911 #define CAN_F7R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
mbed_official 381:5460fc57b6e4 2912 #define CAN_F7R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
mbed_official 381:5460fc57b6e4 2913 #define CAN_F7R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
mbed_official 381:5460fc57b6e4 2914 #define CAN_F7R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
mbed_official 381:5460fc57b6e4 2915 #define CAN_F7R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
mbed_official 381:5460fc57b6e4 2916 #define CAN_F7R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
mbed_official 381:5460fc57b6e4 2917 #define CAN_F7R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
mbed_official 381:5460fc57b6e4 2918 #define CAN_F7R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
mbed_official 381:5460fc57b6e4 2919 #define CAN_F7R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
mbed_official 381:5460fc57b6e4 2920 #define CAN_F7R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
mbed_official 381:5460fc57b6e4 2921 #define CAN_F7R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
mbed_official 381:5460fc57b6e4 2922 #define CAN_F7R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
mbed_official 381:5460fc57b6e4 2923 #define CAN_F7R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
mbed_official 381:5460fc57b6e4 2924 #define CAN_F7R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
mbed_official 381:5460fc57b6e4 2925 #define CAN_F7R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
mbed_official 381:5460fc57b6e4 2926 #define CAN_F7R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
mbed_official 381:5460fc57b6e4 2927 #define CAN_F7R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
mbed_official 381:5460fc57b6e4 2928 #define CAN_F7R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
mbed_official 381:5460fc57b6e4 2929 #define CAN_F7R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
mbed_official 381:5460fc57b6e4 2930 #define CAN_F7R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
mbed_official 381:5460fc57b6e4 2931 #define CAN_F7R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
mbed_official 381:5460fc57b6e4 2932 #define CAN_F7R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
mbed_official 381:5460fc57b6e4 2933 #define CAN_F7R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
mbed_official 381:5460fc57b6e4 2934 #define CAN_F7R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
mbed_official 381:5460fc57b6e4 2935
mbed_official 381:5460fc57b6e4 2936 /******************* Bit definition for CAN_F8R2 register *******************/
mbed_official 381:5460fc57b6e4 2937 #define CAN_F8R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
mbed_official 381:5460fc57b6e4 2938 #define CAN_F8R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
mbed_official 381:5460fc57b6e4 2939 #define CAN_F8R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
mbed_official 381:5460fc57b6e4 2940 #define CAN_F8R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
mbed_official 381:5460fc57b6e4 2941 #define CAN_F8R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
mbed_official 381:5460fc57b6e4 2942 #define CAN_F8R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
mbed_official 381:5460fc57b6e4 2943 #define CAN_F8R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
mbed_official 381:5460fc57b6e4 2944 #define CAN_F8R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
mbed_official 381:5460fc57b6e4 2945 #define CAN_F8R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
mbed_official 381:5460fc57b6e4 2946 #define CAN_F8R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
mbed_official 381:5460fc57b6e4 2947 #define CAN_F8R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
mbed_official 381:5460fc57b6e4 2948 #define CAN_F8R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
mbed_official 381:5460fc57b6e4 2949 #define CAN_F8R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
mbed_official 381:5460fc57b6e4 2950 #define CAN_F8R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
mbed_official 381:5460fc57b6e4 2951 #define CAN_F8R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
mbed_official 381:5460fc57b6e4 2952 #define CAN_F8R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
mbed_official 381:5460fc57b6e4 2953 #define CAN_F8R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
mbed_official 381:5460fc57b6e4 2954 #define CAN_F8R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
mbed_official 381:5460fc57b6e4 2955 #define CAN_F8R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
mbed_official 381:5460fc57b6e4 2956 #define CAN_F8R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
mbed_official 381:5460fc57b6e4 2957 #define CAN_F8R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
mbed_official 381:5460fc57b6e4 2958 #define CAN_F8R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
mbed_official 381:5460fc57b6e4 2959 #define CAN_F8R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
mbed_official 381:5460fc57b6e4 2960 #define CAN_F8R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
mbed_official 381:5460fc57b6e4 2961 #define CAN_F8R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
mbed_official 381:5460fc57b6e4 2962 #define CAN_F8R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
mbed_official 381:5460fc57b6e4 2963 #define CAN_F8R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
mbed_official 381:5460fc57b6e4 2964 #define CAN_F8R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
mbed_official 381:5460fc57b6e4 2965 #define CAN_F8R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
mbed_official 381:5460fc57b6e4 2966 #define CAN_F8R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
mbed_official 381:5460fc57b6e4 2967 #define CAN_F8R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
mbed_official 381:5460fc57b6e4 2968 #define CAN_F8R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
mbed_official 381:5460fc57b6e4 2969
mbed_official 381:5460fc57b6e4 2970 /******************* Bit definition for CAN_F9R2 register *******************/
mbed_official 381:5460fc57b6e4 2971 #define CAN_F9R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
mbed_official 381:5460fc57b6e4 2972 #define CAN_F9R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
mbed_official 381:5460fc57b6e4 2973 #define CAN_F9R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
mbed_official 381:5460fc57b6e4 2974 #define CAN_F9R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
mbed_official 381:5460fc57b6e4 2975 #define CAN_F9R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
mbed_official 381:5460fc57b6e4 2976 #define CAN_F9R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
mbed_official 381:5460fc57b6e4 2977 #define CAN_F9R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
mbed_official 381:5460fc57b6e4 2978 #define CAN_F9R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
mbed_official 381:5460fc57b6e4 2979 #define CAN_F9R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
mbed_official 381:5460fc57b6e4 2980 #define CAN_F9R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
mbed_official 381:5460fc57b6e4 2981 #define CAN_F9R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
mbed_official 381:5460fc57b6e4 2982 #define CAN_F9R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
mbed_official 381:5460fc57b6e4 2983 #define CAN_F9R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
mbed_official 381:5460fc57b6e4 2984 #define CAN_F9R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
mbed_official 381:5460fc57b6e4 2985 #define CAN_F9R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
mbed_official 381:5460fc57b6e4 2986 #define CAN_F9R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
mbed_official 381:5460fc57b6e4 2987 #define CAN_F9R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
mbed_official 381:5460fc57b6e4 2988 #define CAN_F9R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
mbed_official 381:5460fc57b6e4 2989 #define CAN_F9R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
mbed_official 381:5460fc57b6e4 2990 #define CAN_F9R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
mbed_official 381:5460fc57b6e4 2991 #define CAN_F9R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
mbed_official 381:5460fc57b6e4 2992 #define CAN_F9R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
mbed_official 381:5460fc57b6e4 2993 #define CAN_F9R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
mbed_official 381:5460fc57b6e4 2994 #define CAN_F9R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
mbed_official 381:5460fc57b6e4 2995 #define CAN_F9R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
mbed_official 381:5460fc57b6e4 2996 #define CAN_F9R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
mbed_official 381:5460fc57b6e4 2997 #define CAN_F9R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
mbed_official 381:5460fc57b6e4 2998 #define CAN_F9R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
mbed_official 381:5460fc57b6e4 2999 #define CAN_F9R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
mbed_official 381:5460fc57b6e4 3000 #define CAN_F9R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
mbed_official 381:5460fc57b6e4 3001 #define CAN_F9R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
mbed_official 381:5460fc57b6e4 3002 #define CAN_F9R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
mbed_official 381:5460fc57b6e4 3003
mbed_official 381:5460fc57b6e4 3004 /******************* Bit definition for CAN_F10R2 register ******************/
mbed_official 381:5460fc57b6e4 3005 #define CAN_F10R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
mbed_official 381:5460fc57b6e4 3006 #define CAN_F10R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
mbed_official 381:5460fc57b6e4 3007 #define CAN_F10R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
mbed_official 381:5460fc57b6e4 3008 #define CAN_F10R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
mbed_official 381:5460fc57b6e4 3009 #define CAN_F10R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
mbed_official 381:5460fc57b6e4 3010 #define CAN_F10R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
mbed_official 381:5460fc57b6e4 3011 #define CAN_F10R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
mbed_official 381:5460fc57b6e4 3012 #define CAN_F10R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
mbed_official 381:5460fc57b6e4 3013 #define CAN_F10R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
mbed_official 381:5460fc57b6e4 3014 #define CAN_F10R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
mbed_official 381:5460fc57b6e4 3015 #define CAN_F10R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
mbed_official 381:5460fc57b6e4 3016 #define CAN_F10R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
mbed_official 381:5460fc57b6e4 3017 #define CAN_F10R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
mbed_official 381:5460fc57b6e4 3018 #define CAN_F10R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
mbed_official 381:5460fc57b6e4 3019 #define CAN_F10R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
mbed_official 381:5460fc57b6e4 3020 #define CAN_F10R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
mbed_official 381:5460fc57b6e4 3021 #define CAN_F10R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
mbed_official 381:5460fc57b6e4 3022 #define CAN_F10R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
mbed_official 381:5460fc57b6e4 3023 #define CAN_F10R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
mbed_official 381:5460fc57b6e4 3024 #define CAN_F10R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
mbed_official 381:5460fc57b6e4 3025 #define CAN_F10R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
mbed_official 381:5460fc57b6e4 3026 #define CAN_F10R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
mbed_official 381:5460fc57b6e4 3027 #define CAN_F10R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
mbed_official 381:5460fc57b6e4 3028 #define CAN_F10R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
mbed_official 381:5460fc57b6e4 3029 #define CAN_F10R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
mbed_official 381:5460fc57b6e4 3030 #define CAN_F10R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
mbed_official 381:5460fc57b6e4 3031 #define CAN_F10R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
mbed_official 381:5460fc57b6e4 3032 #define CAN_F10R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
mbed_official 381:5460fc57b6e4 3033 #define CAN_F10R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
mbed_official 381:5460fc57b6e4 3034 #define CAN_F10R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
mbed_official 381:5460fc57b6e4 3035 #define CAN_F10R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
mbed_official 381:5460fc57b6e4 3036 #define CAN_F10R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
mbed_official 381:5460fc57b6e4 3037
mbed_official 381:5460fc57b6e4 3038 /******************* Bit definition for CAN_F11R2 register ******************/
mbed_official 381:5460fc57b6e4 3039 #define CAN_F11R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
mbed_official 381:5460fc57b6e4 3040 #define CAN_F11R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
mbed_official 381:5460fc57b6e4 3041 #define CAN_F11R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
mbed_official 381:5460fc57b6e4 3042 #define CAN_F11R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
mbed_official 381:5460fc57b6e4 3043 #define CAN_F11R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
mbed_official 381:5460fc57b6e4 3044 #define CAN_F11R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
mbed_official 381:5460fc57b6e4 3045 #define CAN_F11R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
mbed_official 381:5460fc57b6e4 3046 #define CAN_F11R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
mbed_official 381:5460fc57b6e4 3047 #define CAN_F11R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
mbed_official 381:5460fc57b6e4 3048 #define CAN_F11R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
mbed_official 381:5460fc57b6e4 3049 #define CAN_F11R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
mbed_official 381:5460fc57b6e4 3050 #define CAN_F11R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
mbed_official 381:5460fc57b6e4 3051 #define CAN_F11R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
mbed_official 381:5460fc57b6e4 3052 #define CAN_F11R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
mbed_official 381:5460fc57b6e4 3053 #define CAN_F11R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
mbed_official 381:5460fc57b6e4 3054 #define CAN_F11R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
mbed_official 381:5460fc57b6e4 3055 #define CAN_F11R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
mbed_official 381:5460fc57b6e4 3056 #define CAN_F11R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
mbed_official 381:5460fc57b6e4 3057 #define CAN_F11R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
mbed_official 381:5460fc57b6e4 3058 #define CAN_F11R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
mbed_official 381:5460fc57b6e4 3059 #define CAN_F11R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
mbed_official 381:5460fc57b6e4 3060 #define CAN_F11R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
mbed_official 381:5460fc57b6e4 3061 #define CAN_F11R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
mbed_official 381:5460fc57b6e4 3062 #define CAN_F11R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
mbed_official 381:5460fc57b6e4 3063 #define CAN_F11R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
mbed_official 381:5460fc57b6e4 3064 #define CAN_F11R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
mbed_official 381:5460fc57b6e4 3065 #define CAN_F11R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
mbed_official 381:5460fc57b6e4 3066 #define CAN_F11R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
mbed_official 381:5460fc57b6e4 3067 #define CAN_F11R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
mbed_official 381:5460fc57b6e4 3068 #define CAN_F11R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
mbed_official 381:5460fc57b6e4 3069 #define CAN_F11R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
mbed_official 381:5460fc57b6e4 3070 #define CAN_F11R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
mbed_official 381:5460fc57b6e4 3071
mbed_official 381:5460fc57b6e4 3072 /******************* Bit definition for CAN_F12R2 register ******************/
mbed_official 381:5460fc57b6e4 3073 #define CAN_F12R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
mbed_official 381:5460fc57b6e4 3074 #define CAN_F12R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
mbed_official 381:5460fc57b6e4 3075 #define CAN_F12R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
mbed_official 381:5460fc57b6e4 3076 #define CAN_F12R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
mbed_official 381:5460fc57b6e4 3077 #define CAN_F12R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
mbed_official 381:5460fc57b6e4 3078 #define CAN_F12R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
mbed_official 381:5460fc57b6e4 3079 #define CAN_F12R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
mbed_official 381:5460fc57b6e4 3080 #define CAN_F12R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
mbed_official 381:5460fc57b6e4 3081 #define CAN_F12R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
mbed_official 381:5460fc57b6e4 3082 #define CAN_F12R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
mbed_official 381:5460fc57b6e4 3083 #define CAN_F12R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
mbed_official 381:5460fc57b6e4 3084 #define CAN_F12R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
mbed_official 381:5460fc57b6e4 3085 #define CAN_F12R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
mbed_official 381:5460fc57b6e4 3086 #define CAN_F12R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
mbed_official 381:5460fc57b6e4 3087 #define CAN_F12R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
mbed_official 381:5460fc57b6e4 3088 #define CAN_F12R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
mbed_official 381:5460fc57b6e4 3089 #define CAN_F12R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
mbed_official 381:5460fc57b6e4 3090 #define CAN_F12R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
mbed_official 381:5460fc57b6e4 3091 #define CAN_F12R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
mbed_official 381:5460fc57b6e4 3092 #define CAN_F12R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
mbed_official 381:5460fc57b6e4 3093 #define CAN_F12R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
mbed_official 381:5460fc57b6e4 3094 #define CAN_F12R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
mbed_official 381:5460fc57b6e4 3095 #define CAN_F12R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
mbed_official 381:5460fc57b6e4 3096 #define CAN_F12R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
mbed_official 381:5460fc57b6e4 3097 #define CAN_F12R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
mbed_official 381:5460fc57b6e4 3098 #define CAN_F12R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
mbed_official 381:5460fc57b6e4 3099 #define CAN_F12R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
mbed_official 381:5460fc57b6e4 3100 #define CAN_F12R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
mbed_official 381:5460fc57b6e4 3101 #define CAN_F12R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
mbed_official 381:5460fc57b6e4 3102 #define CAN_F12R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
mbed_official 381:5460fc57b6e4 3103 #define CAN_F12R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
mbed_official 381:5460fc57b6e4 3104 #define CAN_F12R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
mbed_official 381:5460fc57b6e4 3105
mbed_official 381:5460fc57b6e4 3106 /******************* Bit definition for CAN_F13R2 register ******************/
mbed_official 381:5460fc57b6e4 3107 #define CAN_F13R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
mbed_official 381:5460fc57b6e4 3108 #define CAN_F13R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
mbed_official 381:5460fc57b6e4 3109 #define CAN_F13R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
mbed_official 381:5460fc57b6e4 3110 #define CAN_F13R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
mbed_official 381:5460fc57b6e4 3111 #define CAN_F13R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
mbed_official 381:5460fc57b6e4 3112 #define CAN_F13R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
mbed_official 381:5460fc57b6e4 3113 #define CAN_F13R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
mbed_official 381:5460fc57b6e4 3114 #define CAN_F13R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
mbed_official 381:5460fc57b6e4 3115 #define CAN_F13R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
mbed_official 381:5460fc57b6e4 3116 #define CAN_F13R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
mbed_official 381:5460fc57b6e4 3117 #define CAN_F13R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
mbed_official 381:5460fc57b6e4 3118 #define CAN_F13R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
mbed_official 381:5460fc57b6e4 3119 #define CAN_F13R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
mbed_official 381:5460fc57b6e4 3120 #define CAN_F13R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
mbed_official 381:5460fc57b6e4 3121 #define CAN_F13R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
mbed_official 381:5460fc57b6e4 3122 #define CAN_F13R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
mbed_official 381:5460fc57b6e4 3123 #define CAN_F13R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
mbed_official 381:5460fc57b6e4 3124 #define CAN_F13R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
mbed_official 381:5460fc57b6e4 3125 #define CAN_F13R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
mbed_official 381:5460fc57b6e4 3126 #define CAN_F13R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
mbed_official 381:5460fc57b6e4 3127 #define CAN_F13R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
mbed_official 381:5460fc57b6e4 3128 #define CAN_F13R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
mbed_official 381:5460fc57b6e4 3129 #define CAN_F13R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
mbed_official 381:5460fc57b6e4 3130 #define CAN_F13R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
mbed_official 381:5460fc57b6e4 3131 #define CAN_F13R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
mbed_official 381:5460fc57b6e4 3132 #define CAN_F13R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
mbed_official 381:5460fc57b6e4 3133 #define CAN_F13R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
mbed_official 381:5460fc57b6e4 3134 #define CAN_F13R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
mbed_official 381:5460fc57b6e4 3135 #define CAN_F13R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
mbed_official 381:5460fc57b6e4 3136 #define CAN_F13R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
mbed_official 381:5460fc57b6e4 3137 #define CAN_F13R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
mbed_official 381:5460fc57b6e4 3138 #define CAN_F13R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
mbed_official 381:5460fc57b6e4 3139
mbed_official 381:5460fc57b6e4 3140 /******************************************************************************/
mbed_official 381:5460fc57b6e4 3141 /* */
mbed_official 381:5460fc57b6e4 3142 /* CRC calculation unit (CRC) */
mbed_official 381:5460fc57b6e4 3143 /* */
mbed_official 381:5460fc57b6e4 3144 /******************************************************************************/
mbed_official 381:5460fc57b6e4 3145 /******************* Bit definition for CRC_DR register *********************/
mbed_official 381:5460fc57b6e4 3146 #define CRC_DR_DR ((uint32_t)0xFFFFFFFF) /*!< Data register bits */
mbed_official 381:5460fc57b6e4 3147
mbed_official 381:5460fc57b6e4 3148 /******************* Bit definition for CRC_IDR register ********************/
mbed_official 381:5460fc57b6e4 3149 #define CRC_IDR_IDR ((uint32_t)0xFF) /*!< General-purpose 8-bit data register bits */
mbed_official 381:5460fc57b6e4 3150
mbed_official 381:5460fc57b6e4 3151 /******************** Bit definition for CRC_CR register ********************/
mbed_official 381:5460fc57b6e4 3152 #define CRC_CR_RESET ((uint32_t)0x00000001) /*!< RESET the CRC computation unit bit */
mbed_official 381:5460fc57b6e4 3153 #define CRC_CR_POLYSIZE ((uint32_t)0x00000018) /*!< Polynomial size bits */
mbed_official 381:5460fc57b6e4 3154 #define CRC_CR_POLYSIZE_0 ((uint32_t)0x00000008) /*!< Polynomial size bit 0 */
mbed_official 381:5460fc57b6e4 3155 #define CRC_CR_POLYSIZE_1 ((uint32_t)0x00000010) /*!< Polynomial size bit 1 */
mbed_official 381:5460fc57b6e4 3156 #define CRC_CR_REV_IN ((uint32_t)0x00000060) /*!< REV_IN Reverse Input Data bits */
mbed_official 381:5460fc57b6e4 3157 #define CRC_CR_REV_IN_0 ((uint32_t)0x00000020) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 3158 #define CRC_CR_REV_IN_1 ((uint32_t)0x00000040) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 3159 #define CRC_CR_REV_OUT ((uint32_t)0x00000080) /*!< REV_OUT Reverse Output Data bits */
mbed_official 381:5460fc57b6e4 3160
mbed_official 381:5460fc57b6e4 3161 /******************* Bit definition for CRC_INIT register *******************/
mbed_official 381:5460fc57b6e4 3162 #define CRC_INIT_INIT ((uint32_t)0xFFFFFFFF) /*!< Initial CRC value bits */
mbed_official 381:5460fc57b6e4 3163
mbed_official 381:5460fc57b6e4 3164 /******************* Bit definition for CRC_POL register ********************/
mbed_official 381:5460fc57b6e4 3165 #define CRC_POL_POL ((uint32_t)0xFFFFFFFF) /*!< Coefficients of the polynomial */
mbed_official 381:5460fc57b6e4 3166
mbed_official 381:5460fc57b6e4 3167 /******************************************************************************/
mbed_official 381:5460fc57b6e4 3168 /* */
mbed_official 381:5460fc57b6e4 3169 /* Digital to Analog Converter (DAC) */
mbed_official 381:5460fc57b6e4 3170 /* */
mbed_official 381:5460fc57b6e4 3171 /******************************************************************************/
mbed_official 381:5460fc57b6e4 3172 /******************** Bit definition for DAC_CR register ********************/
mbed_official 381:5460fc57b6e4 3173 #define DAC_CR_EN1 ((uint32_t)0x00000001) /*!< DAC channel1 enable */
mbed_official 381:5460fc57b6e4 3174 #define DAC_CR_BOFF1 ((uint32_t)0x00000002) /*!< DAC channel1 output buffer disable */
mbed_official 381:5460fc57b6e4 3175 #define DAC_CR_TEN1 ((uint32_t)0x00000004) /*!< DAC channel1 Trigger enable */
mbed_official 381:5460fc57b6e4 3176
mbed_official 381:5460fc57b6e4 3177 #define DAC_CR_TSEL1 ((uint32_t)0x00000038) /*!< TSEL1[2:0] (DAC channel1 Trigger selection) */
mbed_official 381:5460fc57b6e4 3178 #define DAC_CR_TSEL1_0 ((uint32_t)0x00000008) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 3179 #define DAC_CR_TSEL1_1 ((uint32_t)0x00000010) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 3180 #define DAC_CR_TSEL1_2 ((uint32_t)0x00000020) /*!< Bit 2 */
mbed_official 381:5460fc57b6e4 3181
mbed_official 381:5460fc57b6e4 3182 #define DAC_CR_WAVE1 ((uint32_t)0x000000C0) /*!< WAVE1[1:0] (DAC channel1 noise/triangle wave generation enable) */
mbed_official 381:5460fc57b6e4 3183 #define DAC_CR_WAVE1_0 ((uint32_t)0x00000040) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 3184 #define DAC_CR_WAVE1_1 ((uint32_t)0x00000080) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 3185
mbed_official 381:5460fc57b6e4 3186 #define DAC_CR_MAMP1 ((uint32_t)0x00000F00) /*!< MAMP1[3:0] (DAC channel1 Mask/Amplitude selector) */
mbed_official 381:5460fc57b6e4 3187 #define DAC_CR_MAMP1_0 ((uint32_t)0x00000100) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 3188 #define DAC_CR_MAMP1_1 ((uint32_t)0x00000200) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 3189 #define DAC_CR_MAMP1_2 ((uint32_t)0x00000400) /*!< Bit 2 */
mbed_official 381:5460fc57b6e4 3190 #define DAC_CR_MAMP1_3 ((uint32_t)0x00000800) /*!< Bit 3 */
mbed_official 381:5460fc57b6e4 3191
mbed_official 381:5460fc57b6e4 3192 #define DAC_CR_DMAEN1 ((uint32_t)0x00001000) /*!< DAC channel1 DMA enable */
mbed_official 381:5460fc57b6e4 3193 #define DAC_CR_DMAUDRIE1 ((uint32_t)0x00002000) /*!< DAC channel1 DMA underrun IT enable */
mbed_official 381:5460fc57b6e4 3194 #define DAC_CR_EN2 ((uint32_t)0x00010000) /*!< DAC channel2 enable */
mbed_official 381:5460fc57b6e4 3195 #define DAC_CR_BOFF2 ((uint32_t)0x00020000) /*!< DAC channel2 output buffer disable */
mbed_official 381:5460fc57b6e4 3196 #define DAC_CR_TEN2 ((uint32_t)0x00040000) /*!< DAC channel2 Trigger enable */
mbed_official 381:5460fc57b6e4 3197
mbed_official 381:5460fc57b6e4 3198 #define DAC_CR_TSEL2 ((uint32_t)0x00380000) /*!< TSEL2[2:0] (DAC channel2 Trigger selection) */
mbed_official 381:5460fc57b6e4 3199 #define DAC_CR_TSEL2_0 ((uint32_t)0x00080000) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 3200 #define DAC_CR_TSEL2_1 ((uint32_t)0x00100000) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 3201 #define DAC_CR_TSEL2_2 ((uint32_t)0x00200000) /*!< Bit 2 */
mbed_official 381:5460fc57b6e4 3202
mbed_official 381:5460fc57b6e4 3203 #define DAC_CR_WAVE2 ((uint32_t)0x00C00000) /*!< WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable) */
mbed_official 381:5460fc57b6e4 3204 #define DAC_CR_WAVE2_0 ((uint32_t)0x00400000) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 3205 #define DAC_CR_WAVE2_1 ((uint32_t)0x00800000) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 3206
mbed_official 381:5460fc57b6e4 3207 #define DAC_CR_MAMP2 ((uint32_t)0x0F000000) /*!< MAMP2[3:0] (DAC channel2 Mask/Amplitude selector) */
mbed_official 381:5460fc57b6e4 3208 #define DAC_CR_MAMP2_0 ((uint32_t)0x01000000) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 3209 #define DAC_CR_MAMP2_1 ((uint32_t)0x02000000) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 3210 #define DAC_CR_MAMP2_2 ((uint32_t)0x04000000) /*!< Bit 2 */
mbed_official 381:5460fc57b6e4 3211 #define DAC_CR_MAMP2_3 ((uint32_t)0x08000000) /*!< Bit 3 */
mbed_official 381:5460fc57b6e4 3212
mbed_official 381:5460fc57b6e4 3213 #define DAC_CR_DMAEN2 ((uint32_t)0x10000000) /*!< DAC channel2 DMA enabled */
mbed_official 381:5460fc57b6e4 3214 #define DAC_CR_DMAUDRIE2 ((uint32_t)0x20000000) /*!< DAC channel2 DMA underrun IT enable */
mbed_official 381:5460fc57b6e4 3215
mbed_official 381:5460fc57b6e4 3216 /***************** Bit definition for DAC_SWTRIGR register ******************/
mbed_official 381:5460fc57b6e4 3217 #define DAC_SWTRIGR_SWTRIG1 ((uint32_t)0x00000001) /*!< DAC channel1 software trigger */
mbed_official 381:5460fc57b6e4 3218 #define DAC_SWTRIGR_SWTRIG2 ((uint32_t)0x00000002) /*!< DAC channel2 software trigger */
mbed_official 381:5460fc57b6e4 3219
mbed_official 381:5460fc57b6e4 3220 /***************** Bit definition for DAC_DHR12R1 register ******************/
mbed_official 381:5460fc57b6e4 3221 #define DAC_DHR12R1_DACC1DHR ((uint32_t)0x00000FFF) /*!< DAC channel1 12-bit Right aligned data */
mbed_official 381:5460fc57b6e4 3222
mbed_official 381:5460fc57b6e4 3223 /***************** Bit definition for DAC_DHR12L1 register ******************/
mbed_official 381:5460fc57b6e4 3224 #define DAC_DHR12L1_DACC1DHR ((uint32_t)0x0000FFF0) /*!< DAC channel1 12-bit Left aligned data */
mbed_official 381:5460fc57b6e4 3225
mbed_official 381:5460fc57b6e4 3226 /****************** Bit definition for DAC_DHR8R1 register ******************/
mbed_official 381:5460fc57b6e4 3227 #define DAC_DHR8R1_DACC1DHR ((uint32_t)0x000000FF) /*!< DAC channel1 8-bit Right aligned data */
mbed_official 381:5460fc57b6e4 3228
mbed_official 381:5460fc57b6e4 3229 /***************** Bit definition for DAC_DHR12R2 register ******************/
mbed_official 381:5460fc57b6e4 3230 #define DAC_DHR12R2_DACC2DHR ((uint32_t)0x00000FFF) /*!< DAC channel2 12-bit Right aligned data */
mbed_official 381:5460fc57b6e4 3231
mbed_official 381:5460fc57b6e4 3232 /***************** Bit definition for DAC_DHR12L2 register ******************/
mbed_official 381:5460fc57b6e4 3233 #define DAC_DHR12L2_DACC2DHR ((uint32_t)0x0000FFF0) /*!< DAC channel2 12-bit Left aligned data */
mbed_official 381:5460fc57b6e4 3234
mbed_official 381:5460fc57b6e4 3235 /****************** Bit definition for DAC_DHR8R2 register ******************/
mbed_official 381:5460fc57b6e4 3236 #define DAC_DHR8R2_DACC2DHR ((uint32_t)0x000000FF) /*!< DAC channel2 8-bit Right aligned data */
mbed_official 381:5460fc57b6e4 3237
mbed_official 381:5460fc57b6e4 3238 /***************** Bit definition for DAC_DHR12RD register ******************/
mbed_official 381:5460fc57b6e4 3239 #define DAC_DHR12RD_DACC1DHR ((uint32_t)0x00000FFF) /*!< DAC channel1 12-bit Right aligned data */
mbed_official 381:5460fc57b6e4 3240 #define DAC_DHR12RD_DACC2DHR ((uint32_t)0x0FFF0000) /*!< DAC channel2 12-bit Right aligned data */
mbed_official 381:5460fc57b6e4 3241
mbed_official 381:5460fc57b6e4 3242 /***************** Bit definition for DAC_DHR12LD register ******************/
mbed_official 381:5460fc57b6e4 3243 #define DAC_DHR12LD_DACC1DHR ((uint32_t)0x0000FFF0) /*!< DAC channel1 12-bit Left aligned data */
mbed_official 381:5460fc57b6e4 3244 #define DAC_DHR12LD_DACC2DHR ((uint32_t)0xFFF00000) /*!< DAC channel2 12-bit Left aligned data */
mbed_official 381:5460fc57b6e4 3245
mbed_official 381:5460fc57b6e4 3246 /****************** Bit definition for DAC_DHR8RD register ******************/
mbed_official 381:5460fc57b6e4 3247 #define DAC_DHR8RD_DACC1DHR ((uint32_t)0x000000FF) /*!< DAC channel1 8-bit Right aligned data */
mbed_official 381:5460fc57b6e4 3248 #define DAC_DHR8RD_DACC2DHR ((uint32_t)0x0000FF00) /*!< DAC channel2 8-bit Right aligned data */
mbed_official 381:5460fc57b6e4 3249
mbed_official 381:5460fc57b6e4 3250 /******************* Bit definition for DAC_DOR1 register *******************/
mbed_official 381:5460fc57b6e4 3251 #define DAC_DOR1_DACC1DOR ((uint32_t)0x00000FFF) /*!< DAC channel1 data output */
mbed_official 381:5460fc57b6e4 3252
mbed_official 381:5460fc57b6e4 3253 /******************* Bit definition for DAC_DOR2 register *******************/
mbed_official 381:5460fc57b6e4 3254 #define DAC_DOR2_DACC2DOR ((uint32_t)0x00000FFF) /*!< DAC channel2 data output */
mbed_official 381:5460fc57b6e4 3255
mbed_official 381:5460fc57b6e4 3256 /******************** Bit definition for DAC_SR register ********************/
mbed_official 381:5460fc57b6e4 3257 #define DAC_SR_DMAUDR1 ((uint32_t)0x00002000) /*!< DAC channel1 DMA underrun flag */
mbed_official 381:5460fc57b6e4 3258 #define DAC_SR_DMAUDR2 ((uint32_t)0x20000000) /*!< DAC channel2 DMA underrun flag */
mbed_official 381:5460fc57b6e4 3259
mbed_official 381:5460fc57b6e4 3260 /******************************************************************************/
mbed_official 381:5460fc57b6e4 3261 /* */
mbed_official 381:5460fc57b6e4 3262 /* Debug MCU (DBGMCU) */
mbed_official 381:5460fc57b6e4 3263 /* */
mbed_official 381:5460fc57b6e4 3264 /******************************************************************************/
mbed_official 381:5460fc57b6e4 3265 /******************** Bit definition for DBGMCU_IDCODE register *************/
mbed_official 381:5460fc57b6e4 3266 #define DBGMCU_IDCODE_DEV_ID ((uint32_t)0x00000FFF)
mbed_official 381:5460fc57b6e4 3267 #define DBGMCU_IDCODE_REV_ID ((uint32_t)0xFFFF0000)
mbed_official 381:5460fc57b6e4 3268
mbed_official 381:5460fc57b6e4 3269 /******************** Bit definition for DBGMCU_CR register *****************/
mbed_official 381:5460fc57b6e4 3270 #define DBGMCU_CR_DBG_SLEEP ((uint32_t)0x00000001)
mbed_official 381:5460fc57b6e4 3271 #define DBGMCU_CR_DBG_STOP ((uint32_t)0x00000002)
mbed_official 381:5460fc57b6e4 3272 #define DBGMCU_CR_DBG_STANDBY ((uint32_t)0x00000004)
mbed_official 381:5460fc57b6e4 3273 #define DBGMCU_CR_TRACE_IOEN ((uint32_t)0x00000020)
mbed_official 381:5460fc57b6e4 3274
mbed_official 381:5460fc57b6e4 3275 #define DBGMCU_CR_TRACE_MODE ((uint32_t)0x000000C0)
mbed_official 381:5460fc57b6e4 3276 #define DBGMCU_CR_TRACE_MODE_0 ((uint32_t)0x00000040)/*!<Bit 0 */
mbed_official 381:5460fc57b6e4 3277 #define DBGMCU_CR_TRACE_MODE_1 ((uint32_t)0x00000080)/*!<Bit 1 */
mbed_official 381:5460fc57b6e4 3278
mbed_official 381:5460fc57b6e4 3279 /******************** Bit definition for DBGMCU_APB1_FZ register ************/
mbed_official 381:5460fc57b6e4 3280 #define DBGMCU_APB1_FZ_DBG_TIM2_STOP ((uint32_t)0x00000001)
mbed_official 381:5460fc57b6e4 3281 #define DBGMCU_APB1_FZ_DBG_TIM3_STOP ((uint32_t)0x00000002)
mbed_official 381:5460fc57b6e4 3282 #define DBGMCU_APB1_FZ_DBG_TIM6_STOP ((uint32_t)0x00000010)
mbed_official 381:5460fc57b6e4 3283 #define DBGMCU_APB1_FZ_DBG_TIM7_STOP ((uint32_t)0x00000020)
mbed_official 381:5460fc57b6e4 3284 #define DBGMCU_APB1_FZ_DBG_RTC_STOP ((uint32_t)0x00000400)
mbed_official 381:5460fc57b6e4 3285 #define DBGMCU_APB1_FZ_DBG_WWDG_STOP ((uint32_t)0x00000800)
mbed_official 381:5460fc57b6e4 3286 #define DBGMCU_APB1_FZ_DBG_IWDG_STOP ((uint32_t)0x00001000)
mbed_official 381:5460fc57b6e4 3287 #define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT ((uint32_t)0x00200000)
mbed_official 381:5460fc57b6e4 3288 #define DBGMCU_APB1_FZ_DBG_CAN_STOP ((uint32_t)0x02000000)
mbed_official 381:5460fc57b6e4 3289
mbed_official 381:5460fc57b6e4 3290 /******************** Bit definition for DBGMCU_APB2_FZ register ************/
mbed_official 381:5460fc57b6e4 3291 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP ((uint32_t)0x00000001)
mbed_official 381:5460fc57b6e4 3292 #define DBGMCU_APB2_FZ_DBG_TIM15_STOP ((uint32_t)0x00000004)
mbed_official 381:5460fc57b6e4 3293 #define DBGMCU_APB2_FZ_DBG_TIM16_STOP ((uint32_t)0x00000008)
mbed_official 381:5460fc57b6e4 3294 #define DBGMCU_APB2_FZ_DBG_TIM17_STOP ((uint32_t)0x00000010)
mbed_official 381:5460fc57b6e4 3295 #define DBGMCU_APB2_FZ_DBG_HRTIM1_STOP ((uint32_t)0x00000100)
mbed_official 381:5460fc57b6e4 3296
mbed_official 381:5460fc57b6e4 3297 /******************************************************************************/
mbed_official 381:5460fc57b6e4 3298 /* */
mbed_official 381:5460fc57b6e4 3299 /* DMA Controller (DMA) */
mbed_official 381:5460fc57b6e4 3300 /* */
mbed_official 381:5460fc57b6e4 3301 /******************************************************************************/
mbed_official 381:5460fc57b6e4 3302 /******************* Bit definition for DMA_ISR register ********************/
mbed_official 381:5460fc57b6e4 3303 #define DMA_ISR_GIF1 ((uint32_t)0x00000001) /*!< Channel 1 Global interrupt flag */
mbed_official 381:5460fc57b6e4 3304 #define DMA_ISR_TCIF1 ((uint32_t)0x00000002) /*!< Channel 1 Transfer Complete flag */
mbed_official 381:5460fc57b6e4 3305 #define DMA_ISR_HTIF1 ((uint32_t)0x00000004) /*!< Channel 1 Half Transfer flag */
mbed_official 381:5460fc57b6e4 3306 #define DMA_ISR_TEIF1 ((uint32_t)0x00000008) /*!< Channel 1 Transfer Error flag */
mbed_official 381:5460fc57b6e4 3307 #define DMA_ISR_GIF2 ((uint32_t)0x00000010) /*!< Channel 2 Global interrupt flag */
mbed_official 381:5460fc57b6e4 3308 #define DMA_ISR_TCIF2 ((uint32_t)0x00000020) /*!< Channel 2 Transfer Complete flag */
mbed_official 381:5460fc57b6e4 3309 #define DMA_ISR_HTIF2 ((uint32_t)0x00000040) /*!< Channel 2 Half Transfer flag */
mbed_official 381:5460fc57b6e4 3310 #define DMA_ISR_TEIF2 ((uint32_t)0x00000080) /*!< Channel 2 Transfer Error flag */
mbed_official 381:5460fc57b6e4 3311 #define DMA_ISR_GIF3 ((uint32_t)0x00000100) /*!< Channel 3 Global interrupt flag */
mbed_official 381:5460fc57b6e4 3312 #define DMA_ISR_TCIF3 ((uint32_t)0x00000200) /*!< Channel 3 Transfer Complete flag */
mbed_official 381:5460fc57b6e4 3313 #define DMA_ISR_HTIF3 ((uint32_t)0x00000400) /*!< Channel 3 Half Transfer flag */
mbed_official 381:5460fc57b6e4 3314 #define DMA_ISR_TEIF3 ((uint32_t)0x00000800) /*!< Channel 3 Transfer Error flag */
mbed_official 381:5460fc57b6e4 3315 #define DMA_ISR_GIF4 ((uint32_t)0x00001000) /*!< Channel 4 Global interrupt flag */
mbed_official 381:5460fc57b6e4 3316 #define DMA_ISR_TCIF4 ((uint32_t)0x00002000) /*!< Channel 4 Transfer Complete flag */
mbed_official 381:5460fc57b6e4 3317 #define DMA_ISR_HTIF4 ((uint32_t)0x00004000) /*!< Channel 4 Half Transfer flag */
mbed_official 381:5460fc57b6e4 3318 #define DMA_ISR_TEIF4 ((uint32_t)0x00008000) /*!< Channel 4 Transfer Error flag */
mbed_official 381:5460fc57b6e4 3319 #define DMA_ISR_GIF5 ((uint32_t)0x00010000) /*!< Channel 5 Global interrupt flag */
mbed_official 381:5460fc57b6e4 3320 #define DMA_ISR_TCIF5 ((uint32_t)0x00020000) /*!< Channel 5 Transfer Complete flag */
mbed_official 381:5460fc57b6e4 3321 #define DMA_ISR_HTIF5 ((uint32_t)0x00040000) /*!< Channel 5 Half Transfer flag */
mbed_official 381:5460fc57b6e4 3322 #define DMA_ISR_TEIF5 ((uint32_t)0x00080000) /*!< Channel 5 Transfer Error flag */
mbed_official 381:5460fc57b6e4 3323 #define DMA_ISR_GIF6 ((uint32_t)0x00100000) /*!< Channel 6 Global interrupt flag */
mbed_official 381:5460fc57b6e4 3324 #define DMA_ISR_TCIF6 ((uint32_t)0x00200000) /*!< Channel 6 Transfer Complete flag */
mbed_official 381:5460fc57b6e4 3325 #define DMA_ISR_HTIF6 ((uint32_t)0x00400000) /*!< Channel 6 Half Transfer flag */
mbed_official 381:5460fc57b6e4 3326 #define DMA_ISR_TEIF6 ((uint32_t)0x00800000) /*!< Channel 6 Transfer Error flag */
mbed_official 381:5460fc57b6e4 3327 #define DMA_ISR_GIF7 ((uint32_t)0x01000000) /*!< Channel 7 Global interrupt flag */
mbed_official 381:5460fc57b6e4 3328 #define DMA_ISR_TCIF7 ((uint32_t)0x02000000) /*!< Channel 7 Transfer Complete flag */
mbed_official 381:5460fc57b6e4 3329 #define DMA_ISR_HTIF7 ((uint32_t)0x04000000) /*!< Channel 7 Half Transfer flag */
mbed_official 381:5460fc57b6e4 3330 #define DMA_ISR_TEIF7 ((uint32_t)0x08000000) /*!< Channel 7 Transfer Error flag */
mbed_official 381:5460fc57b6e4 3331
mbed_official 381:5460fc57b6e4 3332 /******************* Bit definition for DMA_IFCR register *******************/
mbed_official 381:5460fc57b6e4 3333 #define DMA_IFCR_CGIF1 ((uint32_t)0x00000001) /*!< Channel 1 Global interrupt clear */
mbed_official 381:5460fc57b6e4 3334 #define DMA_IFCR_CTCIF1 ((uint32_t)0x00000002) /*!< Channel 1 Transfer Complete clear */
mbed_official 381:5460fc57b6e4 3335 #define DMA_IFCR_CHTIF1 ((uint32_t)0x00000004) /*!< Channel 1 Half Transfer clear */
mbed_official 381:5460fc57b6e4 3336 #define DMA_IFCR_CTEIF1 ((uint32_t)0x00000008) /*!< Channel 1 Transfer Error clear */
mbed_official 381:5460fc57b6e4 3337 #define DMA_IFCR_CGIF2 ((uint32_t)0x00000010) /*!< Channel 2 Global interrupt clear */
mbed_official 381:5460fc57b6e4 3338 #define DMA_IFCR_CTCIF2 ((uint32_t)0x00000020) /*!< Channel 2 Transfer Complete clear */
mbed_official 381:5460fc57b6e4 3339 #define DMA_IFCR_CHTIF2 ((uint32_t)0x00000040) /*!< Channel 2 Half Transfer clear */
mbed_official 381:5460fc57b6e4 3340 #define DMA_IFCR_CTEIF2 ((uint32_t)0x00000080) /*!< Channel 2 Transfer Error clear */
mbed_official 381:5460fc57b6e4 3341 #define DMA_IFCR_CGIF3 ((uint32_t)0x00000100) /*!< Channel 3 Global interrupt clear */
mbed_official 381:5460fc57b6e4 3342 #define DMA_IFCR_CTCIF3 ((uint32_t)0x00000200) /*!< Channel 3 Transfer Complete clear */
mbed_official 381:5460fc57b6e4 3343 #define DMA_IFCR_CHTIF3 ((uint32_t)0x00000400) /*!< Channel 3 Half Transfer clear */
mbed_official 381:5460fc57b6e4 3344 #define DMA_IFCR_CTEIF3 ((uint32_t)0x00000800) /*!< Channel 3 Transfer Error clear */
mbed_official 381:5460fc57b6e4 3345 #define DMA_IFCR_CGIF4 ((uint32_t)0x00001000) /*!< Channel 4 Global interrupt clear */
mbed_official 381:5460fc57b6e4 3346 #define DMA_IFCR_CTCIF4 ((uint32_t)0x00002000) /*!< Channel 4 Transfer Complete clear */
mbed_official 381:5460fc57b6e4 3347 #define DMA_IFCR_CHTIF4 ((uint32_t)0x00004000) /*!< Channel 4 Half Transfer clear */
mbed_official 381:5460fc57b6e4 3348 #define DMA_IFCR_CTEIF4 ((uint32_t)0x00008000) /*!< Channel 4 Transfer Error clear */
mbed_official 381:5460fc57b6e4 3349 #define DMA_IFCR_CGIF5 ((uint32_t)0x00010000) /*!< Channel 5 Global interrupt clear */
mbed_official 381:5460fc57b6e4 3350 #define DMA_IFCR_CTCIF5 ((uint32_t)0x00020000) /*!< Channel 5 Transfer Complete clear */
mbed_official 381:5460fc57b6e4 3351 #define DMA_IFCR_CHTIF5 ((uint32_t)0x00040000) /*!< Channel 5 Half Transfer clear */
mbed_official 381:5460fc57b6e4 3352 #define DMA_IFCR_CTEIF5 ((uint32_t)0x00080000) /*!< Channel 5 Transfer Error clear */
mbed_official 381:5460fc57b6e4 3353 #define DMA_IFCR_CGIF6 ((uint32_t)0x00100000) /*!< Channel 6 Global interrupt clear */
mbed_official 381:5460fc57b6e4 3354 #define DMA_IFCR_CTCIF6 ((uint32_t)0x00200000) /*!< Channel 6 Transfer Complete clear */
mbed_official 381:5460fc57b6e4 3355 #define DMA_IFCR_CHTIF6 ((uint32_t)0x00400000) /*!< Channel 6 Half Transfer clear */
mbed_official 381:5460fc57b6e4 3356 #define DMA_IFCR_CTEIF6 ((uint32_t)0x00800000) /*!< Channel 6 Transfer Error clear */
mbed_official 381:5460fc57b6e4 3357 #define DMA_IFCR_CGIF7 ((uint32_t)0x01000000) /*!< Channel 7 Global interrupt clear */
mbed_official 381:5460fc57b6e4 3358 #define DMA_IFCR_CTCIF7 ((uint32_t)0x02000000) /*!< Channel 7 Transfer Complete clear */
mbed_official 381:5460fc57b6e4 3359 #define DMA_IFCR_CHTIF7 ((uint32_t)0x04000000) /*!< Channel 7 Half Transfer clear */
mbed_official 381:5460fc57b6e4 3360 #define DMA_IFCR_CTEIF7 ((uint32_t)0x08000000) /*!< Channel 7 Transfer Error clear */
mbed_official 381:5460fc57b6e4 3361
mbed_official 381:5460fc57b6e4 3362 /******************* Bit definition for DMA_CCR register ********************/
mbed_official 381:5460fc57b6e4 3363 #define DMA_CCR_EN ((uint32_t)0x00000001) /*!< Channel enable */
mbed_official 381:5460fc57b6e4 3364 #define DMA_CCR_TCIE ((uint32_t)0x00000002) /*!< Transfer complete interrupt enable */
mbed_official 381:5460fc57b6e4 3365 #define DMA_CCR_HTIE ((uint32_t)0x00000004) /*!< Half Transfer interrupt enable */
mbed_official 381:5460fc57b6e4 3366 #define DMA_CCR_TEIE ((uint32_t)0x00000008) /*!< Transfer error interrupt enable */
mbed_official 381:5460fc57b6e4 3367 #define DMA_CCR_DIR ((uint32_t)0x00000010) /*!< Data transfer direction */
mbed_official 381:5460fc57b6e4 3368 #define DMA_CCR_CIRC ((uint32_t)0x00000020) /*!< Circular mode */
mbed_official 381:5460fc57b6e4 3369 #define DMA_CCR_PINC ((uint32_t)0x00000040) /*!< Peripheral increment mode */
mbed_official 381:5460fc57b6e4 3370 #define DMA_CCR_MINC ((uint32_t)0x00000080) /*!< Memory increment mode */
mbed_official 381:5460fc57b6e4 3371
mbed_official 381:5460fc57b6e4 3372 #define DMA_CCR_PSIZE ((uint32_t)0x00000300) /*!< PSIZE[1:0] bits (Peripheral size) */
mbed_official 381:5460fc57b6e4 3373 #define DMA_CCR_PSIZE_0 ((uint32_t)0x00000100) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 3374 #define DMA_CCR_PSIZE_1 ((uint32_t)0x00000200) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 3375
mbed_official 381:5460fc57b6e4 3376 #define DMA_CCR_MSIZE ((uint32_t)0x00000C00) /*!< MSIZE[1:0] bits (Memory size) */
mbed_official 381:5460fc57b6e4 3377 #define DMA_CCR_MSIZE_0 ((uint32_t)0x00000400) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 3378 #define DMA_CCR_MSIZE_1 ((uint32_t)0x00000800) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 3379
mbed_official 381:5460fc57b6e4 3380 #define DMA_CCR_PL ((uint32_t)0x00003000) /*!< PL[1:0] bits(Channel Priority level)*/
mbed_official 381:5460fc57b6e4 3381 #define DMA_CCR_PL_0 ((uint32_t)0x00001000) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 3382 #define DMA_CCR_PL_1 ((uint32_t)0x00002000) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 3383
mbed_official 381:5460fc57b6e4 3384 #define DMA_CCR_MEM2MEM ((uint32_t)0x00004000) /*!< Memory to memory mode */
mbed_official 381:5460fc57b6e4 3385
mbed_official 381:5460fc57b6e4 3386 /****************** Bit definition for DMA_CNDTR register *******************/
mbed_official 381:5460fc57b6e4 3387 #define DMA_CNDTR_NDT ((uint32_t)0x0000FFFF) /*!< Number of data to Transfer */
mbed_official 381:5460fc57b6e4 3388
mbed_official 381:5460fc57b6e4 3389 /****************** Bit definition for DMA_CPAR register ********************/
mbed_official 381:5460fc57b6e4 3390 #define DMA_CPAR_PA ((uint32_t)0xFFFFFFFF) /*!< Peripheral Address */
mbed_official 381:5460fc57b6e4 3391
mbed_official 381:5460fc57b6e4 3392 /****************** Bit definition for DMA_CMAR register ********************/
mbed_official 381:5460fc57b6e4 3393 #define DMA_CMAR_MA ((uint32_t)0xFFFFFFFF) /*!< Memory Address */
mbed_official 381:5460fc57b6e4 3394
mbed_official 381:5460fc57b6e4 3395 /******************************************************************************/
mbed_official 381:5460fc57b6e4 3396 /* */
mbed_official 381:5460fc57b6e4 3397 /* External Interrupt/Event Controller (EXTI) */
mbed_official 381:5460fc57b6e4 3398 /* */
mbed_official 381:5460fc57b6e4 3399 /******************************************************************************/
mbed_official 381:5460fc57b6e4 3400 /******************* Bit definition for EXTI_IMR1/EXTI_IMR2 register ********/
mbed_official 381:5460fc57b6e4 3401 #define EXTI_IMR_MR0 ((uint32_t)0x00000001) /*!< Interrupt Mask on line 0 */
mbed_official 381:5460fc57b6e4 3402 #define EXTI_IMR_MR1 ((uint32_t)0x00000002) /*!< Interrupt Mask on line 1 */
mbed_official 381:5460fc57b6e4 3403 #define EXTI_IMR_MR2 ((uint32_t)0x00000004) /*!< Interrupt Mask on line 2 */
mbed_official 381:5460fc57b6e4 3404 #define EXTI_IMR_MR3 ((uint32_t)0x00000008) /*!< Interrupt Mask on line 3 */
mbed_official 381:5460fc57b6e4 3405 #define EXTI_IMR_MR4 ((uint32_t)0x00000010) /*!< Interrupt Mask on line 4 */
mbed_official 381:5460fc57b6e4 3406 #define EXTI_IMR_MR5 ((uint32_t)0x00000020) /*!< Interrupt Mask on line 5 */
mbed_official 381:5460fc57b6e4 3407 #define EXTI_IMR_MR6 ((uint32_t)0x00000040) /*!< Interrupt Mask on line 6 */
mbed_official 381:5460fc57b6e4 3408 #define EXTI_IMR_MR7 ((uint32_t)0x00000080) /*!< Interrupt Mask on line 7 */
mbed_official 381:5460fc57b6e4 3409 #define EXTI_IMR_MR8 ((uint32_t)0x00000100) /*!< Interrupt Mask on line 8 */
mbed_official 381:5460fc57b6e4 3410 #define EXTI_IMR_MR9 ((uint32_t)0x00000200) /*!< Interrupt Mask on line 9 */
mbed_official 381:5460fc57b6e4 3411 #define EXTI_IMR_MR10 ((uint32_t)0x00000400) /*!< Interrupt Mask on line 10 */
mbed_official 381:5460fc57b6e4 3412 #define EXTI_IMR_MR11 ((uint32_t)0x00000800) /*!< Interrupt Mask on line 11 */
mbed_official 381:5460fc57b6e4 3413 #define EXTI_IMR_MR12 ((uint32_t)0x00001000) /*!< Interrupt Mask on line 12 */
mbed_official 381:5460fc57b6e4 3414 #define EXTI_IMR_MR13 ((uint32_t)0x00002000) /*!< Interrupt Mask on line 13 */
mbed_official 381:5460fc57b6e4 3415 #define EXTI_IMR_MR14 ((uint32_t)0x00004000) /*!< Interrupt Mask on line 14 */
mbed_official 381:5460fc57b6e4 3416 #define EXTI_IMR_MR15 ((uint32_t)0x00008000) /*!< Interrupt Mask on line 15 */
mbed_official 381:5460fc57b6e4 3417 #define EXTI_IMR_MR16 ((uint32_t)0x00010000) /*!< Interrupt Mask on line 16 */
mbed_official 381:5460fc57b6e4 3418 #define EXTI_IMR_MR17 ((uint32_t)0x00020000) /*!< Interrupt Mask on line 17 */
mbed_official 381:5460fc57b6e4 3419 #define EXTI_IMR_MR18 ((uint32_t)0x00040000) /*!< Interrupt Mask on line 18 */
mbed_official 381:5460fc57b6e4 3420 #define EXTI_IMR_MR19 ((uint32_t)0x00080000) /*!< Interrupt Mask on line 19 */
mbed_official 381:5460fc57b6e4 3421 #define EXTI_IMR_MR20 ((uint32_t)0x00100000) /*!< Interrupt Mask on line 20 */
mbed_official 381:5460fc57b6e4 3422 #define EXTI_IMR_MR21 ((uint32_t)0x00200000) /*!< Interrupt Mask on line 21 */
mbed_official 381:5460fc57b6e4 3423 #define EXTI_IMR_MR22 ((uint32_t)0x00400000) /*!< Interrupt Mask on line 22 */
mbed_official 381:5460fc57b6e4 3424 #define EXTI_IMR_MR23 ((uint32_t)0x00800000) /*!< Interrupt Mask on line 23 */
mbed_official 381:5460fc57b6e4 3425 #define EXTI_IMR_MR24 ((uint32_t)0x01000000) /*!< Interrupt Mask on line 24 */
mbed_official 381:5460fc57b6e4 3426 #define EXTI_IMR_MR25 ((uint32_t)0x02000000) /*!< Interrupt Mask on line 25 */
mbed_official 381:5460fc57b6e4 3427 #define EXTI_IMR_MR26 ((uint32_t)0x04000000) /*!< Interrupt Mask on line 26 */
mbed_official 381:5460fc57b6e4 3428 #define EXTI_IMR_MR27 ((uint32_t)0x08000000) /*!< Interrupt Mask on line 27 */
mbed_official 381:5460fc57b6e4 3429 #define EXTI_IMR_MR28 ((uint32_t)0x10000000) /*!< Interrupt Mask on line 28 */
mbed_official 381:5460fc57b6e4 3430
mbed_official 381:5460fc57b6e4 3431 /******************* Bit definition for EXTI_EMR1/EXTI_EMR2 register ********/
mbed_official 381:5460fc57b6e4 3432 #define EXTI_EMR_MR0 ((uint32_t)0x00000001) /*!< Event Mask on line 0 */
mbed_official 381:5460fc57b6e4 3433 #define EXTI_EMR_MR1 ((uint32_t)0x00000002) /*!< Event Mask on line 1 */
mbed_official 381:5460fc57b6e4 3434 #define EXTI_EMR_MR2 ((uint32_t)0x00000004) /*!< Event Mask on line 2 */
mbed_official 381:5460fc57b6e4 3435 #define EXTI_EMR_MR3 ((uint32_t)0x00000008) /*!< Event Mask on line 3 */
mbed_official 381:5460fc57b6e4 3436 #define EXTI_EMR_MR4 ((uint32_t)0x00000010) /*!< Event Mask on line 4 */
mbed_official 381:5460fc57b6e4 3437 #define EXTI_EMR_MR5 ((uint32_t)0x00000020) /*!< Event Mask on line 5 */
mbed_official 381:5460fc57b6e4 3438 #define EXTI_EMR_MR6 ((uint32_t)0x00000040) /*!< Event Mask on line 6 */
mbed_official 381:5460fc57b6e4 3439 #define EXTI_EMR_MR7 ((uint32_t)0x00000080) /*!< Event Mask on line 7 */
mbed_official 381:5460fc57b6e4 3440 #define EXTI_EMR_MR8 ((uint32_t)0x00000100) /*!< Event Mask on line 8 */
mbed_official 381:5460fc57b6e4 3441 #define EXTI_EMR_MR9 ((uint32_t)0x00000200) /*!< Event Mask on line 9 */
mbed_official 381:5460fc57b6e4 3442 #define EXTI_EMR_MR10 ((uint32_t)0x00000400) /*!< Event Mask on line 10 */
mbed_official 381:5460fc57b6e4 3443 #define EXTI_EMR_MR11 ((uint32_t)0x00000800) /*!< Event Mask on line 11 */
mbed_official 381:5460fc57b6e4 3444 #define EXTI_EMR_MR12 ((uint32_t)0x00001000) /*!< Event Mask on line 12 */
mbed_official 381:5460fc57b6e4 3445 #define EXTI_EMR_MR13 ((uint32_t)0x00002000) /*!< Event Mask on line 13 */
mbed_official 381:5460fc57b6e4 3446 #define EXTI_EMR_MR14 ((uint32_t)0x00004000) /*!< Event Mask on line 14 */
mbed_official 381:5460fc57b6e4 3447 #define EXTI_EMR_MR15 ((uint32_t)0x00008000) /*!< Event Mask on line 15 */
mbed_official 381:5460fc57b6e4 3448 #define EXTI_EMR_MR16 ((uint32_t)0x00010000) /*!< Event Mask on line 16 */
mbed_official 381:5460fc57b6e4 3449 #define EXTI_EMR_MR17 ((uint32_t)0x00020000) /*!< Event Mask on line 17 */
mbed_official 381:5460fc57b6e4 3450 #define EXTI_EMR_MR18 ((uint32_t)0x00040000) /*!< Event Mask on line 18 */
mbed_official 381:5460fc57b6e4 3451 #define EXTI_EMR_MR19 ((uint32_t)0x00080000) /*!< Event Mask on line 19 */
mbed_official 381:5460fc57b6e4 3452 #define EXTI_EMR_MR20 ((uint32_t)0x00100000) /*!< Event Mask on line 20 */
mbed_official 381:5460fc57b6e4 3453 #define EXTI_EMR_MR21 ((uint32_t)0x00200000) /*!< Event Mask on line 21 */
mbed_official 381:5460fc57b6e4 3454 #define EXTI_EMR_MR22 ((uint32_t)0x00400000) /*!< Event Mask on line 22 */
mbed_official 381:5460fc57b6e4 3455 #define EXTI_EMR_MR23 ((uint32_t)0x00800000) /*!< Event Mask on line 23 */
mbed_official 381:5460fc57b6e4 3456 #define EXTI_EMR_MR24 ((uint32_t)0x01000000) /*!< Event Mask on line 24 */
mbed_official 381:5460fc57b6e4 3457 #define EXTI_EMR_MR25 ((uint32_t)0x02000000) /*!< Event Mask on line 25 */
mbed_official 381:5460fc57b6e4 3458 #define EXTI_EMR_MR26 ((uint32_t)0x04000000) /*!< Event Mask on line 26 */
mbed_official 381:5460fc57b6e4 3459 #define EXTI_EMR_MR27 ((uint32_t)0x08000000) /*!< Event Mask on line 27 */
mbed_official 381:5460fc57b6e4 3460 #define EXTI_EMR_MR28 ((uint32_t)0x10000000) /*!< Event Mask on line 28 */
mbed_official 381:5460fc57b6e4 3461
mbed_official 381:5460fc57b6e4 3462 /****************** Bit definition for EXTI_RTSR1/EXTI_RTSR2 register *******/
mbed_official 381:5460fc57b6e4 3463 #define EXTI_RTSR_TR0 ((uint32_t)0x00000001) /*!< Rising trigger event configuration bit of line 0 */
mbed_official 381:5460fc57b6e4 3464 #define EXTI_RTSR_TR1 ((uint32_t)0x00000002) /*!< Rising trigger event configuration bit of line 1 */
mbed_official 381:5460fc57b6e4 3465 #define EXTI_RTSR_TR2 ((uint32_t)0x00000004) /*!< Rising trigger event configuration bit of line 2 */
mbed_official 381:5460fc57b6e4 3466 #define EXTI_RTSR_TR3 ((uint32_t)0x00000008) /*!< Rising trigger event configuration bit of line 3 */
mbed_official 381:5460fc57b6e4 3467 #define EXTI_RTSR_TR4 ((uint32_t)0x00000010) /*!< Rising trigger event configuration bit of line 4 */
mbed_official 381:5460fc57b6e4 3468 #define EXTI_RTSR_TR5 ((uint32_t)0x00000020) /*!< Rising trigger event configuration bit of line 5 */
mbed_official 381:5460fc57b6e4 3469 #define EXTI_RTSR_TR6 ((uint32_t)0x00000040) /*!< Rising trigger event configuration bit of line 6 */
mbed_official 381:5460fc57b6e4 3470 #define EXTI_RTSR_TR7 ((uint32_t)0x00000080) /*!< Rising trigger event configuration bit of line 7 */
mbed_official 381:5460fc57b6e4 3471 #define EXTI_RTSR_TR8 ((uint32_t)0x00000100) /*!< Rising trigger event configuration bit of line 8 */
mbed_official 381:5460fc57b6e4 3472 #define EXTI_RTSR_TR9 ((uint32_t)0x00000200) /*!< Rising trigger event configuration bit of line 9 */
mbed_official 381:5460fc57b6e4 3473 #define EXTI_RTSR_TR10 ((uint32_t)0x00000400) /*!< Rising trigger event configuration bit of line 10 */
mbed_official 381:5460fc57b6e4 3474 #define EXTI_RTSR_TR11 ((uint32_t)0x00000800) /*!< Rising trigger event configuration bit of line 11 */
mbed_official 381:5460fc57b6e4 3475 #define EXTI_RTSR_TR12 ((uint32_t)0x00001000) /*!< Rising trigger event configuration bit of line 12 */
mbed_official 381:5460fc57b6e4 3476 #define EXTI_RTSR_TR13 ((uint32_t)0x00002000) /*!< Rising trigger event configuration bit of line 13 */
mbed_official 381:5460fc57b6e4 3477 #define EXTI_RTSR_TR14 ((uint32_t)0x00004000) /*!< Rising trigger event configuration bit of line 14 */
mbed_official 381:5460fc57b6e4 3478 #define EXTI_RTSR_TR15 ((uint32_t)0x00008000) /*!< Rising trigger event configuration bit of line 15 */
mbed_official 381:5460fc57b6e4 3479 #define EXTI_RTSR_TR16 ((uint32_t)0x00010000) /*!< Rising trigger event configuration bit of line 16 */
mbed_official 381:5460fc57b6e4 3480 #define EXTI_RTSR_TR17 ((uint32_t)0x00020000) /*!< Rising trigger event configuration bit of line 17 */
mbed_official 381:5460fc57b6e4 3481 #define EXTI_RTSR_TR18 ((uint32_t)0x00040000) /*!< Rising trigger event configuration bit of line 18 */
mbed_official 381:5460fc57b6e4 3482 #define EXTI_RTSR_TR19 ((uint32_t)0x00080000) /*!< Rising trigger event configuration bit of line 19 */
mbed_official 381:5460fc57b6e4 3483 #define EXTI_RTSR_TR20 ((uint32_t)0x00100000) /*!< Rising trigger event configuration bit of line 20 */
mbed_official 381:5460fc57b6e4 3484 #define EXTI_RTSR_TR21 ((uint32_t)0x00200000) /*!< Rising trigger event configuration bit of line 21 */
mbed_official 381:5460fc57b6e4 3485 #define EXTI_RTSR_TR22 ((uint32_t)0x00400000) /*!< Rising trigger event configuration bit of line 22 */
mbed_official 381:5460fc57b6e4 3486 #define EXTI_RTSR_TR23 ((uint32_t)0x00800000) /*!< Rising trigger event configuration bit of line 23 */
mbed_official 381:5460fc57b6e4 3487 #define EXTI_RTSR_TR24 ((uint32_t)0x01000000) /*!< Rising trigger event configuration bit of line 24 */
mbed_official 381:5460fc57b6e4 3488 #define EXTI_RTSR_TR25 ((uint32_t)0x02000000) /*!< Rising trigger event configuration bit of line 25 */
mbed_official 381:5460fc57b6e4 3489 #define EXTI_RTSR_TR26 ((uint32_t)0x04000000) /*!< Rising trigger event configuration bit of line 26 */
mbed_official 381:5460fc57b6e4 3490 #define EXTI_RTSR_TR27 ((uint32_t)0x08000000) /*!< Rising trigger event configuration bit of line 27 */
mbed_official 381:5460fc57b6e4 3491 #define EXTI_RTSR_TR28 ((uint32_t)0x10000000) /*!< Rising trigger event configuration bit of line 28 */
mbed_official 381:5460fc57b6e4 3492
mbed_official 381:5460fc57b6e4 3493 /****************** Bit definition for EXTI_FTSR1/EXTI_FTSR2 register *******/
mbed_official 381:5460fc57b6e4 3494 #define EXTI_FTSR_TR0 ((uint32_t)0x00000001) /*!< Falling trigger event configuration bit of line 0 */
mbed_official 381:5460fc57b6e4 3495 #define EXTI_FTSR_TR1 ((uint32_t)0x00000002) /*!< Falling trigger event configuration bit of line 1 */
mbed_official 381:5460fc57b6e4 3496 #define EXTI_FTSR_TR2 ((uint32_t)0x00000004) /*!< Falling trigger event configuration bit of line 2 */
mbed_official 381:5460fc57b6e4 3497 #define EXTI_FTSR_TR3 ((uint32_t)0x00000008) /*!< Falling trigger event configuration bit of line 3 */
mbed_official 381:5460fc57b6e4 3498 #define EXTI_FTSR_TR4 ((uint32_t)0x00000010) /*!< Falling trigger event configuration bit of line 4 */
mbed_official 381:5460fc57b6e4 3499 #define EXTI_FTSR_TR5 ((uint32_t)0x00000020) /*!< Falling trigger event configuration bit of line 5 */
mbed_official 381:5460fc57b6e4 3500 #define EXTI_FTSR_TR6 ((uint32_t)0x00000040) /*!< Falling trigger event configuration bit of line 6 */
mbed_official 381:5460fc57b6e4 3501 #define EXTI_FTSR_TR7 ((uint32_t)0x00000080) /*!< Falling trigger event configuration bit of line 7 */
mbed_official 381:5460fc57b6e4 3502 #define EXTI_FTSR_TR8 ((uint32_t)0x00000100) /*!< Falling trigger event configuration bit of line 8 */
mbed_official 381:5460fc57b6e4 3503 #define EXTI_FTSR_TR9 ((uint32_t)0x00000200) /*!< Falling trigger event configuration bit of line 9 */
mbed_official 381:5460fc57b6e4 3504 #define EXTI_FTSR_TR10 ((uint32_t)0x00000400) /*!< Falling trigger event configuration bit of line 10 */
mbed_official 381:5460fc57b6e4 3505 #define EXTI_FTSR_TR11 ((uint32_t)0x00000800) /*!< Falling trigger event configuration bit of line 11 */
mbed_official 381:5460fc57b6e4 3506 #define EXTI_FTSR_TR12 ((uint32_t)0x00001000) /*!< Falling trigger event configuration bit of line 12 */
mbed_official 381:5460fc57b6e4 3507 #define EXTI_FTSR_TR13 ((uint32_t)0x00002000) /*!< Falling trigger event configuration bit of line 13 */
mbed_official 381:5460fc57b6e4 3508 #define EXTI_FTSR_TR14 ((uint32_t)0x00004000) /*!< Falling trigger event configuration bit of line 14 */
mbed_official 381:5460fc57b6e4 3509 #define EXTI_FTSR_TR15 ((uint32_t)0x00008000) /*!< Falling trigger event configuration bit of line 15 */
mbed_official 381:5460fc57b6e4 3510 #define EXTI_FTSR_TR16 ((uint32_t)0x00010000) /*!< Falling trigger event configuration bit of line 16 */
mbed_official 381:5460fc57b6e4 3511 #define EXTI_FTSR_TR17 ((uint32_t)0x00020000) /*!< Falling trigger event configuration bit of line 17 */
mbed_official 381:5460fc57b6e4 3512 #define EXTI_FTSR_TR18 ((uint32_t)0x00040000) /*!< Falling trigger event configuration bit of line 18 */
mbed_official 381:5460fc57b6e4 3513 #define EXTI_FTSR_TR19 ((uint32_t)0x00080000) /*!< Falling trigger event configuration bit of line 19 */
mbed_official 381:5460fc57b6e4 3514 #define EXTI_FTSR_TR20 ((uint32_t)0x00100000) /*!< Falling trigger event configuration bit of line 20 */
mbed_official 381:5460fc57b6e4 3515 #define EXTI_FTSR_TR21 ((uint32_t)0x00200000) /*!< Falling trigger event configuration bit of line 21 */
mbed_official 381:5460fc57b6e4 3516 #define EXTI_FTSR_TR22 ((uint32_t)0x00400000) /*!< Falling trigger event configuration bit of line 22 */
mbed_official 381:5460fc57b6e4 3517 #define EXTI_FTSR_TR23 ((uint32_t)0x00800000) /*!< Falling trigger event configuration bit of line 23 */
mbed_official 381:5460fc57b6e4 3518 #define EXTI_FTSR_TR24 ((uint32_t)0x01000000) /*!< Falling trigger event configuration bit of line 24 */
mbed_official 381:5460fc57b6e4 3519 #define EXTI_FTSR_TR25 ((uint32_t)0x02000000) /*!< Falling trigger event configuration bit of line 25 */
mbed_official 381:5460fc57b6e4 3520 #define EXTI_FTSR_TR26 ((uint32_t)0x04000000) /*!< Falling trigger event configuration bit of line 26 */
mbed_official 381:5460fc57b6e4 3521 #define EXTI_FTSR_TR27 ((uint32_t)0x08000000) /*!< Falling trigger event configuration bit of line 27 */
mbed_official 381:5460fc57b6e4 3522 #define EXTI_FTSR_TR28 ((uint32_t)0x10000000) /*!< Falling trigger event configuration bit of line 28 */
mbed_official 381:5460fc57b6e4 3523
mbed_official 381:5460fc57b6e4 3524 /****************** Bit definition for EXTI_SWIER1/EXTI_SWIER2 register *****/
mbed_official 381:5460fc57b6e4 3525 #define EXTI_SWIER_SWIER0 ((uint32_t)0x00000001) /*!< Software Interrupt on line 0 */
mbed_official 381:5460fc57b6e4 3526 #define EXTI_SWIER_SWIER1 ((uint32_t)0x00000002) /*!< Software Interrupt on line 1 */
mbed_official 381:5460fc57b6e4 3527 #define EXTI_SWIER_SWIER2 ((uint32_t)0x00000004) /*!< Software Interrupt on line 2 */
mbed_official 381:5460fc57b6e4 3528 #define EXTI_SWIER_SWIER3 ((uint32_t)0x00000008) /*!< Software Interrupt on line 3 */
mbed_official 381:5460fc57b6e4 3529 #define EXTI_SWIER_SWIER4 ((uint32_t)0x00000010) /*!< Software Interrupt on line 4 */
mbed_official 381:5460fc57b6e4 3530 #define EXTI_SWIER_SWIER5 ((uint32_t)0x00000020) /*!< Software Interrupt on line 5 */
mbed_official 381:5460fc57b6e4 3531 #define EXTI_SWIER_SWIER6 ((uint32_t)0x00000040) /*!< Software Interrupt on line 6 */
mbed_official 381:5460fc57b6e4 3532 #define EXTI_SWIER_SWIER7 ((uint32_t)0x00000080) /*!< Software Interrupt on line 7 */
mbed_official 381:5460fc57b6e4 3533 #define EXTI_SWIER_SWIER8 ((uint32_t)0x00000100) /*!< Software Interrupt on line 8 */
mbed_official 381:5460fc57b6e4 3534 #define EXTI_SWIER_SWIER9 ((uint32_t)0x00000200) /*!< Software Interrupt on line 9 */
mbed_official 381:5460fc57b6e4 3535 #define EXTI_SWIER_SWIER10 ((uint32_t)0x00000400) /*!< Software Interrupt on line 10 */
mbed_official 381:5460fc57b6e4 3536 #define EXTI_SWIER_SWIER11 ((uint32_t)0x00000800) /*!< Software Interrupt on line 11 */
mbed_official 381:5460fc57b6e4 3537 #define EXTI_SWIER_SWIER12 ((uint32_t)0x00001000) /*!< Software Interrupt on line 12 */
mbed_official 381:5460fc57b6e4 3538 #define EXTI_SWIER_SWIER13 ((uint32_t)0x00002000) /*!< Software Interrupt on line 13 */
mbed_official 381:5460fc57b6e4 3539 #define EXTI_SWIER_SWIER14 ((uint32_t)0x00004000) /*!< Software Interrupt on line 14 */
mbed_official 381:5460fc57b6e4 3540 #define EXTI_SWIER_SWIER15 ((uint32_t)0x00008000) /*!< Software Interrupt on line 15 */
mbed_official 381:5460fc57b6e4 3541 #define EXTI_SWIER_SWIER16 ((uint32_t)0x00010000) /*!< Software Interrupt on line 16 */
mbed_official 381:5460fc57b6e4 3542 #define EXTI_SWIER_SWIER17 ((uint32_t)0x00020000) /*!< Software Interrupt on line 17 */
mbed_official 381:5460fc57b6e4 3543 #define EXTI_SWIER_SWIER18 ((uint32_t)0x00040000) /*!< Software Interrupt on line 18 */
mbed_official 381:5460fc57b6e4 3544 #define EXTI_SWIER_SWIER19 ((uint32_t)0x00080000) /*!< Software Interrupt on line 19 */
mbed_official 381:5460fc57b6e4 3545 #define EXTI_SWIER_SWIER20 ((uint32_t)0x00100000) /*!< Software Interrupt on line 20 */
mbed_official 381:5460fc57b6e4 3546 #define EXTI_SWIER_SWIER21 ((uint32_t)0x00200000) /*!< Software Interrupt on line 21 */
mbed_official 381:5460fc57b6e4 3547 #define EXTI_SWIER_SWIER22 ((uint32_t)0x00400000) /*!< Software Interrupt on line 22 */
mbed_official 381:5460fc57b6e4 3548 #define EXTI_SWIER_SWIER23 ((uint32_t)0x00800000) /*!< Software Interrupt on line 23 */
mbed_official 381:5460fc57b6e4 3549 #define EXTI_SWIER_SWIER24 ((uint32_t)0x01000000) /*!< Software Interrupt on line 24 */
mbed_official 381:5460fc57b6e4 3550 #define EXTI_SWIER_SWIER25 ((uint32_t)0x02000000) /*!< Software Interrupt on line 25 */
mbed_official 381:5460fc57b6e4 3551 #define EXTI_SWIER_SWIER26 ((uint32_t)0x04000000) /*!< Software Interrupt on line 26 */
mbed_official 381:5460fc57b6e4 3552 #define EXTI_SWIER_SWIER27 ((uint32_t)0x08000000) /*!< Software Interrupt on line 27 */
mbed_official 381:5460fc57b6e4 3553 #define EXTI_SWIER_SWIER28 ((uint32_t)0x10000000) /*!< Software Interrupt on line 28 */
mbed_official 381:5460fc57b6e4 3554
mbed_official 381:5460fc57b6e4 3555 /******************* Bit definition for EXTI_PR1/EXTI_PR2 register **********/
mbed_official 381:5460fc57b6e4 3556 #define EXTI_PR_PR0 ((uint32_t)0x00000001) /*!< Pending bit for line 0 */
mbed_official 381:5460fc57b6e4 3557 #define EXTI_PR_PR1 ((uint32_t)0x00000002) /*!< Pending bit for line 1 */
mbed_official 381:5460fc57b6e4 3558 #define EXTI_PR_PR2 ((uint32_t)0x00000004) /*!< Pending bit for line 2 */
mbed_official 381:5460fc57b6e4 3559 #define EXTI_PR_PR3 ((uint32_t)0x00000008) /*!< Pending bit for line 3 */
mbed_official 381:5460fc57b6e4 3560 #define EXTI_PR_PR4 ((uint32_t)0x00000010) /*!< Pending bit for line 4 */
mbed_official 381:5460fc57b6e4 3561 #define EXTI_PR_PR5 ((uint32_t)0x00000020) /*!< Pending bit for line 5 */
mbed_official 381:5460fc57b6e4 3562 #define EXTI_PR_PR6 ((uint32_t)0x00000040) /*!< Pending bit for line 6 */
mbed_official 381:5460fc57b6e4 3563 #define EXTI_PR_PR7 ((uint32_t)0x00000080) /*!< Pending bit for line 7 */
mbed_official 381:5460fc57b6e4 3564 #define EXTI_PR_PR8 ((uint32_t)0x00000100) /*!< Pending bit for line 8 */
mbed_official 381:5460fc57b6e4 3565 #define EXTI_PR_PR9 ((uint32_t)0x00000200) /*!< Pending bit for line 9 */
mbed_official 381:5460fc57b6e4 3566 #define EXTI_PR_PR10 ((uint32_t)0x00000400) /*!< Pending bit for line 10 */
mbed_official 381:5460fc57b6e4 3567 #define EXTI_PR_PR11 ((uint32_t)0x00000800) /*!< Pending bit for line 11 */
mbed_official 381:5460fc57b6e4 3568 #define EXTI_PR_PR12 ((uint32_t)0x00001000) /*!< Pending bit for line 12 */
mbed_official 381:5460fc57b6e4 3569 #define EXTI_PR_PR13 ((uint32_t)0x00002000) /*!< Pending bit for line 13 */
mbed_official 381:5460fc57b6e4 3570 #define EXTI_PR_PR14 ((uint32_t)0x00004000) /*!< Pending bit for line 14 */
mbed_official 381:5460fc57b6e4 3571 #define EXTI_PR_PR15 ((uint32_t)0x00008000) /*!< Pending bit for line 15 */
mbed_official 381:5460fc57b6e4 3572 #define EXTI_PR_PR16 ((uint32_t)0x00010000) /*!< Pending bit for line 16 */
mbed_official 381:5460fc57b6e4 3573 #define EXTI_PR_PR17 ((uint32_t)0x00020000) /*!< Pending bit for line 17 */
mbed_official 381:5460fc57b6e4 3574 #define EXTI_PR_PR18 ((uint32_t)0x00040000) /*!< Pending bit for line 18 */
mbed_official 381:5460fc57b6e4 3575 #define EXTI_PR_PR19 ((uint32_t)0x00080000) /*!< Pending bit for line 19 */
mbed_official 381:5460fc57b6e4 3576 #define EXTI_PR_PR20 ((uint32_t)0x00100000) /*!< Pending bit for line 20 */
mbed_official 381:5460fc57b6e4 3577 #define EXTI_PR_PR21 ((uint32_t)0x00200000) /*!< Pending bit for line 21 */
mbed_official 381:5460fc57b6e4 3578 #define EXTI_PR_PR22 ((uint32_t)0x00400000) /*!< Pending bit for line 22 */
mbed_official 381:5460fc57b6e4 3579 #define EXTI_PR_PR23 ((uint32_t)0x00800000) /*!< Pending bit for line 23 */
mbed_official 381:5460fc57b6e4 3580 #define EXTI_PR_PR24 ((uint32_t)0x01000000) /*!< Pending bit for line 24 */
mbed_official 381:5460fc57b6e4 3581 #define EXTI_PR_PR25 ((uint32_t)0x02000000) /*!< Pending bit for line 25 */
mbed_official 381:5460fc57b6e4 3582 #define EXTI_PR_PR26 ((uint32_t)0x04000000) /*!< Pending bit for line 26 */
mbed_official 381:5460fc57b6e4 3583 #define EXTI_PR_PR27 ((uint32_t)0x08000000) /*!< Pending bit for line 27 */
mbed_official 381:5460fc57b6e4 3584 #define EXTI_PR_PR28 ((uint32_t)0x10000000) /*!< Pending bit for line 28 */
mbed_official 381:5460fc57b6e4 3585
mbed_official 381:5460fc57b6e4 3586 /******************************************************************************/
mbed_official 381:5460fc57b6e4 3587 /* */
mbed_official 381:5460fc57b6e4 3588 /* FLASH */
mbed_official 381:5460fc57b6e4 3589 /* */
mbed_official 381:5460fc57b6e4 3590 /******************************************************************************/
mbed_official 381:5460fc57b6e4 3591 /******************* Bit definition for FLASH_ACR register ******************/
mbed_official 381:5460fc57b6e4 3592 #define FLASH_ACR_LATENCY ((uint32_t)0x00000007) /*!< LATENCY[2:0] bits (Latency) */
mbed_official 381:5460fc57b6e4 3593 #define FLASH_ACR_LATENCY_0 ((uint32_t)0x00000001) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 3594 #define FLASH_ACR_LATENCY_1 ((uint32_t)0x00000002) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 3595 #define FLASH_ACR_LATENCY_2 ((uint32_t)0x00000004) /*!< Bit 2 */
mbed_official 381:5460fc57b6e4 3596
mbed_official 381:5460fc57b6e4 3597 #define FLASH_ACR_HLFCYA ((uint32_t)0x00000008) /*!< Flash Half Cycle Access Enable */
mbed_official 381:5460fc57b6e4 3598 #define FLASH_ACR_PRFTBE ((uint32_t)0x00000010) /*!< Prefetch Buffer Enable */
mbed_official 381:5460fc57b6e4 3599 #define FLASH_ACR_PRFTBS ((uint32_t)0x00000020) /*!< Prefetch Buffer Status */
mbed_official 381:5460fc57b6e4 3600
mbed_official 381:5460fc57b6e4 3601 /****************** Bit definition for FLASH_KEYR register ******************/
mbed_official 381:5460fc57b6e4 3602 #define FLASH_KEYR_FKEYR ((uint32_t)0xFFFFFFFF) /*!< FPEC Key */
mbed_official 381:5460fc57b6e4 3603
mbed_official 381:5460fc57b6e4 3604 #define RDP_KEY ((uint32_t)0x000000A5) /*!< RDP Key */
mbed_official 381:5460fc57b6e4 3605 #define FLASH_KEY1 ((uint32_t)0x45670123) /*!< FPEC Key1 */
mbed_official 381:5460fc57b6e4 3606 #define FLASH_KEY2 ((uint32_t)0xCDEF89AB) /*!< FPEC Key2 */
mbed_official 381:5460fc57b6e4 3607
mbed_official 381:5460fc57b6e4 3608 /***************** Bit definition for FLASH_OPTKEYR register ****************/
mbed_official 381:5460fc57b6e4 3609 #define FLASH_OPTKEYR_OPTKEYR ((uint32_t)0xFFFFFFFF) /*!< Option Byte Key */
mbed_official 381:5460fc57b6e4 3610
mbed_official 381:5460fc57b6e4 3611 #define FLASH_OPTKEY1 FLASH_KEY1 /*!< Option Byte Key1 */
mbed_official 381:5460fc57b6e4 3612 #define FLASH_OPTKEY2 FLASH_KEY2 /*!< Option Byte Key2 */
mbed_official 381:5460fc57b6e4 3613
mbed_official 381:5460fc57b6e4 3614 /****************** Bit definition for FLASH_SR register *******************/
mbed_official 381:5460fc57b6e4 3615 #define FLASH_SR_BSY ((uint32_t)0x00000001) /*!< Busy */
mbed_official 381:5460fc57b6e4 3616 #define FLASH_SR_PGERR ((uint32_t)0x00000004) /*!< Programming Error */
mbed_official 381:5460fc57b6e4 3617 #define FLASH_SR_WRPERR ((uint32_t)0x00000010) /*!< Write Protection Error */
mbed_official 381:5460fc57b6e4 3618 #define FLASH_SR_EOP ((uint32_t)0x00000020) /*!< End of operation */
mbed_official 381:5460fc57b6e4 3619
mbed_official 381:5460fc57b6e4 3620 /******************* Bit definition for FLASH_CR register *******************/
mbed_official 381:5460fc57b6e4 3621 #define FLASH_CR_PG ((uint32_t)0x00000001) /*!< Programming */
mbed_official 381:5460fc57b6e4 3622 #define FLASH_CR_PER ((uint32_t)0x00000002) /*!< Page Erase */
mbed_official 381:5460fc57b6e4 3623 #define FLASH_CR_MER ((uint32_t)0x00000004) /*!< Mass Erase */
mbed_official 381:5460fc57b6e4 3624 #define FLASH_CR_OPTPG ((uint32_t)0x00000010) /*!< Option Byte Programming */
mbed_official 381:5460fc57b6e4 3625 #define FLASH_CR_OPTER ((uint32_t)0x00000020) /*!< Option Byte Erase */
mbed_official 381:5460fc57b6e4 3626 #define FLASH_CR_STRT ((uint32_t)0x00000040) /*!< Start */
mbed_official 381:5460fc57b6e4 3627 #define FLASH_CR_LOCK ((uint32_t)0x00000080) /*!< Lock */
mbed_official 381:5460fc57b6e4 3628 #define FLASH_CR_OPTWRE ((uint32_t)0x00000200) /*!< Option Bytes Write Enable */
mbed_official 381:5460fc57b6e4 3629 #define FLASH_CR_ERRIE ((uint32_t)0x00000400) /*!< Error Interrupt Enable */
mbed_official 381:5460fc57b6e4 3630 #define FLASH_CR_EOPIE ((uint32_t)0x00001000) /*!< End of operation interrupt enable */
mbed_official 381:5460fc57b6e4 3631 #define FLASH_CR_OBL_LAUNCH ((uint32_t)0x00002000) /*!< OptionBytes Loader Launch */
mbed_official 381:5460fc57b6e4 3632
mbed_official 381:5460fc57b6e4 3633 /******************* Bit definition for FLASH_AR register *******************/
mbed_official 381:5460fc57b6e4 3634 #define FLASH_AR_FAR ((uint32_t)0xFFFFFFFF) /*!< Flash Address */
mbed_official 381:5460fc57b6e4 3635
mbed_official 381:5460fc57b6e4 3636 /****************** Bit definition for FLASH_OBR register *******************/
mbed_official 381:5460fc57b6e4 3637 #define FLASH_OBR_OPTERR ((uint32_t)0x00000001) /*!< Option Byte Error */
mbed_official 381:5460fc57b6e4 3638 #define FLASH_OBR_RDPRT ((uint32_t)0x00000006) /*!< Read protection */
mbed_official 381:5460fc57b6e4 3639 #define FLASH_OBR_RDPRT_1 ((uint32_t)0x00000002) /*!< Read protection Level 1 */
mbed_official 381:5460fc57b6e4 3640 #define FLASH_OBR_RDPRT_2 ((uint32_t)0x00000006) /*!< Read protection Level 2 */
mbed_official 381:5460fc57b6e4 3641
mbed_official 381:5460fc57b6e4 3642 #define FLASH_OBR_USER ((uint32_t)0x00007700) /*!< User Option Bytes */
mbed_official 381:5460fc57b6e4 3643 #define FLASH_OBR_IWDG_SW ((uint32_t)0x00000100) /*!< IWDG SW */
mbed_official 381:5460fc57b6e4 3644 #define FLASH_OBR_nRST_STOP ((uint32_t)0x00000200) /*!< nRST_STOP */
mbed_official 381:5460fc57b6e4 3645 #define FLASH_OBR_nRST_STDBY ((uint32_t)0x00000400) /*!< nRST_STDBY */
mbed_official 381:5460fc57b6e4 3646 #define FLASH_OBR_nBOOT1 ((uint32_t)0x00001000) /*!< nBOOT1 */
mbed_official 381:5460fc57b6e4 3647 #define FLASH_OBR_VDDA_MONITOR ((uint32_t)0x00002000) /*!< VDDA_MONITOR */
mbed_official 381:5460fc57b6e4 3648 #define FLASH_OBR_SRAM_PE ((uint32_t)0x00004000) /*!< SRAM_PE */
mbed_official 381:5460fc57b6e4 3649
mbed_official 381:5460fc57b6e4 3650 /****************** Bit definition for FLASH_WRPR register ******************/
mbed_official 381:5460fc57b6e4 3651 #define FLASH_WRPR_WRP ((uint32_t)0xFFFFFFFF) /*!< Write Protect */
mbed_official 381:5460fc57b6e4 3652
mbed_official 381:5460fc57b6e4 3653 /*----------------------------------------------------------------------------*/
mbed_official 381:5460fc57b6e4 3654
mbed_official 381:5460fc57b6e4 3655 /****************** Bit definition for OB_RDP register **********************/
mbed_official 381:5460fc57b6e4 3656 #define OB_RDP_RDP ((uint32_t)0x000000FF) /*!< Read protection option byte */
mbed_official 381:5460fc57b6e4 3657 #define OB_RDP_nRDP ((uint32_t)0x0000FF00) /*!< Read protection complemented option byte */
mbed_official 381:5460fc57b6e4 3658
mbed_official 381:5460fc57b6e4 3659 /****************** Bit definition for OB_USER register *********************/
mbed_official 381:5460fc57b6e4 3660 #define OB_USER_USER ((uint32_t)0x00FF0000) /*!< User option byte */
mbed_official 381:5460fc57b6e4 3661 #define OB_USER_nUSER ((uint32_t)0xFF000000) /*!< User complemented option byte */
mbed_official 381:5460fc57b6e4 3662
mbed_official 381:5460fc57b6e4 3663 /****************** Bit definition for FLASH_WRP0 register ******************/
mbed_official 381:5460fc57b6e4 3664 #define OB_WRP0_WRP0 ((uint32_t)0x000000FF) /*!< Flash memory write protection option bytes */
mbed_official 381:5460fc57b6e4 3665 #define OB_WRP0_nWRP0 ((uint32_t)0x0000FF00) /*!< Flash memory write protection complemented option bytes */
mbed_official 381:5460fc57b6e4 3666
mbed_official 381:5460fc57b6e4 3667 /****************** Bit definition for FLASH_WRP1 register ******************/
mbed_official 381:5460fc57b6e4 3668 #define OB_WRP1_WRP1 ((uint32_t)0x00FF0000) /*!< Flash memory write protection option bytes */
mbed_official 381:5460fc57b6e4 3669 #define OB_WRP1_nWRP1 ((uint32_t)0xFF000000) /*!< Flash memory write protection complemented option bytes */
mbed_official 381:5460fc57b6e4 3670
mbed_official 381:5460fc57b6e4 3671 /****************** Bit definition for FLASH_WRP2 register ******************/
mbed_official 381:5460fc57b6e4 3672 #define OB_WRP2_WRP2 ((uint32_t)0x000000FF) /*!< Flash memory write protection option bytes */
mbed_official 381:5460fc57b6e4 3673 #define OB_WRP2_nWRP2 ((uint32_t)0x0000FF00) /*!< Flash memory write protection complemented option bytes */
mbed_official 381:5460fc57b6e4 3674
mbed_official 381:5460fc57b6e4 3675 /****************** Bit definition for FLASH_WRP3 register ******************/
mbed_official 381:5460fc57b6e4 3676 #define OB_WRP3_WRP3 ((uint32_t)0x00FF0000) /*!< Flash memory write protection option bytes */
mbed_official 381:5460fc57b6e4 3677 #define OB_WRP3_nWRP3 ((uint32_t)0xFF000000) /*!< Flash memory write protection complemented option bytes */
mbed_official 381:5460fc57b6e4 3678 /******************************************************************************/
mbed_official 381:5460fc57b6e4 3679 /* */
mbed_official 381:5460fc57b6e4 3680 /* General Purpose I/O (GPIO) */
mbed_official 381:5460fc57b6e4 3681 /* */
mbed_official 381:5460fc57b6e4 3682 /******************************************************************************/
mbed_official 381:5460fc57b6e4 3683 /******************* Bit definition for GPIO_MODER register *****************/
mbed_official 381:5460fc57b6e4 3684 #define GPIO_MODER_MODER0 ((uint32_t)0x00000003)
mbed_official 381:5460fc57b6e4 3685 #define GPIO_MODER_MODER0_0 ((uint32_t)0x00000001)
mbed_official 381:5460fc57b6e4 3686 #define GPIO_MODER_MODER0_1 ((uint32_t)0x00000002)
mbed_official 381:5460fc57b6e4 3687 #define GPIO_MODER_MODER1 ((uint32_t)0x0000000C)
mbed_official 381:5460fc57b6e4 3688 #define GPIO_MODER_MODER1_0 ((uint32_t)0x00000004)
mbed_official 381:5460fc57b6e4 3689 #define GPIO_MODER_MODER1_1 ((uint32_t)0x00000008)
mbed_official 381:5460fc57b6e4 3690 #define GPIO_MODER_MODER2 ((uint32_t)0x00000030)
mbed_official 381:5460fc57b6e4 3691 #define GPIO_MODER_MODER2_0 ((uint32_t)0x00000010)
mbed_official 381:5460fc57b6e4 3692 #define GPIO_MODER_MODER2_1 ((uint32_t)0x00000020)
mbed_official 381:5460fc57b6e4 3693 #define GPIO_MODER_MODER3 ((uint32_t)0x000000C0)
mbed_official 381:5460fc57b6e4 3694 #define GPIO_MODER_MODER3_0 ((uint32_t)0x00000040)
mbed_official 381:5460fc57b6e4 3695 #define GPIO_MODER_MODER3_1 ((uint32_t)0x00000080)
mbed_official 381:5460fc57b6e4 3696 #define GPIO_MODER_MODER4 ((uint32_t)0x00000300)
mbed_official 381:5460fc57b6e4 3697 #define GPIO_MODER_MODER4_0 ((uint32_t)0x00000100)
mbed_official 381:5460fc57b6e4 3698 #define GPIO_MODER_MODER4_1 ((uint32_t)0x00000200)
mbed_official 381:5460fc57b6e4 3699 #define GPIO_MODER_MODER5 ((uint32_t)0x00000C00)
mbed_official 381:5460fc57b6e4 3700 #define GPIO_MODER_MODER5_0 ((uint32_t)0x00000400)
mbed_official 381:5460fc57b6e4 3701 #define GPIO_MODER_MODER5_1 ((uint32_t)0x00000800)
mbed_official 381:5460fc57b6e4 3702 #define GPIO_MODER_MODER6 ((uint32_t)0x00003000)
mbed_official 381:5460fc57b6e4 3703 #define GPIO_MODER_MODER6_0 ((uint32_t)0x00001000)
mbed_official 381:5460fc57b6e4 3704 #define GPIO_MODER_MODER6_1 ((uint32_t)0x00002000)
mbed_official 381:5460fc57b6e4 3705 #define GPIO_MODER_MODER7 ((uint32_t)0x0000C000)
mbed_official 381:5460fc57b6e4 3706 #define GPIO_MODER_MODER7_0 ((uint32_t)0x00004000)
mbed_official 381:5460fc57b6e4 3707 #define GPIO_MODER_MODER7_1 ((uint32_t)0x00008000)
mbed_official 381:5460fc57b6e4 3708 #define GPIO_MODER_MODER8 ((uint32_t)0x00030000)
mbed_official 381:5460fc57b6e4 3709 #define GPIO_MODER_MODER8_0 ((uint32_t)0x00010000)
mbed_official 381:5460fc57b6e4 3710 #define GPIO_MODER_MODER8_1 ((uint32_t)0x00020000)
mbed_official 381:5460fc57b6e4 3711 #define GPIO_MODER_MODER9 ((uint32_t)0x000C0000)
mbed_official 381:5460fc57b6e4 3712 #define GPIO_MODER_MODER9_0 ((uint32_t)0x00040000)
mbed_official 381:5460fc57b6e4 3713 #define GPIO_MODER_MODER9_1 ((uint32_t)0x00080000)
mbed_official 381:5460fc57b6e4 3714 #define GPIO_MODER_MODER10 ((uint32_t)0x00300000)
mbed_official 381:5460fc57b6e4 3715 #define GPIO_MODER_MODER10_0 ((uint32_t)0x00100000)
mbed_official 381:5460fc57b6e4 3716 #define GPIO_MODER_MODER10_1 ((uint32_t)0x00200000)
mbed_official 381:5460fc57b6e4 3717 #define GPIO_MODER_MODER11 ((uint32_t)0x00C00000)
mbed_official 381:5460fc57b6e4 3718 #define GPIO_MODER_MODER11_0 ((uint32_t)0x00400000)
mbed_official 381:5460fc57b6e4 3719 #define GPIO_MODER_MODER11_1 ((uint32_t)0x00800000)
mbed_official 381:5460fc57b6e4 3720 #define GPIO_MODER_MODER12 ((uint32_t)0x03000000)
mbed_official 381:5460fc57b6e4 3721 #define GPIO_MODER_MODER12_0 ((uint32_t)0x01000000)
mbed_official 381:5460fc57b6e4 3722 #define GPIO_MODER_MODER12_1 ((uint32_t)0x02000000)
mbed_official 381:5460fc57b6e4 3723 #define GPIO_MODER_MODER13 ((uint32_t)0x0C000000)
mbed_official 381:5460fc57b6e4 3724 #define GPIO_MODER_MODER13_0 ((uint32_t)0x04000000)
mbed_official 381:5460fc57b6e4 3725 #define GPIO_MODER_MODER13_1 ((uint32_t)0x08000000)
mbed_official 381:5460fc57b6e4 3726 #define GPIO_MODER_MODER14 ((uint32_t)0x30000000)
mbed_official 381:5460fc57b6e4 3727 #define GPIO_MODER_MODER14_0 ((uint32_t)0x10000000)
mbed_official 381:5460fc57b6e4 3728 #define GPIO_MODER_MODER14_1 ((uint32_t)0x20000000)
mbed_official 381:5460fc57b6e4 3729 #define GPIO_MODER_MODER15 ((uint32_t)0xC0000000)
mbed_official 381:5460fc57b6e4 3730 #define GPIO_MODER_MODER15_0 ((uint32_t)0x40000000)
mbed_official 381:5460fc57b6e4 3731 #define GPIO_MODER_MODER15_1 ((uint32_t)0x80000000)
mbed_official 381:5460fc57b6e4 3732
mbed_official 381:5460fc57b6e4 3733 /****************** Bit definition for GPIO_OTYPER register *****************/
mbed_official 381:5460fc57b6e4 3734 #define GPIO_OTYPER_OT_0 ((uint32_t)0x00000001)
mbed_official 381:5460fc57b6e4 3735 #define GPIO_OTYPER_OT_1 ((uint32_t)0x00000002)
mbed_official 381:5460fc57b6e4 3736 #define GPIO_OTYPER_OT_2 ((uint32_t)0x00000004)
mbed_official 381:5460fc57b6e4 3737 #define GPIO_OTYPER_OT_3 ((uint32_t)0x00000008)
mbed_official 381:5460fc57b6e4 3738 #define GPIO_OTYPER_OT_4 ((uint32_t)0x00000010)
mbed_official 381:5460fc57b6e4 3739 #define GPIO_OTYPER_OT_5 ((uint32_t)0x00000020)
mbed_official 381:5460fc57b6e4 3740 #define GPIO_OTYPER_OT_6 ((uint32_t)0x00000040)
mbed_official 381:5460fc57b6e4 3741 #define GPIO_OTYPER_OT_7 ((uint32_t)0x00000080)
mbed_official 381:5460fc57b6e4 3742 #define GPIO_OTYPER_OT_8 ((uint32_t)0x00000100)
mbed_official 381:5460fc57b6e4 3743 #define GPIO_OTYPER_OT_9 ((uint32_t)0x00000200)
mbed_official 381:5460fc57b6e4 3744 #define GPIO_OTYPER_OT_10 ((uint32_t)0x00000400)
mbed_official 381:5460fc57b6e4 3745 #define GPIO_OTYPER_OT_11 ((uint32_t)0x00000800)
mbed_official 381:5460fc57b6e4 3746 #define GPIO_OTYPER_OT_12 ((uint32_t)0x00001000)
mbed_official 381:5460fc57b6e4 3747 #define GPIO_OTYPER_OT_13 ((uint32_t)0x00002000)
mbed_official 381:5460fc57b6e4 3748 #define GPIO_OTYPER_OT_14 ((uint32_t)0x00004000)
mbed_official 381:5460fc57b6e4 3749 #define GPIO_OTYPER_OT_15 ((uint32_t)0x00008000)
mbed_official 381:5460fc57b6e4 3750
mbed_official 381:5460fc57b6e4 3751 /**************** Bit definition for GPIO_OSPEEDR register ******************/
mbed_official 381:5460fc57b6e4 3752 #define GPIO_OSPEEDER_OSPEEDR0 ((uint32_t)0x00000003)
mbed_official 381:5460fc57b6e4 3753 #define GPIO_OSPEEDER_OSPEEDR0_0 ((uint32_t)0x00000001)
mbed_official 381:5460fc57b6e4 3754 #define GPIO_OSPEEDER_OSPEEDR0_1 ((uint32_t)0x00000002)
mbed_official 381:5460fc57b6e4 3755 #define GPIO_OSPEEDER_OSPEEDR1 ((uint32_t)0x0000000C)
mbed_official 381:5460fc57b6e4 3756 #define GPIO_OSPEEDER_OSPEEDR1_0 ((uint32_t)0x00000004)
mbed_official 381:5460fc57b6e4 3757 #define GPIO_OSPEEDER_OSPEEDR1_1 ((uint32_t)0x00000008)
mbed_official 381:5460fc57b6e4 3758 #define GPIO_OSPEEDER_OSPEEDR2 ((uint32_t)0x00000030)
mbed_official 381:5460fc57b6e4 3759 #define GPIO_OSPEEDER_OSPEEDR2_0 ((uint32_t)0x00000010)
mbed_official 381:5460fc57b6e4 3760 #define GPIO_OSPEEDER_OSPEEDR2_1 ((uint32_t)0x00000020)
mbed_official 381:5460fc57b6e4 3761 #define GPIO_OSPEEDER_OSPEEDR3 ((uint32_t)0x000000C0)
mbed_official 381:5460fc57b6e4 3762 #define GPIO_OSPEEDER_OSPEEDR3_0 ((uint32_t)0x00000040)
mbed_official 381:5460fc57b6e4 3763 #define GPIO_OSPEEDER_OSPEEDR3_1 ((uint32_t)0x00000080)
mbed_official 381:5460fc57b6e4 3764 #define GPIO_OSPEEDER_OSPEEDR4 ((uint32_t)0x00000300)
mbed_official 381:5460fc57b6e4 3765 #define GPIO_OSPEEDER_OSPEEDR4_0 ((uint32_t)0x00000100)
mbed_official 381:5460fc57b6e4 3766 #define GPIO_OSPEEDER_OSPEEDR4_1 ((uint32_t)0x00000200)
mbed_official 381:5460fc57b6e4 3767 #define GPIO_OSPEEDER_OSPEEDR5 ((uint32_t)0x00000C00)
mbed_official 381:5460fc57b6e4 3768 #define GPIO_OSPEEDER_OSPEEDR5_0 ((uint32_t)0x00000400)
mbed_official 381:5460fc57b6e4 3769 #define GPIO_OSPEEDER_OSPEEDR5_1 ((uint32_t)0x00000800)
mbed_official 381:5460fc57b6e4 3770 #define GPIO_OSPEEDER_OSPEEDR6 ((uint32_t)0x00003000)
mbed_official 381:5460fc57b6e4 3771 #define GPIO_OSPEEDER_OSPEEDR6_0 ((uint32_t)0x00001000)
mbed_official 381:5460fc57b6e4 3772 #define GPIO_OSPEEDER_OSPEEDR6_1 ((uint32_t)0x00002000)
mbed_official 381:5460fc57b6e4 3773 #define GPIO_OSPEEDER_OSPEEDR7 ((uint32_t)0x0000C000)
mbed_official 381:5460fc57b6e4 3774 #define GPIO_OSPEEDER_OSPEEDR7_0 ((uint32_t)0x00004000)
mbed_official 381:5460fc57b6e4 3775 #define GPIO_OSPEEDER_OSPEEDR7_1 ((uint32_t)0x00008000)
mbed_official 381:5460fc57b6e4 3776 #define GPIO_OSPEEDER_OSPEEDR8 ((uint32_t)0x00030000)
mbed_official 381:5460fc57b6e4 3777 #define GPIO_OSPEEDER_OSPEEDR8_0 ((uint32_t)0x00010000)
mbed_official 381:5460fc57b6e4 3778 #define GPIO_OSPEEDER_OSPEEDR8_1 ((uint32_t)0x00020000)
mbed_official 381:5460fc57b6e4 3779 #define GPIO_OSPEEDER_OSPEEDR9 ((uint32_t)0x000C0000)
mbed_official 381:5460fc57b6e4 3780 #define GPIO_OSPEEDER_OSPEEDR9_0 ((uint32_t)0x00040000)
mbed_official 381:5460fc57b6e4 3781 #define GPIO_OSPEEDER_OSPEEDR9_1 ((uint32_t)0x00080000)
mbed_official 381:5460fc57b6e4 3782 #define GPIO_OSPEEDER_OSPEEDR10 ((uint32_t)0x00300000)
mbed_official 381:5460fc57b6e4 3783 #define GPIO_OSPEEDER_OSPEEDR10_0 ((uint32_t)0x00100000)
mbed_official 381:5460fc57b6e4 3784 #define GPIO_OSPEEDER_OSPEEDR10_1 ((uint32_t)0x00200000)
mbed_official 381:5460fc57b6e4 3785 #define GPIO_OSPEEDER_OSPEEDR11 ((uint32_t)0x00C00000)
mbed_official 381:5460fc57b6e4 3786 #define GPIO_OSPEEDER_OSPEEDR11_0 ((uint32_t)0x00400000)
mbed_official 381:5460fc57b6e4 3787 #define GPIO_OSPEEDER_OSPEEDR11_1 ((uint32_t)0x00800000)
mbed_official 381:5460fc57b6e4 3788 #define GPIO_OSPEEDER_OSPEEDR12 ((uint32_t)0x03000000)
mbed_official 381:5460fc57b6e4 3789 #define GPIO_OSPEEDER_OSPEEDR12_0 ((uint32_t)0x01000000)
mbed_official 381:5460fc57b6e4 3790 #define GPIO_OSPEEDER_OSPEEDR12_1 ((uint32_t)0x02000000)
mbed_official 381:5460fc57b6e4 3791 #define GPIO_OSPEEDER_OSPEEDR13 ((uint32_t)0x0C000000)
mbed_official 381:5460fc57b6e4 3792 #define GPIO_OSPEEDER_OSPEEDR13_0 ((uint32_t)0x04000000)
mbed_official 381:5460fc57b6e4 3793 #define GPIO_OSPEEDER_OSPEEDR13_1 ((uint32_t)0x08000000)
mbed_official 381:5460fc57b6e4 3794 #define GPIO_OSPEEDER_OSPEEDR14 ((uint32_t)0x30000000)
mbed_official 381:5460fc57b6e4 3795 #define GPIO_OSPEEDER_OSPEEDR14_0 ((uint32_t)0x10000000)
mbed_official 381:5460fc57b6e4 3796 #define GPIO_OSPEEDER_OSPEEDR14_1 ((uint32_t)0x20000000)
mbed_official 381:5460fc57b6e4 3797 #define GPIO_OSPEEDER_OSPEEDR15 ((uint32_t)0xC0000000)
mbed_official 381:5460fc57b6e4 3798 #define GPIO_OSPEEDER_OSPEEDR15_0 ((uint32_t)0x40000000)
mbed_official 381:5460fc57b6e4 3799 #define GPIO_OSPEEDER_OSPEEDR15_1 ((uint32_t)0x80000000)
mbed_official 381:5460fc57b6e4 3800
mbed_official 381:5460fc57b6e4 3801 /******************* Bit definition for GPIO_PUPDR register ******************/
mbed_official 381:5460fc57b6e4 3802 #define GPIO_PUPDR_PUPDR0 ((uint32_t)0x00000003)
mbed_official 381:5460fc57b6e4 3803 #define GPIO_PUPDR_PUPDR0_0 ((uint32_t)0x00000001)
mbed_official 381:5460fc57b6e4 3804 #define GPIO_PUPDR_PUPDR0_1 ((uint32_t)0x00000002)
mbed_official 381:5460fc57b6e4 3805 #define GPIO_PUPDR_PUPDR1 ((uint32_t)0x0000000C)
mbed_official 381:5460fc57b6e4 3806 #define GPIO_PUPDR_PUPDR1_0 ((uint32_t)0x00000004)
mbed_official 381:5460fc57b6e4 3807 #define GPIO_PUPDR_PUPDR1_1 ((uint32_t)0x00000008)
mbed_official 381:5460fc57b6e4 3808 #define GPIO_PUPDR_PUPDR2 ((uint32_t)0x00000030)
mbed_official 381:5460fc57b6e4 3809 #define GPIO_PUPDR_PUPDR2_0 ((uint32_t)0x00000010)
mbed_official 381:5460fc57b6e4 3810 #define GPIO_PUPDR_PUPDR2_1 ((uint32_t)0x00000020)
mbed_official 381:5460fc57b6e4 3811 #define GPIO_PUPDR_PUPDR3 ((uint32_t)0x000000C0)
mbed_official 381:5460fc57b6e4 3812 #define GPIO_PUPDR_PUPDR3_0 ((uint32_t)0x00000040)
mbed_official 381:5460fc57b6e4 3813 #define GPIO_PUPDR_PUPDR3_1 ((uint32_t)0x00000080)
mbed_official 381:5460fc57b6e4 3814 #define GPIO_PUPDR_PUPDR4 ((uint32_t)0x00000300)
mbed_official 381:5460fc57b6e4 3815 #define GPIO_PUPDR_PUPDR4_0 ((uint32_t)0x00000100)
mbed_official 381:5460fc57b6e4 3816 #define GPIO_PUPDR_PUPDR4_1 ((uint32_t)0x00000200)
mbed_official 381:5460fc57b6e4 3817 #define GPIO_PUPDR_PUPDR5 ((uint32_t)0x00000C00)
mbed_official 381:5460fc57b6e4 3818 #define GPIO_PUPDR_PUPDR5_0 ((uint32_t)0x00000400)
mbed_official 381:5460fc57b6e4 3819 #define GPIO_PUPDR_PUPDR5_1 ((uint32_t)0x00000800)
mbed_official 381:5460fc57b6e4 3820 #define GPIO_PUPDR_PUPDR6 ((uint32_t)0x00003000)
mbed_official 381:5460fc57b6e4 3821 #define GPIO_PUPDR_PUPDR6_0 ((uint32_t)0x00001000)
mbed_official 381:5460fc57b6e4 3822 #define GPIO_PUPDR_PUPDR6_1 ((uint32_t)0x00002000)
mbed_official 381:5460fc57b6e4 3823 #define GPIO_PUPDR_PUPDR7 ((uint32_t)0x0000C000)
mbed_official 381:5460fc57b6e4 3824 #define GPIO_PUPDR_PUPDR7_0 ((uint32_t)0x00004000)
mbed_official 381:5460fc57b6e4 3825 #define GPIO_PUPDR_PUPDR7_1 ((uint32_t)0x00008000)
mbed_official 381:5460fc57b6e4 3826 #define GPIO_PUPDR_PUPDR8 ((uint32_t)0x00030000)
mbed_official 381:5460fc57b6e4 3827 #define GPIO_PUPDR_PUPDR8_0 ((uint32_t)0x00010000)
mbed_official 381:5460fc57b6e4 3828 #define GPIO_PUPDR_PUPDR8_1 ((uint32_t)0x00020000)
mbed_official 381:5460fc57b6e4 3829 #define GPIO_PUPDR_PUPDR9 ((uint32_t)0x000C0000)
mbed_official 381:5460fc57b6e4 3830 #define GPIO_PUPDR_PUPDR9_0 ((uint32_t)0x00040000)
mbed_official 381:5460fc57b6e4 3831 #define GPIO_PUPDR_PUPDR9_1 ((uint32_t)0x00080000)
mbed_official 381:5460fc57b6e4 3832 #define GPIO_PUPDR_PUPDR10 ((uint32_t)0x00300000)
mbed_official 381:5460fc57b6e4 3833 #define GPIO_PUPDR_PUPDR10_0 ((uint32_t)0x00100000)
mbed_official 381:5460fc57b6e4 3834 #define GPIO_PUPDR_PUPDR10_1 ((uint32_t)0x00200000)
mbed_official 381:5460fc57b6e4 3835 #define GPIO_PUPDR_PUPDR11 ((uint32_t)0x00C00000)
mbed_official 381:5460fc57b6e4 3836 #define GPIO_PUPDR_PUPDR11_0 ((uint32_t)0x00400000)
mbed_official 381:5460fc57b6e4 3837 #define GPIO_PUPDR_PUPDR11_1 ((uint32_t)0x00800000)
mbed_official 381:5460fc57b6e4 3838 #define GPIO_PUPDR_PUPDR12 ((uint32_t)0x03000000)
mbed_official 381:5460fc57b6e4 3839 #define GPIO_PUPDR_PUPDR12_0 ((uint32_t)0x01000000)
mbed_official 381:5460fc57b6e4 3840 #define GPIO_PUPDR_PUPDR12_1 ((uint32_t)0x02000000)
mbed_official 381:5460fc57b6e4 3841 #define GPIO_PUPDR_PUPDR13 ((uint32_t)0x0C000000)
mbed_official 381:5460fc57b6e4 3842 #define GPIO_PUPDR_PUPDR13_0 ((uint32_t)0x04000000)
mbed_official 381:5460fc57b6e4 3843 #define GPIO_PUPDR_PUPDR13_1 ((uint32_t)0x08000000)
mbed_official 381:5460fc57b6e4 3844 #define GPIO_PUPDR_PUPDR14 ((uint32_t)0x30000000)
mbed_official 381:5460fc57b6e4 3845 #define GPIO_PUPDR_PUPDR14_0 ((uint32_t)0x10000000)
mbed_official 381:5460fc57b6e4 3846 #define GPIO_PUPDR_PUPDR14_1 ((uint32_t)0x20000000)
mbed_official 381:5460fc57b6e4 3847 #define GPIO_PUPDR_PUPDR15 ((uint32_t)0xC0000000)
mbed_official 381:5460fc57b6e4 3848 #define GPIO_PUPDR_PUPDR15_0 ((uint32_t)0x40000000)
mbed_official 381:5460fc57b6e4 3849 #define GPIO_PUPDR_PUPDR15_1 ((uint32_t)0x80000000)
mbed_official 381:5460fc57b6e4 3850
mbed_official 381:5460fc57b6e4 3851 /******************* Bit definition for GPIO_IDR register *******************/
mbed_official 381:5460fc57b6e4 3852 #define GPIO_IDR_0 ((uint32_t)0x00000001)
mbed_official 381:5460fc57b6e4 3853 #define GPIO_IDR_1 ((uint32_t)0x00000002)
mbed_official 381:5460fc57b6e4 3854 #define GPIO_IDR_2 ((uint32_t)0x00000004)
mbed_official 381:5460fc57b6e4 3855 #define GPIO_IDR_3 ((uint32_t)0x00000008)
mbed_official 381:5460fc57b6e4 3856 #define GPIO_IDR_4 ((uint32_t)0x00000010)
mbed_official 381:5460fc57b6e4 3857 #define GPIO_IDR_5 ((uint32_t)0x00000020)
mbed_official 381:5460fc57b6e4 3858 #define GPIO_IDR_6 ((uint32_t)0x00000040)
mbed_official 381:5460fc57b6e4 3859 #define GPIO_IDR_7 ((uint32_t)0x00000080)
mbed_official 381:5460fc57b6e4 3860 #define GPIO_IDR_8 ((uint32_t)0x00000100)
mbed_official 381:5460fc57b6e4 3861 #define GPIO_IDR_9 ((uint32_t)0x00000200)
mbed_official 381:5460fc57b6e4 3862 #define GPIO_IDR_10 ((uint32_t)0x00000400)
mbed_official 381:5460fc57b6e4 3863 #define GPIO_IDR_11 ((uint32_t)0x00000800)
mbed_official 381:5460fc57b6e4 3864 #define GPIO_IDR_12 ((uint32_t)0x00001000)
mbed_official 381:5460fc57b6e4 3865 #define GPIO_IDR_13 ((uint32_t)0x00002000)
mbed_official 381:5460fc57b6e4 3866 #define GPIO_IDR_14 ((uint32_t)0x00004000)
mbed_official 381:5460fc57b6e4 3867 #define GPIO_IDR_15 ((uint32_t)0x00008000)
mbed_official 381:5460fc57b6e4 3868
mbed_official 381:5460fc57b6e4 3869 /****************** Bit definition for GPIO_ODR register ********************/
mbed_official 381:5460fc57b6e4 3870 #define GPIO_ODR_0 ((uint32_t)0x00000001)
mbed_official 381:5460fc57b6e4 3871 #define GPIO_ODR_1 ((uint32_t)0x00000002)
mbed_official 381:5460fc57b6e4 3872 #define GPIO_ODR_2 ((uint32_t)0x00000004)
mbed_official 381:5460fc57b6e4 3873 #define GPIO_ODR_3 ((uint32_t)0x00000008)
mbed_official 381:5460fc57b6e4 3874 #define GPIO_ODR_4 ((uint32_t)0x00000010)
mbed_official 381:5460fc57b6e4 3875 #define GPIO_ODR_5 ((uint32_t)0x00000020)
mbed_official 381:5460fc57b6e4 3876 #define GPIO_ODR_6 ((uint32_t)0x00000040)
mbed_official 381:5460fc57b6e4 3877 #define GPIO_ODR_7 ((uint32_t)0x00000080)
mbed_official 381:5460fc57b6e4 3878 #define GPIO_ODR_8 ((uint32_t)0x00000100)
mbed_official 381:5460fc57b6e4 3879 #define GPIO_ODR_9 ((uint32_t)0x00000200)
mbed_official 381:5460fc57b6e4 3880 #define GPIO_ODR_10 ((uint32_t)0x00000400)
mbed_official 381:5460fc57b6e4 3881 #define GPIO_ODR_11 ((uint32_t)0x00000800)
mbed_official 381:5460fc57b6e4 3882 #define GPIO_ODR_12 ((uint32_t)0x00001000)
mbed_official 381:5460fc57b6e4 3883 #define GPIO_ODR_13 ((uint32_t)0x00002000)
mbed_official 381:5460fc57b6e4 3884 #define GPIO_ODR_14 ((uint32_t)0x00004000)
mbed_official 381:5460fc57b6e4 3885 #define GPIO_ODR_15 ((uint32_t)0x00008000)
mbed_official 381:5460fc57b6e4 3886
mbed_official 381:5460fc57b6e4 3887 /****************** Bit definition for GPIO_BSRR register ********************/
mbed_official 381:5460fc57b6e4 3888 #define GPIO_BSRR_BS_0 ((uint32_t)0x00000001)
mbed_official 381:5460fc57b6e4 3889 #define GPIO_BSRR_BS_1 ((uint32_t)0x00000002)
mbed_official 381:5460fc57b6e4 3890 #define GPIO_BSRR_BS_2 ((uint32_t)0x00000004)
mbed_official 381:5460fc57b6e4 3891 #define GPIO_BSRR_BS_3 ((uint32_t)0x00000008)
mbed_official 381:5460fc57b6e4 3892 #define GPIO_BSRR_BS_4 ((uint32_t)0x00000010)
mbed_official 381:5460fc57b6e4 3893 #define GPIO_BSRR_BS_5 ((uint32_t)0x00000020)
mbed_official 381:5460fc57b6e4 3894 #define GPIO_BSRR_BS_6 ((uint32_t)0x00000040)
mbed_official 381:5460fc57b6e4 3895 #define GPIO_BSRR_BS_7 ((uint32_t)0x00000080)
mbed_official 381:5460fc57b6e4 3896 #define GPIO_BSRR_BS_8 ((uint32_t)0x00000100)
mbed_official 381:5460fc57b6e4 3897 #define GPIO_BSRR_BS_9 ((uint32_t)0x00000200)
mbed_official 381:5460fc57b6e4 3898 #define GPIO_BSRR_BS_10 ((uint32_t)0x00000400)
mbed_official 381:5460fc57b6e4 3899 #define GPIO_BSRR_BS_11 ((uint32_t)0x00000800)
mbed_official 381:5460fc57b6e4 3900 #define GPIO_BSRR_BS_12 ((uint32_t)0x00001000)
mbed_official 381:5460fc57b6e4 3901 #define GPIO_BSRR_BS_13 ((uint32_t)0x00002000)
mbed_official 381:5460fc57b6e4 3902 #define GPIO_BSRR_BS_14 ((uint32_t)0x00004000)
mbed_official 381:5460fc57b6e4 3903 #define GPIO_BSRR_BS_15 ((uint32_t)0x00008000)
mbed_official 381:5460fc57b6e4 3904 #define GPIO_BSRR_BR_0 ((uint32_t)0x00010000)
mbed_official 381:5460fc57b6e4 3905 #define GPIO_BSRR_BR_1 ((uint32_t)0x00020000)
mbed_official 381:5460fc57b6e4 3906 #define GPIO_BSRR_BR_2 ((uint32_t)0x00040000)
mbed_official 381:5460fc57b6e4 3907 #define GPIO_BSRR_BR_3 ((uint32_t)0x00080000)
mbed_official 381:5460fc57b6e4 3908 #define GPIO_BSRR_BR_4 ((uint32_t)0x00100000)
mbed_official 381:5460fc57b6e4 3909 #define GPIO_BSRR_BR_5 ((uint32_t)0x00200000)
mbed_official 381:5460fc57b6e4 3910 #define GPIO_BSRR_BR_6 ((uint32_t)0x00400000)
mbed_official 381:5460fc57b6e4 3911 #define GPIO_BSRR_BR_7 ((uint32_t)0x00800000)
mbed_official 381:5460fc57b6e4 3912 #define GPIO_BSRR_BR_8 ((uint32_t)0x01000000)
mbed_official 381:5460fc57b6e4 3913 #define GPIO_BSRR_BR_9 ((uint32_t)0x02000000)
mbed_official 381:5460fc57b6e4 3914 #define GPIO_BSRR_BR_10 ((uint32_t)0x04000000)
mbed_official 381:5460fc57b6e4 3915 #define GPIO_BSRR_BR_11 ((uint32_t)0x08000000)
mbed_official 381:5460fc57b6e4 3916 #define GPIO_BSRR_BR_12 ((uint32_t)0x10000000)
mbed_official 381:5460fc57b6e4 3917 #define GPIO_BSRR_BR_13 ((uint32_t)0x20000000)
mbed_official 381:5460fc57b6e4 3918 #define GPIO_BSRR_BR_14 ((uint32_t)0x40000000)
mbed_official 381:5460fc57b6e4 3919 #define GPIO_BSRR_BR_15 ((uint32_t)0x80000000)
mbed_official 381:5460fc57b6e4 3920
mbed_official 381:5460fc57b6e4 3921 /****************** Bit definition for GPIO_LCKR register ********************/
mbed_official 381:5460fc57b6e4 3922 #define GPIO_LCKR_LCK0 ((uint32_t)0x00000001)
mbed_official 381:5460fc57b6e4 3923 #define GPIO_LCKR_LCK1 ((uint32_t)0x00000002)
mbed_official 381:5460fc57b6e4 3924 #define GPIO_LCKR_LCK2 ((uint32_t)0x00000004)
mbed_official 381:5460fc57b6e4 3925 #define GPIO_LCKR_LCK3 ((uint32_t)0x00000008)
mbed_official 381:5460fc57b6e4 3926 #define GPIO_LCKR_LCK4 ((uint32_t)0x00000010)
mbed_official 381:5460fc57b6e4 3927 #define GPIO_LCKR_LCK5 ((uint32_t)0x00000020)
mbed_official 381:5460fc57b6e4 3928 #define GPIO_LCKR_LCK6 ((uint32_t)0x00000040)
mbed_official 381:5460fc57b6e4 3929 #define GPIO_LCKR_LCK7 ((uint32_t)0x00000080)
mbed_official 381:5460fc57b6e4 3930 #define GPIO_LCKR_LCK8 ((uint32_t)0x00000100)
mbed_official 381:5460fc57b6e4 3931 #define GPIO_LCKR_LCK9 ((uint32_t)0x00000200)
mbed_official 381:5460fc57b6e4 3932 #define GPIO_LCKR_LCK10 ((uint32_t)0x00000400)
mbed_official 381:5460fc57b6e4 3933 #define GPIO_LCKR_LCK11 ((uint32_t)0x00000800)
mbed_official 381:5460fc57b6e4 3934 #define GPIO_LCKR_LCK12 ((uint32_t)0x00001000)
mbed_official 381:5460fc57b6e4 3935 #define GPIO_LCKR_LCK13 ((uint32_t)0x00002000)
mbed_official 381:5460fc57b6e4 3936 #define GPIO_LCKR_LCK14 ((uint32_t)0x00004000)
mbed_official 381:5460fc57b6e4 3937 #define GPIO_LCKR_LCK15 ((uint32_t)0x00008000)
mbed_official 381:5460fc57b6e4 3938 #define GPIO_LCKR_LCKK ((uint32_t)0x00010000)
mbed_official 381:5460fc57b6e4 3939
mbed_official 381:5460fc57b6e4 3940 /****************** Bit definition for GPIO_AFRL register ********************/
mbed_official 381:5460fc57b6e4 3941 #define GPIO_AFRL_AFRL0 ((uint32_t)0x0000000F)
mbed_official 381:5460fc57b6e4 3942 #define GPIO_AFRL_AFRL1 ((uint32_t)0x000000F0)
mbed_official 381:5460fc57b6e4 3943 #define GPIO_AFRL_AFRL2 ((uint32_t)0x00000F00)
mbed_official 381:5460fc57b6e4 3944 #define GPIO_AFRL_AFRL3 ((uint32_t)0x0000F000)
mbed_official 381:5460fc57b6e4 3945 #define GPIO_AFRL_AFRL4 ((uint32_t)0x000F0000)
mbed_official 381:5460fc57b6e4 3946 #define GPIO_AFRL_AFRL5 ((uint32_t)0x00F00000)
mbed_official 381:5460fc57b6e4 3947 #define GPIO_AFRL_AFRL6 ((uint32_t)0x0F000000)
mbed_official 381:5460fc57b6e4 3948 #define GPIO_AFRL_AFRL7 ((uint32_t)0xF0000000)
mbed_official 381:5460fc57b6e4 3949
mbed_official 381:5460fc57b6e4 3950 /****************** Bit definition for GPIO_AFRH register ********************/
mbed_official 381:5460fc57b6e4 3951 #define GPIO_AFRH_AFRH0 ((uint32_t)0x0000000F)
mbed_official 381:5460fc57b6e4 3952 #define GPIO_AFRH_AFRH1 ((uint32_t)0x000000F0)
mbed_official 381:5460fc57b6e4 3953 #define GPIO_AFRH_AFRH2 ((uint32_t)0x00000F00)
mbed_official 381:5460fc57b6e4 3954 #define GPIO_AFRH_AFRH3 ((uint32_t)0x0000F000)
mbed_official 381:5460fc57b6e4 3955 #define GPIO_AFRH_AFRH4 ((uint32_t)0x000F0000)
mbed_official 381:5460fc57b6e4 3956 #define GPIO_AFRH_AFRH5 ((uint32_t)0x00F00000)
mbed_official 381:5460fc57b6e4 3957 #define GPIO_AFRH_AFRH6 ((uint32_t)0x0F000000)
mbed_official 381:5460fc57b6e4 3958 #define GPIO_AFRH_AFRH7 ((uint32_t)0xF0000000)
mbed_official 381:5460fc57b6e4 3959
mbed_official 381:5460fc57b6e4 3960 /****************** Bit definition for GPIO_BRR register *********************/
mbed_official 381:5460fc57b6e4 3961 #define GPIO_BRR_BR_0 ((uint32_t)0x00000001)
mbed_official 381:5460fc57b6e4 3962 #define GPIO_BRR_BR_1 ((uint32_t)0x00000002)
mbed_official 381:5460fc57b6e4 3963 #define GPIO_BRR_BR_2 ((uint32_t)0x00000004)
mbed_official 381:5460fc57b6e4 3964 #define GPIO_BRR_BR_3 ((uint32_t)0x00000008)
mbed_official 381:5460fc57b6e4 3965 #define GPIO_BRR_BR_4 ((uint32_t)0x00000010)
mbed_official 381:5460fc57b6e4 3966 #define GPIO_BRR_BR_5 ((uint32_t)0x00000020)
mbed_official 381:5460fc57b6e4 3967 #define GPIO_BRR_BR_6 ((uint32_t)0x00000040)
mbed_official 381:5460fc57b6e4 3968 #define GPIO_BRR_BR_7 ((uint32_t)0x00000080)
mbed_official 381:5460fc57b6e4 3969 #define GPIO_BRR_BR_8 ((uint32_t)0x00000100)
mbed_official 381:5460fc57b6e4 3970 #define GPIO_BRR_BR_9 ((uint32_t)0x00000200)
mbed_official 381:5460fc57b6e4 3971 #define GPIO_BRR_BR_10 ((uint32_t)0x00000400)
mbed_official 381:5460fc57b6e4 3972 #define GPIO_BRR_BR_11 ((uint32_t)0x00000800)
mbed_official 381:5460fc57b6e4 3973 #define GPIO_BRR_BR_12 ((uint32_t)0x00001000)
mbed_official 381:5460fc57b6e4 3974 #define GPIO_BRR_BR_13 ((uint32_t)0x00002000)
mbed_official 381:5460fc57b6e4 3975 #define GPIO_BRR_BR_14 ((uint32_t)0x00004000)
mbed_official 381:5460fc57b6e4 3976 #define GPIO_BRR_BR_15 ((uint32_t)0x00008000)
mbed_official 381:5460fc57b6e4 3977
mbed_official 381:5460fc57b6e4 3978 /******************************************************************************/
mbed_official 381:5460fc57b6e4 3979 /* */
mbed_official 381:5460fc57b6e4 3980 /* High Resolution Timer (HRTIM) */
mbed_official 381:5460fc57b6e4 3981 /* */
mbed_official 381:5460fc57b6e4 3982 /******************************************************************************/
mbed_official 381:5460fc57b6e4 3983 /******************** Master Timer control register ***************************/
mbed_official 381:5460fc57b6e4 3984 #define HRTIM_MCR_CK_PSC ((uint32_t)0x00000007) /*!< Prescaler mask */
mbed_official 381:5460fc57b6e4 3985 #define HRTIM_MCR_CK_PSC_0 ((uint32_t)0x00000001) /*!< Prescaler bit 0 */
mbed_official 381:5460fc57b6e4 3986 #define HRTIM_MCR_CK_PSC_1 ((uint32_t)0x00000002) /*!< Prescaler bit 1 */
mbed_official 381:5460fc57b6e4 3987 #define HRTIM_MCR_CK_PSC_2 ((uint32_t)0x00000004) /*!< Prescaler bit 2 */
mbed_official 381:5460fc57b6e4 3988
mbed_official 381:5460fc57b6e4 3989 #define HRTIM_MCR_CONT ((uint32_t)0x00000008) /*!< Continuous mode */
mbed_official 381:5460fc57b6e4 3990 #define HRTIM_MCR_RETRIG ((uint32_t)0x00000010) /*!< Rettrigreable mode */
mbed_official 381:5460fc57b6e4 3991 #define HRTIM_MCR_HALF ((uint32_t)0x00000020) /*!< Half mode */
mbed_official 381:5460fc57b6e4 3992
mbed_official 381:5460fc57b6e4 3993 #define HRTIM_MCR_SYNC_IN ((uint32_t)0x00000300) /*!< Synchronization input master */
mbed_official 381:5460fc57b6e4 3994 #define HRTIM_MCR_SYNC_IN_0 ((uint32_t)0x00000100) /*!< Synchronization input bit 0 */
mbed_official 381:5460fc57b6e4 3995 #define HRTIM_MCR_SYNC_IN_1 ((uint32_t)0x00000200) /*!< Synchronization input bit 1 */
mbed_official 381:5460fc57b6e4 3996 #define HRTIM_MCR_SYNCRSTM ((uint32_t)0x00000400) /*!< Synchronization reset master */
mbed_official 381:5460fc57b6e4 3997 #define HRTIM_MCR_SYNCSTRTM ((uint32_t)0x00000800) /*!< Synchronization start master */
mbed_official 381:5460fc57b6e4 3998 #define HRTIM_MCR_SYNC_OUT ((uint32_t)0x00003000) /*!< Synchronization output master */
mbed_official 381:5460fc57b6e4 3999 #define HRTIM_MCR_SYNC_OUT_0 ((uint32_t)0x00001000) /*!< Synchronization output bit 0 */
mbed_official 381:5460fc57b6e4 4000 #define HRTIM_MCR_SYNC_OUT_1 ((uint32_t)0x00002000) /*!< Synchronization output bit 1 */
mbed_official 381:5460fc57b6e4 4001 #define HRTIM_MCR_SYNC_SRC ((uint32_t)0x0000C000) /*!< Synchronization source */
mbed_official 381:5460fc57b6e4 4002 #define HRTIM_MCR_SYNC_SRC_0 ((uint32_t)0x00004000) /*!< Synchronization source bit 0 */
mbed_official 381:5460fc57b6e4 4003 #define HRTIM_MCR_SYNC_SRC_1 ((uint32_t)0x00008000) /*!< Synchronization source bit 1 */
mbed_official 381:5460fc57b6e4 4004
mbed_official 381:5460fc57b6e4 4005 #define HRTIM_MCR_MCEN ((uint32_t)0x00010000) /*!< Master counter enable */
mbed_official 381:5460fc57b6e4 4006 #define HRTIM_MCR_TACEN ((uint32_t)0x00020000) /*!< Timer A counter enable */
mbed_official 381:5460fc57b6e4 4007 #define HRTIM_MCR_TBCEN ((uint32_t)0x00040000) /*!< Timer B counter enable */
mbed_official 381:5460fc57b6e4 4008 #define HRTIM_MCR_TCCEN ((uint32_t)0x00080000) /*!< Timer C counter enable */
mbed_official 381:5460fc57b6e4 4009 #define HRTIM_MCR_TDCEN ((uint32_t)0x00100000) /*!< Timer D counter enable */
mbed_official 381:5460fc57b6e4 4010 #define HRTIM_MCR_TECEN ((uint32_t)0x00200000) /*!< Timer E counter enable */
mbed_official 381:5460fc57b6e4 4011
mbed_official 381:5460fc57b6e4 4012 #define HRTIM_MCR_DACSYNC ((uint32_t)0x06000000) /*!< DAC sychronization mask */
mbed_official 381:5460fc57b6e4 4013 #define HRTIM_MCR_DACSYNC_0 ((uint32_t)0x02000000) /*!< DAC sychronization bit 0 */
mbed_official 381:5460fc57b6e4 4014 #define HRTIM_MCR_DACSYNC_1 ((uint32_t)0x04000000) /*!< DAC sychronization bit 1 */
mbed_official 381:5460fc57b6e4 4015
mbed_official 381:5460fc57b6e4 4016 #define HRTIM_MCR_PREEN ((uint32_t)0x08000000) /*!< Master preload enable */
mbed_official 381:5460fc57b6e4 4017 #define HRTIM_MCR_MREPU ((uint32_t)0x20000000) /*!< Master repetition update */
mbed_official 381:5460fc57b6e4 4018
mbed_official 381:5460fc57b6e4 4019 #define HRTIM_MCR_BRSTDMA ((uint32_t)0xC0000000) /*!< Burst DMA update */
mbed_official 381:5460fc57b6e4 4020 #define HRTIM_MCR_BRSTDMA_0 ((uint32_t)0x40000000) /*!< Burst DMA update bit 0*/
mbed_official 381:5460fc57b6e4 4021 #define HRTIM_MCR_BRSTDMA_1 ((uint32_t)0x80000000) /*!< Burst DMA update bit 1 */
mbed_official 381:5460fc57b6e4 4022
mbed_official 381:5460fc57b6e4 4023 /******************** Master Timer Interrupt status register ******************/
mbed_official 381:5460fc57b6e4 4024 #define HRTIM_MISR_MCMP1 ((uint32_t)0x00000001) /*!< Master compare 1 interrupt flag */
mbed_official 381:5460fc57b6e4 4025 #define HRTIM_MISR_MCMP2 ((uint32_t)0x00000002) /*!< Master compare 2 interrupt flag */
mbed_official 381:5460fc57b6e4 4026 #define HRTIM_MISR_MCMP3 ((uint32_t)0x00000004) /*!< Master compare 3 interrupt flag */
mbed_official 381:5460fc57b6e4 4027 #define HRTIM_MISR_MCMP4 ((uint32_t)0x00000008) /*!< Master compare 4 interrupt flag */
mbed_official 381:5460fc57b6e4 4028 #define HRTIM_MISR_MREP ((uint32_t)0x00000010) /*!< Master Repetition interrupt flag */
mbed_official 381:5460fc57b6e4 4029 #define HRTIM_MISR_SYNC ((uint32_t)0x00000020) /*!< Synchronization input interrupt flag */
mbed_official 381:5460fc57b6e4 4030 #define HRTIM_MISR_MUPD ((uint32_t)0x00000040) /*!< Master update interrupt flag */
mbed_official 381:5460fc57b6e4 4031
mbed_official 381:5460fc57b6e4 4032 /******************** Master Timer Interrupt clear register *******************/
mbed_official 381:5460fc57b6e4 4033 #define HRTIM_MICR_MCMP1 ((uint32_t)0x00000001) /*!< Master compare 1 interrupt flag clear */
mbed_official 381:5460fc57b6e4 4034 #define HRTIM_MICR_MCMP2 ((uint32_t)0x00000002) /*!< Master compare 2 interrupt flag clear */
mbed_official 381:5460fc57b6e4 4035 #define HRTIM_MICR_MCMP3 ((uint32_t)0x00000004) /*!< Master compare 3 interrupt flag clear */
mbed_official 381:5460fc57b6e4 4036 #define HRTIM_MICR_MCMP4 ((uint32_t)0x00000008) /*!< Master compare 4 interrupt flag clear */
mbed_official 381:5460fc57b6e4 4037 #define HRTIM_MICR_MREP ((uint32_t)0x00000010) /*!< Master Repetition interrupt flag clear */
mbed_official 381:5460fc57b6e4 4038 #define HRTIM_MICR_SYNC ((uint32_t)0x00000020) /*!< Synchronization input interrupt flag clear */
mbed_official 381:5460fc57b6e4 4039 #define HRTIM_MICR_MUPD ((uint32_t)0x00000040) /*!< Master update interrupt flag clear */
mbed_official 381:5460fc57b6e4 4040
mbed_official 381:5460fc57b6e4 4041 /******************** Master Timer DMA/Interrupt enable register **************/
mbed_official 381:5460fc57b6e4 4042 #define HRTIM_MDIER_MCMP1IE ((uint32_t)0x00000001) /*!< Master compare 1 interrupt enable */
mbed_official 381:5460fc57b6e4 4043 #define HRTIM_MDIER_MCMP2IE ((uint32_t)0x00000002) /*!< Master compare 2 interrupt enable */
mbed_official 381:5460fc57b6e4 4044 #define HRTIM_MDIER_MCMP3IE ((uint32_t)0x00000004) /*!< Master compare 3 interrupt enable */
mbed_official 381:5460fc57b6e4 4045 #define HRTIM_MDIER_MCMP4IE ((uint32_t)0x00000008) /*!< Master compare 4 interrupt enable */
mbed_official 381:5460fc57b6e4 4046 #define HRTIM_MDIER_MREPIE ((uint32_t)0x00000010) /*!< Master Repetition interrupt enable */
mbed_official 381:5460fc57b6e4 4047 #define HRTIM_MDIER_SYNCIE ((uint32_t)0x00000020) /*!< Synchronization input interrupt enable */
mbed_official 381:5460fc57b6e4 4048 #define HRTIM_MDIER_MUPDIE ((uint32_t)0x00000040) /*!< Master update interrupt enable */
mbed_official 381:5460fc57b6e4 4049
mbed_official 381:5460fc57b6e4 4050 #define HRTIM_MDIER_MCMP1DE ((uint32_t)0x00010000) /*!< Master compare 1 DMA enable */
mbed_official 381:5460fc57b6e4 4051 #define HRTIM_MDIER_MCMP2DE ((uint32_t)0x00020000) /*!< Master compare 2 DMA enable */
mbed_official 381:5460fc57b6e4 4052 #define HRTIM_MDIER_MCMP3DE ((uint32_t)0x00040000) /*!< Master compare 3 DMA enable */
mbed_official 381:5460fc57b6e4 4053 #define HRTIM_MDIER_MCMP4DE ((uint32_t)0x00080000) /*!< Master compare 4 DMA enable */
mbed_official 381:5460fc57b6e4 4054 #define HRTIM_MDIER_MREPDE ((uint32_t)0x00100000) /*!< Master Repetition DMA enable */
mbed_official 381:5460fc57b6e4 4055 #define HRTIM_MDIER_SYNCDE ((uint32_t)0x00200000) /*!< Synchronization input DMA enable */
mbed_official 381:5460fc57b6e4 4056 #define HRTIM_MDIER_MUPDDE ((uint32_t)0x00400000) /*!< Master update DMA enable */
mbed_official 381:5460fc57b6e4 4057
mbed_official 381:5460fc57b6e4 4058 /******************* Bit definition for HRTIM_MCNTR register ****************/
mbed_official 381:5460fc57b6e4 4059 #define HRTIM_MCNTR_MCNTR ((uint32_t)0xFFFFFFFF) /*!<Counter Value */
mbed_official 381:5460fc57b6e4 4060
mbed_official 381:5460fc57b6e4 4061 /******************* Bit definition for HRTIM_MPER register *****************/
mbed_official 381:5460fc57b6e4 4062 #define HRTIM_MPER_MPER ((uint32_t)0xFFFFFFFF) /*!< Period Value */
mbed_official 381:5460fc57b6e4 4063
mbed_official 381:5460fc57b6e4 4064 /******************* Bit definition for HRTIM_MREP register *****************/
mbed_official 381:5460fc57b6e4 4065 #define HRTIM_MREP_MREP ((uint32_t)0xFFFFFFFF) /*!<Repetition Value */
mbed_official 381:5460fc57b6e4 4066
mbed_official 381:5460fc57b6e4 4067 /******************* Bit definition for HRTIM_MCMP1R register *****************/
mbed_official 381:5460fc57b6e4 4068 #define HRTIM_MCMP1R_MCMP1R ((uint32_t)0xFFFFFFFF) /*!<Compare Value */
mbed_official 381:5460fc57b6e4 4069
mbed_official 381:5460fc57b6e4 4070 /******************* Bit definition for HRTIM_MCMP2R register *****************/
mbed_official 381:5460fc57b6e4 4071 #define HRTIM_MCMP1R_MCMP2R ((uint32_t)0xFFFFFFFF) /*!<Compare Value */
mbed_official 381:5460fc57b6e4 4072
mbed_official 381:5460fc57b6e4 4073 /******************* Bit definition for HRTIM_MCMP3R register *****************/
mbed_official 381:5460fc57b6e4 4074 #define HRTIM_MCMP1R_MCMP3R ((uint32_t)0xFFFFFFFF) /*!<Compare Value */
mbed_official 381:5460fc57b6e4 4075
mbed_official 381:5460fc57b6e4 4076 /******************* Bit definition for HRTIM_MCMP4R register *****************/
mbed_official 381:5460fc57b6e4 4077 #define HRTIM_MCMP1R_MCMP4R ((uint32_t)0xFFFFFFFF) /*!<Compare Value */
mbed_official 381:5460fc57b6e4 4078
mbed_official 381:5460fc57b6e4 4079 /******************** Slave control register **********************************/
mbed_official 381:5460fc57b6e4 4080 #define HRTIM_TIMCR_CK_PSC ((uint32_t)0x00000007) /*!< Slave prescaler mask*/
mbed_official 381:5460fc57b6e4 4081 #define HRTIM_TIMCR_CK_PSC_0 ((uint32_t)0x00000001) /*!< prescaler bit 0 */
mbed_official 381:5460fc57b6e4 4082 #define HRTIM_TIMCR_CK_PSC_1 ((uint32_t)0x00000002) /*!< prescaler bit 1 */
mbed_official 381:5460fc57b6e4 4083 #define HRTIM_TIMCR_CK_PSC_2 ((uint32_t)0x00000004) /*!< prescaler bit 2 */
mbed_official 381:5460fc57b6e4 4084
mbed_official 381:5460fc57b6e4 4085 #define HRTIM_TIMCR_CONT ((uint32_t)0x00000008) /*!< Slave continuous mode */
mbed_official 381:5460fc57b6e4 4086 #define HRTIM_TIMCR_RETRIG ((uint32_t)0x00000010) /*!< Slave Retrigreable mode */
mbed_official 381:5460fc57b6e4 4087 #define HRTIM_TIMCR_HALF ((uint32_t)0x00000020) /*!< Slave Half mode */
mbed_official 381:5460fc57b6e4 4088 #define HRTIM_TIMCR_PSHPLL ((uint32_t)0x00000040) /*!< Slave push-pull mode */
mbed_official 381:5460fc57b6e4 4089
mbed_official 381:5460fc57b6e4 4090 #define HRTIM_TIMCR_SYNCRST ((uint32_t)0x00000400) /*!< Slave synchronization resets */
mbed_official 381:5460fc57b6e4 4091 #define HRTIM_TIMCR_SYNCSTRT ((uint32_t)0x00000800) /*!< Slave synchronization starts */
mbed_official 381:5460fc57b6e4 4092
mbed_official 381:5460fc57b6e4 4093 #define HRTIM_TIMCR_DELCMP2 ((uint32_t)0x00003000) /*!< Slave delayed compartor 2 mode mask */
mbed_official 381:5460fc57b6e4 4094 #define HRTIM_TIMCR_DELCMP2_0 ((uint32_t)0x00001000) /*!< Slave delayed compartor 2 bit 0 */
mbed_official 381:5460fc57b6e4 4095 #define HRTIM_TIMCR_DELCMP2_1 ((uint32_t)0x00002000) /*!< Slave delayed compartor 2 bit 1 */
mbed_official 381:5460fc57b6e4 4096 #define HRTIM_TIMCR_DELCMP4 ((uint32_t)0x0000C000) /*!< Slave delayed compartor 4 mode mask */
mbed_official 381:5460fc57b6e4 4097 #define HRTIM_TIMCR_DELCMP4_0 ((uint32_t)0x00004000) /*!< Slave delayed compartor 4 bit 0 */
mbed_official 381:5460fc57b6e4 4098 #define HRTIM_TIMCR_DELCMP4_1 ((uint32_t)0x00008000) /*!< Slave delayed compartor 4 bit 1 */
mbed_official 381:5460fc57b6e4 4099
mbed_official 381:5460fc57b6e4 4100 #define HRTIM_TIMCR_TREPU ((uint32_t)0x00020000) /*!< Slave repetition update */
mbed_official 381:5460fc57b6e4 4101 #define HRTIM_TIMCR_TRSTU ((uint32_t)0x00040000) /*!< Slave reset update */
mbed_official 381:5460fc57b6e4 4102 #define HRTIM_TIMCR_TAU ((uint32_t)0x00080000) /*!< Slave Timer A update reserved for TIM A */
mbed_official 381:5460fc57b6e4 4103 #define HRTIM_TIMCR_TBU ((uint32_t)0x00100000) /*!< Slave Timer B update reserved for TIM B */
mbed_official 381:5460fc57b6e4 4104 #define HRTIM_TIMCR_TCU ((uint32_t)0x00200000) /*!< Slave Timer C update reserved for TIM C */
mbed_official 381:5460fc57b6e4 4105 #define HRTIM_TIMCR_TDU ((uint32_t)0x00400000) /*!< Slave Timer D update reserved for TIM D */
mbed_official 381:5460fc57b6e4 4106 #define HRTIM_TIMCR_TEU ((uint32_t)0x00800000) /*!< Slave Timer E update reserved for TIM E */
mbed_official 381:5460fc57b6e4 4107 #define HRTIM_TIMCR_MSTU ((uint32_t)0x01000000) /*!< Master Update */
mbed_official 381:5460fc57b6e4 4108
mbed_official 381:5460fc57b6e4 4109 #define HRTIM_TIMCR_DACSYNC ((uint32_t)0x06000000) /*!< DAC sychronization mask */
mbed_official 381:5460fc57b6e4 4110 #define HRTIM_TIMCR_DACSYNC_0 ((uint32_t)0x02000000) /*!< DAC sychronization bit 0 */
mbed_official 381:5460fc57b6e4 4111 #define HRTIM_TIMCR_DACSYNC_1 ((uint32_t)0x04000000) /*!< DAC sychronization bit 1 */
mbed_official 381:5460fc57b6e4 4112 #define HRTIM_TIMCR_PREEN ((uint32_t)0x08000000) /*!< Slave preload enable */
mbed_official 381:5460fc57b6e4 4113
mbed_official 381:5460fc57b6e4 4114 #define HRTIM_TIMCR_UPDGAT ((uint32_t)0xF0000000) /*!< Slave update gating mask */
mbed_official 381:5460fc57b6e4 4115 #define HRTIM_TIMCR_UPDGAT_0 ((uint32_t)0x10000000) /*!< Update gating bit 0 */
mbed_official 381:5460fc57b6e4 4116 #define HRTIM_TIMCR_UPDGAT_1 ((uint32_t)0x20000000) /*!< Update gating bit 1 */
mbed_official 381:5460fc57b6e4 4117 #define HRTIM_TIMCR_UPDGAT_2 ((uint32_t)0x40000000) /*!< Update gating bit 2 */
mbed_official 381:5460fc57b6e4 4118 #define HRTIM_TIMCR_UPDGAT_3 ((uint32_t)0x80000000) /*!< Update gating bit 3 */
mbed_official 381:5460fc57b6e4 4119
mbed_official 381:5460fc57b6e4 4120 /******************** Slave Interrupt status register **************************/
mbed_official 381:5460fc57b6e4 4121 #define HRTIM_TIMISR_CMP1 ((uint32_t)0x00000001) /*!< Slave compare 1 interrupt flag */
mbed_official 381:5460fc57b6e4 4122 #define HRTIM_TIMISR_CMP2 ((uint32_t)0x00000002) /*!< Slave compare 2 interrupt flag */
mbed_official 381:5460fc57b6e4 4123 #define HRTIM_TIMISR_CMP3 ((uint32_t)0x00000004) /*!< Slave compare 3 interrupt flag */
mbed_official 381:5460fc57b6e4 4124 #define HRTIM_TIMISR_CMP4 ((uint32_t)0x00000008) /*!< Slave compare 4 interrupt flag */
mbed_official 381:5460fc57b6e4 4125 #define HRTIM_TIMISR_REP ((uint32_t)0x00000010) /*!< Slave repetition interrupt flag */
mbed_official 381:5460fc57b6e4 4126 #define HRTIM_TIMISR_UPD ((uint32_t)0x00000040) /*!< Slave update interrupt flag */
mbed_official 381:5460fc57b6e4 4127 #define HRTIM_TIMISR_CPT1 ((uint32_t)0x00000080) /*!< Slave capture 1 interrupt flag */
mbed_official 381:5460fc57b6e4 4128 #define HRTIM_TIMISR_CPT2 ((uint32_t)0x00000100) /*!< Slave capture 2 interrupt flag */
mbed_official 381:5460fc57b6e4 4129 #define HRTIM_TIMISR_SET1 ((uint32_t)0x00000200) /*!< Slave output 1 set interrupt flag */
mbed_official 381:5460fc57b6e4 4130 #define HRTIM_TIMISR_RST1 ((uint32_t)0x00000400) /*!< Slave output 1 reset interrupt flag */
mbed_official 381:5460fc57b6e4 4131 #define HRTIM_TIMISR_SET2 ((uint32_t)0x00000800) /*!< Slave output 2 set interrupt flag */
mbed_official 381:5460fc57b6e4 4132 #define HRTIM_TIMISR_RST2 ((uint32_t)0x00001000) /*!< Slave output 2 reset interrupt flag */
mbed_official 381:5460fc57b6e4 4133 #define HRTIM_TIMISR_RST ((uint32_t)0x00002000) /*!< Slave reset interrupt flag */
mbed_official 381:5460fc57b6e4 4134 #define HRTIM_TIMISR_DLYPRT ((uint32_t)0x00004000) /*!< Slave output 1 delay protection interrupt flag */
mbed_official 381:5460fc57b6e4 4135 #define HRTIM_TIMISR_CPPSTAT ((uint32_t)0x00010000) /*!< Slave current push-pull flag */
mbed_official 381:5460fc57b6e4 4136 #define HRTIM_TIMISR_IPPSTAT ((uint32_t)0x00020000) /*!< Slave idle push-pull flag */
mbed_official 381:5460fc57b6e4 4137 #define HRTIM_TIMISR_O1STAT ((uint32_t)0x00040000) /*!< Slave output 1 state flag */
mbed_official 381:5460fc57b6e4 4138 #define HRTIM_TIMISR_O2STAT ((uint32_t)0x00080000) /*!< Slave output 2 state flag */
mbed_official 381:5460fc57b6e4 4139 #define HRTIM_TIMISR_O1CPY ((uint32_t)0x00100000) /*!< Slave output 1 copy flag */
mbed_official 381:5460fc57b6e4 4140 #define HRTIM_TIMISR_O2CPY ((uint32_t)0x00200000) /*!< Slave output 2 copy flag */
mbed_official 381:5460fc57b6e4 4141
mbed_official 381:5460fc57b6e4 4142 /******************** Slave Interrupt clear register **************************/
mbed_official 381:5460fc57b6e4 4143 #define HRTIM_TIMICR_CMP1C ((uint32_t)0x00000001) /*!< Slave compare 1 clear flag */
mbed_official 381:5460fc57b6e4 4144 #define HRTIM_TIMICR_CMP2C ((uint32_t)0x00000002) /*!< Slave compare 2 clear flag */
mbed_official 381:5460fc57b6e4 4145 #define HRTIM_TIMICR_CMP3C ((uint32_t)0x00000004) /*!< Slave compare 3 clear flag */
mbed_official 381:5460fc57b6e4 4146 #define HRTIM_TIMICR_CMP4C ((uint32_t)0x00000008) /*!< Slave compare 4 clear flag */
mbed_official 381:5460fc57b6e4 4147 #define HRTIM_TIMICR_REPC ((uint32_t)0x00000010) /*!< Slave repetition clear flag */
mbed_official 381:5460fc57b6e4 4148 #define HRTIM_TIMICR_UPDC ((uint32_t)0x00000040) /*!< Slave update clear flag */
mbed_official 381:5460fc57b6e4 4149 #define HRTIM_TIMICR_CPT1C ((uint32_t)0x00000080) /*!< Slave capture 1 clear flag */
mbed_official 381:5460fc57b6e4 4150 #define HRTIM_TIMICR_CPT2C ((uint32_t)0x00000100) /*!< Slave capture 2 clear flag */
mbed_official 381:5460fc57b6e4 4151 #define HRTIM_TIMICR_SET1C ((uint32_t)0x00000200) /*!< Slave output 1 set clear flag */
mbed_official 381:5460fc57b6e4 4152 #define HRTIM_TIMICR_RST1C ((uint32_t)0x00000400) /*!< Slave output 1 reset clear flag */
mbed_official 381:5460fc57b6e4 4153 #define HRTIM_TIMICR_SET2C ((uint32_t)0x00000800) /*!< Slave output 2 set clear flag */
mbed_official 381:5460fc57b6e4 4154 #define HRTIM_TIMICR_RST2C ((uint32_t)0x00001000) /*!< Slave output 2 reset clear flag */
mbed_official 381:5460fc57b6e4 4155 #define HRTIM_TIMICR_RSTC ((uint32_t)0x00002000) /*!< Slave reset clear flag */
mbed_official 381:5460fc57b6e4 4156 #define HRTIM_TIMICR_DLYPRT1C ((uint32_t)0x00004000) /*!< Slave output 1 delay protection clear flag */
mbed_official 381:5460fc57b6e4 4157 #define HRTIM_TIMICR_DLYPRT2C ((uint32_t)0x00008000) /*!< Slave output 2 delay protection clear flag */
mbed_official 381:5460fc57b6e4 4158
mbed_official 381:5460fc57b6e4 4159 /******************** Slave DMA/Interrupt enable register *********************/
mbed_official 381:5460fc57b6e4 4160 #define HRTIM_TIMDIER_CMP1IE ((uint32_t)0x00000001) /*!< Slave compare 1 interrupt enable */
mbed_official 381:5460fc57b6e4 4161 #define HRTIM_TIMDIER_CMP2IE ((uint32_t)0x00000002) /*!< Slave compare 2 interrupt enable */
mbed_official 381:5460fc57b6e4 4162 #define HRTIM_TIMDIER_CMP3IE ((uint32_t)0x00000004) /*!< Slave compare 3 interrupt enable */
mbed_official 381:5460fc57b6e4 4163 #define HRTIM_TIMDIER_CMP4IE ((uint32_t)0x00000008) /*!< Slave compare 4 interrupt enable */
mbed_official 381:5460fc57b6e4 4164 #define HRTIM_TIMDIER_REPIE ((uint32_t)0x00000010) /*!< Slave repetition interrupt enable */
mbed_official 381:5460fc57b6e4 4165 #define HRTIM_TIMDIER_UPDIE ((uint32_t)0x00000040) /*!< Slave update interrupt enable */
mbed_official 381:5460fc57b6e4 4166 #define HRTIM_TIMDIER_CPT1IE ((uint32_t)0x00000080) /*!< Slave capture 1 interrupt enable */
mbed_official 381:5460fc57b6e4 4167 #define HRTIM_TIMDIER_CPT2IE ((uint32_t)0x00000100) /*!< Slave capture 2 interrupt enable */
mbed_official 381:5460fc57b6e4 4168 #define HRTIM_TIMDIER_SET1IE ((uint32_t)0x00000200) /*!< Slave output 1 set interrupt enable */
mbed_official 381:5460fc57b6e4 4169 #define HRTIM_TIMDIER_RST1IE ((uint32_t)0x00000400) /*!< Slave output 1 reset interrupt enable */
mbed_official 381:5460fc57b6e4 4170 #define HRTIM_TIMDIER_SET2IE ((uint32_t)0x00000800) /*!< Slave output 2 set interrupt enable */
mbed_official 381:5460fc57b6e4 4171 #define HRTIM_TIMDIER_RST2IE ((uint32_t)0x00001000) /*!< Slave output 2 reset interrupt enable */
mbed_official 381:5460fc57b6e4 4172 #define HRTIM_TIMDIER_RSTIE ((uint32_t)0x00002000) /*!< Slave reset interrupt enable */
mbed_official 381:5460fc57b6e4 4173 #define HRTIM_TIMDIER_DLYPRTIE ((uint32_t)0x00004000) /*!< Slave delay protection interrupt enable */
mbed_official 381:5460fc57b6e4 4174
mbed_official 381:5460fc57b6e4 4175 #define HRTIM_TIMDIER_CMP1DE ((uint32_t)0x00010000) /*!< Slave compare 1 request enable */
mbed_official 381:5460fc57b6e4 4176 #define HRTIM_TIMDIER_CMP2DE ((uint32_t)0x00020000) /*!< Slave compare 2 request enable */
mbed_official 381:5460fc57b6e4 4177 #define HRTIM_TIMDIER_CMP3DE ((uint32_t)0x00040000) /*!< Slave compare 3 request enable */
mbed_official 381:5460fc57b6e4 4178 #define HRTIM_TIMDIER_CMP4DE ((uint32_t)0x00080000) /*!< Slave compare 4 request enable */
mbed_official 381:5460fc57b6e4 4179 #define HRTIM_TIMDIER_REPDE ((uint32_t)0x00100000) /*!< Slave repetition request enable */
mbed_official 381:5460fc57b6e4 4180 #define HRTIM_TIMDIER_UPDDE ((uint32_t)0x00400000) /*!< Slave update request enable */
mbed_official 381:5460fc57b6e4 4181 #define HRTIM_TIMDIER_CPT1DE ((uint32_t)0x00800000) /*!< Slave capture 1 request enable */
mbed_official 381:5460fc57b6e4 4182 #define HRTIM_TIMDIER_CPT2DE ((uint32_t)0x01000000) /*!< Slave capture 2 request enable */
mbed_official 381:5460fc57b6e4 4183 #define HRTIM_TIMDIER_SET1DE ((uint32_t)0x02000000) /*!< Slave output 1 set request enable */
mbed_official 381:5460fc57b6e4 4184 #define HRTIM_TIMDIER_RST1DE ((uint32_t)0x04000000) /*!< Slave output 1 reset request enable */
mbed_official 381:5460fc57b6e4 4185 #define HRTIM_TIMDIER_SET2DE ((uint32_t)0x08000000) /*!< Slave output 2 set request enable */
mbed_official 381:5460fc57b6e4 4186 #define HRTIM_TIMDIER_RST2DE ((uint32_t)0x10000000) /*!< Slave output 2 reset request enable */
mbed_official 381:5460fc57b6e4 4187 #define HRTIM_TIMDIER_RSTDE ((uint32_t)0x20000000) /*!< Slave reset request enable */
mbed_official 381:5460fc57b6e4 4188 #define HRTIM_TIMDIER_DLYPRTDE ((uint32_t)0x40000000) /*!< Slavedelay protection request enable */
mbed_official 381:5460fc57b6e4 4189
mbed_official 381:5460fc57b6e4 4190 /****************** Bit definition for HRTIM_CNTR register ****************/
mbed_official 381:5460fc57b6e4 4191 #define HRTIM_CNTR_CNTR ((uint32_t)0xFFFFFFFF) /*!< Counter Value */
mbed_official 381:5460fc57b6e4 4192
mbed_official 381:5460fc57b6e4 4193 /******************* Bit definition for HRTIM_PER register *****************/
mbed_official 381:5460fc57b6e4 4194 #define HRTIM_PER_PER ((uint32_t)0xFFFFFFFF) /*!< Period Value */
mbed_official 381:5460fc57b6e4 4195
mbed_official 381:5460fc57b6e4 4196 /******************* Bit definition for HRTIM_REP register *****************/
mbed_official 381:5460fc57b6e4 4197 #define HRTIM_REP_REP ((uint32_t)0xFFFFFFFF) /*!< Repetition Value */
mbed_official 381:5460fc57b6e4 4198
mbed_official 381:5460fc57b6e4 4199 /******************* Bit definition for HRTIM_CMP1R register *****************/
mbed_official 381:5460fc57b6e4 4200 #define HRTIM_CMP1R_CMP1R ((uint32_t)0xFFFFFFFF) /*!< Compare Value */
mbed_official 381:5460fc57b6e4 4201
mbed_official 381:5460fc57b6e4 4202 /******************* Bit definition for HRTIM_CMP1CR register *****************/
mbed_official 381:5460fc57b6e4 4203 #define HRTIM_CMP1CR_CMP1CR ((uint32_t)0xFFFFFFFF) /*!< Compare Value */
mbed_official 381:5460fc57b6e4 4204
mbed_official 381:5460fc57b6e4 4205 /******************* Bit definition for HRTIM_CMP2R register *****************/
mbed_official 381:5460fc57b6e4 4206 #define HRTIM_CMP2R_CMP2R ((uint32_t)0xFFFFFFFF) /*!< Compare Value */
mbed_official 381:5460fc57b6e4 4207
mbed_official 381:5460fc57b6e4 4208 /******************* Bit definition for HRTIM_CMP3R register *****************/
mbed_official 381:5460fc57b6e4 4209 #define HRTIM_CMP3R_CMP3R ((uint32_t)0xFFFFFFFF) /*!< Compare Value */
mbed_official 381:5460fc57b6e4 4210
mbed_official 381:5460fc57b6e4 4211 /******************* Bit definition for HRTIM_CMP4R register *****************/
mbed_official 381:5460fc57b6e4 4212 #define HRTIM_CMP4R_CMP4R ((uint32_t)0xFFFFFFFF) /*!< Compare Value */
mbed_official 381:5460fc57b6e4 4213
mbed_official 381:5460fc57b6e4 4214 /******************* Bit definition for HRTIM_CPT1R register ****************/
mbed_official 381:5460fc57b6e4 4215 #define HRTIM_CPT1R_CPT1R ((uint32_t)0xFFFFFFFF) /*!< Capture Value */
mbed_official 381:5460fc57b6e4 4216
mbed_official 381:5460fc57b6e4 4217 /******************* Bit definition for HRTIM_CPT2R register ****************/
mbed_official 381:5460fc57b6e4 4218 #define HRTIM_CPT2R_CPT2R ((uint32_t)0xFFFFFFFF) /*!< Capture Value */
mbed_official 381:5460fc57b6e4 4219
mbed_official 381:5460fc57b6e4 4220 /******************** Bit definition for Slave Deadtime register **************/
mbed_official 381:5460fc57b6e4 4221 #define HRTIM_DTR_DTR ((uint32_t)0x000001FF) /*!< Dead time rising value */
mbed_official 381:5460fc57b6e4 4222 #define HRTIM_DTR_DTR_0 ((uint32_t)0x00000001) /*!< Dead time rising bit 0 */
mbed_official 381:5460fc57b6e4 4223 #define HRTIM_DTR_DTR_1 ((uint32_t)0x00000002) /*!< Dead time rising bit 1 */
mbed_official 381:5460fc57b6e4 4224 #define HRTIM_DTR_DTR_2 ((uint32_t)0x00000004) /*!< Dead time rising bit 2 */
mbed_official 381:5460fc57b6e4 4225 #define HRTIM_DTR_DTR_3 ((uint32_t)0x00000008) /*!< Dead time rising bit 3 */
mbed_official 381:5460fc57b6e4 4226 #define HRTIM_DTR_DTR_4 ((uint32_t)0x00000010) /*!< Dead time rising bit 4 */
mbed_official 381:5460fc57b6e4 4227 #define HRTIM_DTR_DTR_5 ((uint32_t)0x00000020) /*!< Dead time rising bit 5 */
mbed_official 381:5460fc57b6e4 4228 #define HRTIM_DTR_DTR_6 ((uint32_t)0x00000040) /*!< Dead time rising bit 6 */
mbed_official 381:5460fc57b6e4 4229 #define HRTIM_DTR_DTR_7 ((uint32_t)0x00000080) /*!< Dead time rising bit 7 */
mbed_official 381:5460fc57b6e4 4230 #define HRTIM_DTR_DTR_8 ((uint32_t)0x00000100) /*!< Dead time rising bit 8 */
mbed_official 381:5460fc57b6e4 4231 #define HRTIM_DTR_SDTR ((uint32_t)0x00000200) /*!< Sign dead time rising value */
mbed_official 381:5460fc57b6e4 4232 #define HRTIM_DTR_DTPRSC ((uint32_t)0x00001C00) /*!< Dead time prescaler */
mbed_official 381:5460fc57b6e4 4233 #define HRTIM_DTR_DTPRSC_0 ((uint32_t)0x00000400) /*!< Dead time prescaler bit 0 */
mbed_official 381:5460fc57b6e4 4234 #define HRTIM_DTR_DTPRSC_1 ((uint32_t)0x00000800) /*!< Dead time prescaler bit 1 */
mbed_official 381:5460fc57b6e4 4235 #define HRTIM_DTR_DTPRSC_2 ((uint32_t)0x00001000) /*!< Dead time prescaler bit 2 */
mbed_official 381:5460fc57b6e4 4236 #define HRTIM_DTR_DTRSLK ((uint32_t)0x00004000) /*!< Dead time rising sign lock */
mbed_official 381:5460fc57b6e4 4237 #define HRTIM_DTR_DTRLK ((uint32_t)0x00008000) /*!< Dead time rising lock */
mbed_official 381:5460fc57b6e4 4238 #define HRTIM_DTR_DTF ((uint32_t)0x01FF0000) /*!< Dead time falling value */
mbed_official 381:5460fc57b6e4 4239 #define HRTIM_DTR_DTF_0 ((uint32_t)0x00010000) /*!< Dead time falling bit 0 */
mbed_official 381:5460fc57b6e4 4240 #define HRTIM_DTR_DTF_1 ((uint32_t)0x00020000) /*!< Dead time falling bit 1 */
mbed_official 381:5460fc57b6e4 4241 #define HRTIM_DTR_DTF_2 ((uint32_t)0x00040000) /*!< Dead time falling bit 2 */
mbed_official 381:5460fc57b6e4 4242 #define HRTIM_DTR_DTF_3 ((uint32_t)0x00080000) /*!< Dead time falling bit 3 */
mbed_official 381:5460fc57b6e4 4243 #define HRTIM_DTR_DTF_4 ((uint32_t)0x00100000) /*!< Dead time falling bit 4 */
mbed_official 381:5460fc57b6e4 4244 #define HRTIM_DTR_DTF_5 ((uint32_t)0x00200000) /*!< Dead time falling bit 5 */
mbed_official 381:5460fc57b6e4 4245 #define HRTIM_DTR_DTF_6 ((uint32_t)0x00400000) /*!< Dead time falling bit 6 */
mbed_official 381:5460fc57b6e4 4246 #define HRTIM_DTR_DTF_7 ((uint32_t)0x00800000) /*!< Dead time falling bit 7 */
mbed_official 381:5460fc57b6e4 4247 #define HRTIM_DTR_DTF_8 ((uint32_t)0x01000000) /*!< Dead time falling bit 8 */
mbed_official 381:5460fc57b6e4 4248 #define HRTIM_DTR_SDTF ((uint32_t)0x02000000) /*!< Sign dead time falling value */
mbed_official 381:5460fc57b6e4 4249 #define HRTIM_DTR_DTFSLK ((uint32_t)0x40000000) /*!< Dead time falling sign lock */
mbed_official 381:5460fc57b6e4 4250 #define HRTIM_DTR_DTFLK ((uint32_t)0x80000000) /*!< Dead time falling lock */
mbed_official 381:5460fc57b6e4 4251
mbed_official 381:5460fc57b6e4 4252 /**** Bit definition for Slave Output 1 set register **************************/
mbed_official 381:5460fc57b6e4 4253 #define HRTIM_SET1R_SST ((uint32_t)0x00000001) /*!< software set trigger */
mbed_official 381:5460fc57b6e4 4254 #define HRTIM_SET1R_RESYNC ((uint32_t)0x00000002) /*!< Timer A resynchronization */
mbed_official 381:5460fc57b6e4 4255 #define HRTIM_SET1R_PER ((uint32_t)0x00000004) /*!< Timer A period */
mbed_official 381:5460fc57b6e4 4256 #define HRTIM_SET1R_CMP1 ((uint32_t)0x00000008) /*!< Timer A compare 1 */
mbed_official 381:5460fc57b6e4 4257 #define HRTIM_SET1R_CMP2 ((uint32_t)0x00000010) /*!< Timer A compare 2 */
mbed_official 381:5460fc57b6e4 4258 #define HRTIM_SET1R_CMP3 ((uint32_t)0x00000020) /*!< Timer A compare 3 */
mbed_official 381:5460fc57b6e4 4259 #define HRTIM_SET1R_CMP4 ((uint32_t)0x00000040) /*!< Timer A compare 4 */
mbed_official 381:5460fc57b6e4 4260
mbed_official 381:5460fc57b6e4 4261 #define HRTIM_SET1R_MSTPER ((uint32_t)0x00000080) /*!< Master period */
mbed_official 381:5460fc57b6e4 4262 #define HRTIM_SET1R_MSTCMP1 ((uint32_t)0x00000100) /*!< Master compare 1 */
mbed_official 381:5460fc57b6e4 4263 #define HRTIM_SET1R_MSTCMP2 ((uint32_t)0x00000200) /*!< Master compare 2 */
mbed_official 381:5460fc57b6e4 4264 #define HRTIM_SET1R_MSTCMP3 ((uint32_t)0x00000400) /*!< Master compare 3 */
mbed_official 381:5460fc57b6e4 4265 #define HRTIM_SET1R_MSTCMP4 ((uint32_t)0x00000800) /*!< Master compare 4 */
mbed_official 381:5460fc57b6e4 4266
mbed_official 381:5460fc57b6e4 4267 #define HRTIM_SET1R_TIMEVNT1 ((uint32_t)0x00001000) /*!< Timer event 1 */
mbed_official 381:5460fc57b6e4 4268 #define HRTIM_SET1R_TIMEVNT2 ((uint32_t)0x00002000) /*!< Timer event 2 */
mbed_official 381:5460fc57b6e4 4269 #define HRTIM_SET1R_TIMEVNT3 ((uint32_t)0x00004000) /*!< Timer event 3 */
mbed_official 381:5460fc57b6e4 4270 #define HRTIM_SET1R_TIMEVNT4 ((uint32_t)0x00008000) /*!< Timer event 4 */
mbed_official 381:5460fc57b6e4 4271 #define HRTIM_SET1R_TIMEVNT5 ((uint32_t)0x00010000) /*!< Timer event 5 */
mbed_official 381:5460fc57b6e4 4272 #define HRTIM_SET1R_TIMEVNT6 ((uint32_t)0x00020000) /*!< Timer event 6 */
mbed_official 381:5460fc57b6e4 4273 #define HRTIM_SET1R_TIMEVNT7 ((uint32_t)0x00040000) /*!< Timer event 7 */
mbed_official 381:5460fc57b6e4 4274 #define HRTIM_SET1R_TIMEVNT8 ((uint32_t)0x00080000) /*!< Timer event 8 */
mbed_official 381:5460fc57b6e4 4275 #define HRTIM_SET1R_TIMEVNT9 ((uint32_t)0x00100000) /*!< Timer event 9 */
mbed_official 381:5460fc57b6e4 4276
mbed_official 381:5460fc57b6e4 4277 #define HRTIM_SET1R_EXTVNT1 ((uint32_t)0x00200000) /*!< External event 1 */
mbed_official 381:5460fc57b6e4 4278 #define HRTIM_SET1R_EXTVNT2 ((uint32_t)0x00400000) /*!< External event 2 */
mbed_official 381:5460fc57b6e4 4279 #define HRTIM_SET1R_EXTVNT3 ((uint32_t)0x00800000) /*!< External event 3 */
mbed_official 381:5460fc57b6e4 4280 #define HRTIM_SET1R_EXTVNT4 ((uint32_t)0x01000000) /*!< External event 4 */
mbed_official 381:5460fc57b6e4 4281 #define HRTIM_SET1R_EXTVNT5 ((uint32_t)0x02000000) /*!< External event 5 */
mbed_official 381:5460fc57b6e4 4282 #define HRTIM_SET1R_EXTVNT6 ((uint32_t)0x04000000) /*!< External event 6 */
mbed_official 381:5460fc57b6e4 4283 #define HRTIM_SET1R_EXTVNT7 ((uint32_t)0x08000000) /*!< External event 7 */
mbed_official 381:5460fc57b6e4 4284 #define HRTIM_SET1R_EXTVNT8 ((uint32_t)0x10000000) /*!< External event 8 */
mbed_official 381:5460fc57b6e4 4285 #define HRTIM_SET1R_EXTVNT9 ((uint32_t)0x20000000) /*!< External event 9 */
mbed_official 381:5460fc57b6e4 4286 #define HRTIM_SET1R_EXTVNT10 ((uint32_t)0x40000000) /*!< External event 10 */
mbed_official 381:5460fc57b6e4 4287
mbed_official 381:5460fc57b6e4 4288 #define HRTIM_SET1R_UPDATE ((uint32_t)0x80000000) /*!< Register update (transfer preload to active) */
mbed_official 381:5460fc57b6e4 4289
mbed_official 381:5460fc57b6e4 4290 /**** Bit definition for Slave Output 1 reset register ************************/
mbed_official 381:5460fc57b6e4 4291 #define HRTIM_RST1R_SRT ((uint32_t)0x00000001) /*!< software reset trigger */
mbed_official 381:5460fc57b6e4 4292 #define HRTIM_RST1R_RESYNC ((uint32_t)0x00000002) /*!< Timer A resynchronization */
mbed_official 381:5460fc57b6e4 4293 #define HRTIM_RST1R_PER ((uint32_t)0x00000004) /*!< Timer A period */
mbed_official 381:5460fc57b6e4 4294 #define HRTIM_RST1R_CMP1 ((uint32_t)0x00000008) /*!< Timer A compare 1 */
mbed_official 381:5460fc57b6e4 4295 #define HRTIM_RST1R_CMP2 ((uint32_t)0x00000010) /*!< Timer A compare 2 */
mbed_official 381:5460fc57b6e4 4296 #define HRTIM_RST1R_CMP3 ((uint32_t)0x00000020) /*!< Timer A compare 3 */
mbed_official 381:5460fc57b6e4 4297 #define HRTIM_RST1R_CMP4 ((uint32_t)0x00000040) /*!< Timer A compare 4 */
mbed_official 381:5460fc57b6e4 4298
mbed_official 381:5460fc57b6e4 4299 #define HRTIM_RST1R_MSTPER ((uint32_t)0x00000080) /*!< Master period */
mbed_official 381:5460fc57b6e4 4300 #define HRTIM_RST1R_MSTCMP1 ((uint32_t)0x00000100) /*!< Master compare 1 */
mbed_official 381:5460fc57b6e4 4301 #define HRTIM_RST1R_MSTCMP2 ((uint32_t)0x00000200) /*!< Master compare 2 */
mbed_official 381:5460fc57b6e4 4302 #define HRTIM_RST1R_MSTCMP3 ((uint32_t)0x00000400) /*!< Master compare 3 */
mbed_official 381:5460fc57b6e4 4303 #define HRTIM_RST1R_MSTCMP4 ((uint32_t)0x00000800) /*!< Master compare 4 */
mbed_official 381:5460fc57b6e4 4304
mbed_official 381:5460fc57b6e4 4305 #define HRTIM_RST1R_TIMEVNT1 ((uint32_t)0x00001000) /*!< Timer event 1 */
mbed_official 381:5460fc57b6e4 4306 #define HRTIM_RST1R_TIMEVNT2 ((uint32_t)0x00002000) /*!< Timer event 2 */
mbed_official 381:5460fc57b6e4 4307 #define HRTIM_RST1R_TIMEVNT3 ((uint32_t)0x00004000) /*!< Timer event 3 */
mbed_official 381:5460fc57b6e4 4308 #define HRTIM_RST1R_TIMEVNT4 ((uint32_t)0x00008000) /*!< Timer event 4 */
mbed_official 381:5460fc57b6e4 4309 #define HRTIM_RST1R_TIMEVNT5 ((uint32_t)0x00010000) /*!< Timer event 5 */
mbed_official 381:5460fc57b6e4 4310 #define HRTIM_RST1R_TIMEVNT6 ((uint32_t)0x00020000) /*!< Timer event 6 */
mbed_official 381:5460fc57b6e4 4311 #define HRTIM_RST1R_TIMEVNT7 ((uint32_t)0x00040000) /*!< Timer event 7 */
mbed_official 381:5460fc57b6e4 4312 #define HRTIM_RST1R_TIMEVNT8 ((uint32_t)0x00080000) /*!< Timer event 8 */
mbed_official 381:5460fc57b6e4 4313 #define HRTIM_RST1R_TIMEVNT9 ((uint32_t)0x00100000) /*!< Timer event 9 */
mbed_official 381:5460fc57b6e4 4314
mbed_official 381:5460fc57b6e4 4315 #define HRTIM_RST1R_EXTVNT1 ((uint32_t)0x00200000) /*!< External event 1 */
mbed_official 381:5460fc57b6e4 4316 #define HRTIM_RST1R_EXTVNT2 ((uint32_t)0x00400000) /*!< External event 2 */
mbed_official 381:5460fc57b6e4 4317 #define HRTIM_RST1R_EXTVNT3 ((uint32_t)0x00800000) /*!< External event 3 */
mbed_official 381:5460fc57b6e4 4318 #define HRTIM_RST1R_EXTVNT4 ((uint32_t)0x01000000) /*!< External event 4 */
mbed_official 381:5460fc57b6e4 4319 #define HRTIM_RST1R_EXTVNT5 ((uint32_t)0x02000000) /*!< External event 5 */
mbed_official 381:5460fc57b6e4 4320 #define HRTIM_RST1R_EXTVNT6 ((uint32_t)0x04000000) /*!< External event 6 */
mbed_official 381:5460fc57b6e4 4321 #define HRTIM_RST1R_EXTVNT7 ((uint32_t)0x08000000) /*!< External event 7 */
mbed_official 381:5460fc57b6e4 4322 #define HRTIM_RST1R_EXTVNT8 ((uint32_t)0x10000000) /*!< External event 8 */
mbed_official 381:5460fc57b6e4 4323 #define HRTIM_RST1R_EXTVNT9 ((uint32_t)0x20000000) /*!< External event 9 */
mbed_official 381:5460fc57b6e4 4324 #define HRTIM_RST1R_EXTVNT10 ((uint32_t)0x40000000) /*!< External event 10 */
mbed_official 381:5460fc57b6e4 4325
mbed_official 381:5460fc57b6e4 4326 #define HRTIM_RST1R_UPDATE ((uint32_t)0x80000000) /*!< Register update (transfer preload to active) */
mbed_official 381:5460fc57b6e4 4327
mbed_official 381:5460fc57b6e4 4328
mbed_official 381:5460fc57b6e4 4329 /**** Bit definition for Slave Output 2 set register **************************/
mbed_official 381:5460fc57b6e4 4330 #define HRTIM_SET2R_SST ((uint32_t)0x00000001) /*!< software set trigger */
mbed_official 381:5460fc57b6e4 4331 #define HRTIM_SET2R_RESYNC ((uint32_t)0x00000002) /*!< Timer A resynchronization */
mbed_official 381:5460fc57b6e4 4332 #define HRTIM_SET2R_PER ((uint32_t)0x00000004) /*!< Timer A period */
mbed_official 381:5460fc57b6e4 4333 #define HRTIM_SET2R_CMP1 ((uint32_t)0x00000008) /*!< Timer A compare 1 */
mbed_official 381:5460fc57b6e4 4334 #define HRTIM_SET2R_CMP2 ((uint32_t)0x00000010) /*!< Timer A compare 2 */
mbed_official 381:5460fc57b6e4 4335 #define HRTIM_SET2R_CMP3 ((uint32_t)0x00000020) /*!< Timer A compare 3 */
mbed_official 381:5460fc57b6e4 4336 #define HRTIM_SET2R_CMP4 ((uint32_t)0x00000040) /*!< Timer A compare 4 */
mbed_official 381:5460fc57b6e4 4337
mbed_official 381:5460fc57b6e4 4338 #define HRTIM_SET2R_MSTPER ((uint32_t)0x00000080) /*!< Master period */
mbed_official 381:5460fc57b6e4 4339 #define HRTIM_SET2R_MSTCMP1 ((uint32_t)0x00000100) /*!< Master compare 1 */
mbed_official 381:5460fc57b6e4 4340 #define HRTIM_SET2R_MSTCMP2 ((uint32_t)0x00000200) /*!< Master compare 2 */
mbed_official 381:5460fc57b6e4 4341 #define HRTIM_SET2R_MSTCMP3 ((uint32_t)0x00000400) /*!< Master compare 3 */
mbed_official 381:5460fc57b6e4 4342 #define HRTIM_SET2R_MSTCMP4 ((uint32_t)0x00000800) /*!< Master compare 4 */
mbed_official 381:5460fc57b6e4 4343
mbed_official 381:5460fc57b6e4 4344 #define HRTIM_SET2R_TIMEVNT1 ((uint32_t)0x00001000) /*!< Timer event 1 */
mbed_official 381:5460fc57b6e4 4345 #define HRTIM_SET2R_TIMEVNT2 ((uint32_t)0x00002000) /*!< Timer event 2 */
mbed_official 381:5460fc57b6e4 4346 #define HRTIM_SET2R_TIMEVNT3 ((uint32_t)0x00004000) /*!< Timer event 3 */
mbed_official 381:5460fc57b6e4 4347 #define HRTIM_SET2R_TIMEVNT4 ((uint32_t)0x00008000) /*!< Timer event 4 */
mbed_official 381:5460fc57b6e4 4348 #define HRTIM_SET2R_TIMEVNT5 ((uint32_t)0x00010000) /*!< Timer event 5 */
mbed_official 381:5460fc57b6e4 4349 #define HRTIM_SET2R_TIMEVNT6 ((uint32_t)0x00020000) /*!< Timer event 6 */
mbed_official 381:5460fc57b6e4 4350 #define HRTIM_SET2R_TIMEVNT7 ((uint32_t)0x00040000) /*!< Timer event 7 */
mbed_official 381:5460fc57b6e4 4351 #define HRTIM_SET2R_TIMEVNT8 ((uint32_t)0x00080000) /*!< Timer event 8 */
mbed_official 381:5460fc57b6e4 4352 #define HRTIM_SET2R_TIMEVNT9 ((uint32_t)0x00100000) /*!< Timer event 9 */
mbed_official 381:5460fc57b6e4 4353
mbed_official 381:5460fc57b6e4 4354 #define HRTIM_SET2R_EXTVNT1 ((uint32_t)0x00200000) /*!< External event 1 */
mbed_official 381:5460fc57b6e4 4355 #define HRTIM_SET2R_EXTVNT2 ((uint32_t)0x00400000) /*!< External event 2 */
mbed_official 381:5460fc57b6e4 4356 #define HRTIM_SET2R_EXTVNT3 ((uint32_t)0x00800000) /*!< External event 3 */
mbed_official 381:5460fc57b6e4 4357 #define HRTIM_SET2R_EXTVNT4 ((uint32_t)0x01000000) /*!< External event 4 */
mbed_official 381:5460fc57b6e4 4358 #define HRTIM_SET2R_EXTVNT5 ((uint32_t)0x02000000) /*!< External event 5 */
mbed_official 381:5460fc57b6e4 4359 #define HRTIM_SET2R_EXTVNT6 ((uint32_t)0x04000000) /*!< External event 6 */
mbed_official 381:5460fc57b6e4 4360 #define HRTIM_SET2R_EXTVNT7 ((uint32_t)0x08000000) /*!< External event 7 */
mbed_official 381:5460fc57b6e4 4361 #define HRTIM_SET2R_EXTVNT8 ((uint32_t)0x10000000) /*!< External event 8 */
mbed_official 381:5460fc57b6e4 4362 #define HRTIM_SET2R_EXTVNT9 ((uint32_t)0x20000000) /*!< External event 9 */
mbed_official 381:5460fc57b6e4 4363 #define HRTIM_SET2R_EXTVNT10 ((uint32_t)0x40000000) /*!< External event 10 */
mbed_official 381:5460fc57b6e4 4364
mbed_official 381:5460fc57b6e4 4365 #define HRTIM_SET2R_UPDATE ((uint32_t)0x80000000) /*!< Register update (transfer preload to active) */
mbed_official 381:5460fc57b6e4 4366
mbed_official 381:5460fc57b6e4 4367 /**** Bit definition for Slave Output 2 reset register ************************/
mbed_official 381:5460fc57b6e4 4368 #define HRTIM_RST2R_SRT ((uint32_t)0x00000001) /*!< software reset trigger */
mbed_official 381:5460fc57b6e4 4369 #define HRTIM_RST2R_RESYNC ((uint32_t)0x00000002) /*!< Timer A resynchronization */
mbed_official 381:5460fc57b6e4 4370 #define HRTIM_RST2R_PER ((uint32_t)0x00000004) /*!< Timer A period */
mbed_official 381:5460fc57b6e4 4371 #define HRTIM_RST2R_CMP1 ((uint32_t)0x00000008) /*!< Timer A compare 1 */
mbed_official 381:5460fc57b6e4 4372 #define HRTIM_RST2R_CMP2 ((uint32_t)0x00000010) /*!< Timer A compare 2 */
mbed_official 381:5460fc57b6e4 4373 #define HRTIM_RST2R_CMP3 ((uint32_t)0x00000020) /*!< Timer A compare 3 */
mbed_official 381:5460fc57b6e4 4374 #define HRTIM_RST2R_CMP4 ((uint32_t)0x00000040) /*!< Timer A compare 4 */
mbed_official 381:5460fc57b6e4 4375
mbed_official 381:5460fc57b6e4 4376 #define HRTIM_RST2R_MSTPER ((uint32_t)0x00000080) /*!< Master period */
mbed_official 381:5460fc57b6e4 4377 #define HRTIM_RST2R_MSTCMP1 ((uint32_t)0x00000100) /*!< Master compare 1 */
mbed_official 381:5460fc57b6e4 4378 #define HRTIM_RST2R_MSTCMP2 ((uint32_t)0x00000200) /*!< Master compare 2 */
mbed_official 381:5460fc57b6e4 4379 #define HRTIM_RST2R_MSTCMP3 ((uint32_t)0x00000400) /*!< Master compare 3 */
mbed_official 381:5460fc57b6e4 4380 #define HRTIM_RST2R_MSTCMP4 ((uint32_t)0x00000800) /*!< Master compare 4 */
mbed_official 381:5460fc57b6e4 4381
mbed_official 381:5460fc57b6e4 4382 #define HRTIM_RST2R_TIMEVNT1 ((uint32_t)0x00001000) /*!< Timer event 1 */
mbed_official 381:5460fc57b6e4 4383 #define HRTIM_RST2R_TIMEVNT2 ((uint32_t)0x00002000) /*!< Timer event 2 */
mbed_official 381:5460fc57b6e4 4384 #define HRTIM_RST2R_TIMEVNT3 ((uint32_t)0x00004000) /*!< Timer event 3 */
mbed_official 381:5460fc57b6e4 4385 #define HRTIM_RST2R_TIMEVNT4 ((uint32_t)0x00008000) /*!< Timer event 4 */
mbed_official 381:5460fc57b6e4 4386 #define HRTIM_RST2R_TIMEVNT5 ((uint32_t)0x00010000) /*!< Timer event 5 */
mbed_official 381:5460fc57b6e4 4387 #define HRTIM_RST2R_TIMEVNT6 ((uint32_t)0x00020000) /*!< Timer event 6 */
mbed_official 381:5460fc57b6e4 4388 #define HRTIM_RST2R_TIMEVNT7 ((uint32_t)0x00040000) /*!< Timer event 7 */
mbed_official 381:5460fc57b6e4 4389 #define HRTIM_RST2R_TIMEVNT8 ((uint32_t)0x00080000) /*!< Timer event 8 */
mbed_official 381:5460fc57b6e4 4390 #define HRTIM_RST2R_TIMEVNT9 ((uint32_t)0x00100000) /*!< Timer event 9 */
mbed_official 381:5460fc57b6e4 4391
mbed_official 381:5460fc57b6e4 4392 #define HRTIM_RST2R_EXTVNT1 ((uint32_t)0x00200000) /*!< External event 1 */
mbed_official 381:5460fc57b6e4 4393 #define HRTIM_RST2R_EXTVNT2 ((uint32_t)0x00400000) /*!< External event 2 */
mbed_official 381:5460fc57b6e4 4394 #define HRTIM_RST2R_EXTVNT3 ((uint32_t)0x00800000) /*!< External event 3 */
mbed_official 381:5460fc57b6e4 4395 #define HRTIM_RST2R_EXTVNT4 ((uint32_t)0x01000000) /*!< External event 4 */
mbed_official 381:5460fc57b6e4 4396 #define HRTIM_RST2R_EXTVNT5 ((uint32_t)0x02000000) /*!< External event 5 */
mbed_official 381:5460fc57b6e4 4397 #define HRTIM_RST2R_EXTVNT6 ((uint32_t)0x04000000) /*!< External event 6 */
mbed_official 381:5460fc57b6e4 4398 #define HRTIM_RST2R_EXTVNT7 ((uint32_t)0x08000000) /*!< External event 7 */
mbed_official 381:5460fc57b6e4 4399 #define HRTIM_RST2R_EXTVNT8 ((uint32_t)0x10000000) /*!< External event 8 */
mbed_official 381:5460fc57b6e4 4400 #define HRTIM_RST2R_EXTVNT9 ((uint32_t)0x20000000) /*!< External event 9 */
mbed_official 381:5460fc57b6e4 4401 #define HRTIM_RST2R_EXTVNT10 ((uint32_t)0x40000000) /*!< External event 10 */
mbed_official 381:5460fc57b6e4 4402
mbed_official 381:5460fc57b6e4 4403 #define HRTIM_RST2R_UPDATE ((uint32_t)0x80000000) /*!< Register update (transfer preload to active) */
mbed_official 381:5460fc57b6e4 4404
mbed_official 381:5460fc57b6e4 4405 /**** Bit definition for Slave external event filtering register 1 ***********/
mbed_official 381:5460fc57b6e4 4406 #define HRTIM_EEFR1_EE1LTCH ((uint32_t)0x00000001) /*!< External Event 1 latch */
mbed_official 381:5460fc57b6e4 4407 #define HRTIM_EEFR1_EE1FLTR ((uint32_t)0x0000001E) /*!< External Event 1 filter mask */
mbed_official 381:5460fc57b6e4 4408 #define HRTIM_EEFR1_EE1FLTR_0 ((uint32_t)0x00000002) /*!< External Event 1 bit 0 */
mbed_official 381:5460fc57b6e4 4409 #define HRTIM_EEFR1_EE1FLTR_1 ((uint32_t)0x00000004) /*!< External Event 1 bit 1*/
mbed_official 381:5460fc57b6e4 4410 #define HRTIM_EEFR1_EE1FLTR_2 ((uint32_t)0x00000008) /*!< External Event 1 bit 2 */
mbed_official 381:5460fc57b6e4 4411 #define HRTIM_EEFR1_EE1FLTR_3 ((uint32_t)0x00000010) /*!< External Event 1 bit 3 */
mbed_official 381:5460fc57b6e4 4412
mbed_official 381:5460fc57b6e4 4413 #define HRTIM_EEFR1_EE2LTCH ((uint32_t)0x00000040) /*!< External Event 2 latch */
mbed_official 381:5460fc57b6e4 4414 #define HRTIM_EEFR1_EE2FLTR ((uint32_t)0x00000780) /*!< External Event 2 filter mask */
mbed_official 381:5460fc57b6e4 4415 #define HRTIM_EEFR1_EE2FLTR_0 ((uint32_t)0x00000080) /*!< External Event 2 bit 0 */
mbed_official 381:5460fc57b6e4 4416 #define HRTIM_EEFR1_EE2FLTR_1 ((uint32_t)0x00000100) /*!< External Event 2 bit 1*/
mbed_official 381:5460fc57b6e4 4417 #define HRTIM_EEFR1_EE2FLTR_2 ((uint32_t)0x00000200) /*!< External Event 2 bit 2 */
mbed_official 381:5460fc57b6e4 4418 #define HRTIM_EEFR1_EE2FLTR_3 ((uint32_t)0x00000400) /*!< External Event 2 bit 3 */
mbed_official 381:5460fc57b6e4 4419
mbed_official 381:5460fc57b6e4 4420 #define HRTIM_EEFR1_EE3LTCH ((uint32_t)0x00001000) /*!< External Event 3 latch */
mbed_official 381:5460fc57b6e4 4421 #define HRTIM_EEFR1_EE3FLTR ((uint32_t)0x0001E000) /*!< External Event 3 filter mask */
mbed_official 381:5460fc57b6e4 4422 #define HRTIM_EEFR1_EE3FLTR_0 ((uint32_t)0x00002000) /*!< External Event 3 bit 0 */
mbed_official 381:5460fc57b6e4 4423 #define HRTIM_EEFR1_EE3FLTR_1 ((uint32_t)0x00004000) /*!< External Event 3 bit 1*/
mbed_official 381:5460fc57b6e4 4424 #define HRTIM_EEFR1_EE3FLTR_2 ((uint32_t)0x00008000) /*!< External Event 3 bit 2 */
mbed_official 381:5460fc57b6e4 4425 #define HRTIM_EEFR1_EE3FLTR_3 ((uint32_t)0x00010000) /*!< External Event 3 bit 3 */
mbed_official 381:5460fc57b6e4 4426
mbed_official 381:5460fc57b6e4 4427 #define HRTIM_EEFR1_EE4LTCH ((uint32_t)0x00040000) /*!< External Event 4 latch */
mbed_official 381:5460fc57b6e4 4428 #define HRTIM_EEFR1_EE4FLTR ((uint32_t)0x00780000) /*!< External Event 4 filter mask */
mbed_official 381:5460fc57b6e4 4429 #define HRTIM_EEFR1_EE4FLTR_0 ((uint32_t)0x00080000) /*!< External Event 4 bit 0 */
mbed_official 381:5460fc57b6e4 4430 #define HRTIM_EEFR1_EE4FLTR_1 ((uint32_t)0x00100000) /*!< External Event 4 bit 1*/
mbed_official 381:5460fc57b6e4 4431 #define HRTIM_EEFR1_EE4FLTR_2 ((uint32_t)0x00200000) /*!< External Event 4 bit 2 */
mbed_official 381:5460fc57b6e4 4432 #define HRTIM_EEFR1_EE4FLTR_3 ((uint32_t)0x00400000) /*!< External Event 4 bit 3 */
mbed_official 381:5460fc57b6e4 4433
mbed_official 381:5460fc57b6e4 4434 #define HRTIM_EEFR1_EE5LTCH ((uint32_t)0x01000000) /*!< External Event 5 latch */
mbed_official 381:5460fc57b6e4 4435 #define HRTIM_EEFR1_EE5FLTR ((uint32_t)0x1E000000) /*!< External Event 5 filter mask */
mbed_official 381:5460fc57b6e4 4436 #define HRTIM_EEFR1_EE5FLTR_0 ((uint32_t)0x02000000) /*!< External Event 5 bit 0 */
mbed_official 381:5460fc57b6e4 4437 #define HRTIM_EEFR1_EE5FLTR_1 ((uint32_t)0x04000000) /*!< External Event 5 bit 1*/
mbed_official 381:5460fc57b6e4 4438 #define HRTIM_EEFR1_EE5FLTR_2 ((uint32_t)0x08000000) /*!< External Event 5 bit 2 */
mbed_official 381:5460fc57b6e4 4439 #define HRTIM_EEFR1_EE5FLTR_3 ((uint32_t)0x10000000) /*!< External Event 5 bit 3 */
mbed_official 381:5460fc57b6e4 4440
mbed_official 381:5460fc57b6e4 4441 /**** Bit definition for Slave external event filtering register 2 ***********/
mbed_official 381:5460fc57b6e4 4442 #define HRTIM_EEFR2_EE6LTCH ((uint32_t)0x00000001) /*!< External Event 6 latch */
mbed_official 381:5460fc57b6e4 4443 #define HRTIM_EEFR2_EE6FLTR ((uint32_t)0x0000001E) /*!< External Event 6 filter mask */
mbed_official 381:5460fc57b6e4 4444 #define HRTIM_EEFR2_EE6FLTR_0 ((uint32_t)0x00000002) /*!< External Event 6 bit 0 */
mbed_official 381:5460fc57b6e4 4445 #define HRTIM_EEFR2_EE6FLTR_1 ((uint32_t)0x00000004) /*!< External Event 6 bit 1*/
mbed_official 381:5460fc57b6e4 4446 #define HRTIM_EEFR2_EE6FLTR_2 ((uint32_t)0x00000008) /*!< External Event 6 bit 2 */
mbed_official 381:5460fc57b6e4 4447 #define HRTIM_EEFR2_EE6FLTR_3 ((uint32_t)0x00000010) /*!< External Event 6 bit 3 */
mbed_official 381:5460fc57b6e4 4448
mbed_official 381:5460fc57b6e4 4449 #define HRTIM_EEFR2_EE7LTCH ((uint32_t)0x00000040) /*!< External Event 7 latch */
mbed_official 381:5460fc57b6e4 4450 #define HRTIM_EEFR2_EE7FLTR ((uint32_t)0x00000780) /*!< External Event 7 filter mask */
mbed_official 381:5460fc57b6e4 4451 #define HRTIM_EEFR2_EE7FLTR_0 ((uint32_t)0x00000080) /*!< External Event 7 bit 0 */
mbed_official 381:5460fc57b6e4 4452 #define HRTIM_EEFR2_EE7FLTR_1 ((uint32_t)0x00000100) /*!< External Event 7 bit 1*/
mbed_official 381:5460fc57b6e4 4453 #define HRTIM_EEFR2_EE7FLTR_2 ((uint32_t)0x00000200) /*!< External Event 7 bit 2 */
mbed_official 381:5460fc57b6e4 4454 #define HRTIM_EEFR2_EE7FLTR_3 ((uint32_t)0x00000400) /*!< External Event 7 bit 3 */
mbed_official 381:5460fc57b6e4 4455
mbed_official 381:5460fc57b6e4 4456 #define HRTIM_EEFR2_EE8LTCH ((uint32_t)0x00001000) /*!< External Event 8 latch */
mbed_official 381:5460fc57b6e4 4457 #define HRTIM_EEFR2_EE8FLTR ((uint32_t)0x0001E000) /*!< External Event 8 filter mask */
mbed_official 381:5460fc57b6e4 4458 #define HRTIM_EEFR2_EE8FLTR_0 ((uint32_t)0x00002000) /*!< External Event 8 bit 0 */
mbed_official 381:5460fc57b6e4 4459 #define HRTIM_EEFR2_EE8FLTR_1 ((uint32_t)0x00004000) /*!< External Event 8 bit 1*/
mbed_official 381:5460fc57b6e4 4460 #define HRTIM_EEFR2_EE8FLTR_2 ((uint32_t)0x00008000) /*!< External Event 8 bit 2 */
mbed_official 381:5460fc57b6e4 4461 #define HRTIM_EEFR2_EE8FLTR_3 ((uint32_t)0x00010000) /*!< External Event 8 bit 3 */
mbed_official 381:5460fc57b6e4 4462
mbed_official 381:5460fc57b6e4 4463 #define HRTIM_EEFR2_EE9LTCH ((uint32_t)0x00040000) /*!< External Event 9 latch */
mbed_official 381:5460fc57b6e4 4464 #define HRTIM_EEFR2_EE9FLTR ((uint32_t)0x00780000) /*!< External Event 9 filter mask */
mbed_official 381:5460fc57b6e4 4465 #define HRTIM_EEFR2_EE9FLTR_0 ((uint32_t)0x00080000) /*!< External Event 9 bit 0 */
mbed_official 381:5460fc57b6e4 4466 #define HRTIM_EEFR2_EE9FLTR_1 ((uint32_t)0x00100000) /*!< External Event 9 bit 1*/
mbed_official 381:5460fc57b6e4 4467 #define HRTIM_EEFR2_EE9FLTR_2 ((uint32_t)0x00200000) /*!< External Event 9 bit 2 */
mbed_official 381:5460fc57b6e4 4468 #define HRTIM_EEFR2_EE9FLTR_3 ((uint32_t)0x00400000) /*!< External Event 9 bit 3 */
mbed_official 381:5460fc57b6e4 4469
mbed_official 381:5460fc57b6e4 4470 #define HRTIM_EEFR2_EE10LTCH ((uint32_t)0x01000000) /*!< External Event 10 latch */
mbed_official 381:5460fc57b6e4 4471 #define HRTIM_EEFR2_EE10FLTR ((uint32_t)0x1E000000) /*!< External Event 10 filter mask */
mbed_official 381:5460fc57b6e4 4472 #define HRTIM_EEFR2_EE10FLTR_0 ((uint32_t)0x02000000) /*!< External Event 10 bit 0 */
mbed_official 381:5460fc57b6e4 4473 #define HRTIM_EEFR2_EE10FLTR_1 ((uint32_t)0x04000000) /*!< External Event 10 bit 1*/
mbed_official 381:5460fc57b6e4 4474 #define HRTIM_EEFR2_EE10FLTR_2 ((uint32_t)0x08000000) /*!< External Event 10 bit 2 */
mbed_official 381:5460fc57b6e4 4475 #define HRTIM_EEFR2_EE10FLTR_3 ((uint32_t)0x10000000) /*!< External Event 10 bit 3 */
mbed_official 381:5460fc57b6e4 4476
mbed_official 381:5460fc57b6e4 4477 /**** Bit definition for Slave Timer reset register ***************************/
mbed_official 381:5460fc57b6e4 4478 #define HRTIM_RSTR_UPDATE ((uint32_t)0x00000002) /*!< Timer update */
mbed_official 381:5460fc57b6e4 4479 #define HRTIM_RSTR_CMP2 ((uint32_t)0x00000004) /*!< Timer compare2 */
mbed_official 381:5460fc57b6e4 4480 #define HRTIM_RSTR_CMP4 ((uint32_t)0x00000008) /*!< Timer compare4 */
mbed_official 381:5460fc57b6e4 4481
mbed_official 381:5460fc57b6e4 4482 #define HRTIM_RSTR_MSTPER ((uint32_t)0x00000010) /*!< Master period */
mbed_official 381:5460fc57b6e4 4483 #define HRTIM_RSTR_MSTCMP1 ((uint32_t)0x00000020) /*!< Master compare1 */
mbed_official 381:5460fc57b6e4 4484 #define HRTIM_RSTR_MSTCMP2 ((uint32_t)0x00000040) /*!< Master compare2 */
mbed_official 381:5460fc57b6e4 4485 #define HRTIM_RSTR_MSTCMP3 ((uint32_t)0x00000080) /*!< Master compare3 */
mbed_official 381:5460fc57b6e4 4486 #define HRTIM_RSTR_MSTCMP4 ((uint32_t)0x00000100) /*!< Master compare4 */
mbed_official 381:5460fc57b6e4 4487
mbed_official 381:5460fc57b6e4 4488 #define HRTIM_RSTR_EXTEVNT1 ((uint32_t)0x00000200) /*!< External event 1 */
mbed_official 381:5460fc57b6e4 4489 #define HRTIM_RSTR_EXTEVNT2 ((uint32_t)0x00000400) /*!< External event 2 */
mbed_official 381:5460fc57b6e4 4490 #define HRTIM_RSTR_EXTEVNT3 ((uint32_t)0x00000800) /*!< External event 3 */
mbed_official 381:5460fc57b6e4 4491 #define HRTIM_RSTR_EXTEVNT4 ((uint32_t)0x00001000) /*!< External event 4 */
mbed_official 381:5460fc57b6e4 4492 #define HRTIM_RSTR_EXTEVNT5 ((uint32_t)0x00002000) /*!< External event 5 */
mbed_official 381:5460fc57b6e4 4493 #define HRTIM_RSTR_EXTEVNT6 ((uint32_t)0x00004000) /*!< External event 6 */
mbed_official 381:5460fc57b6e4 4494 #define HRTIM_RSTR_EXTEVNT7 ((uint32_t)0x00008000) /*!< External event 7 */
mbed_official 381:5460fc57b6e4 4495 #define HRTIM_RSTR_EXTEVNT8 ((uint32_t)0x00010000) /*!< External event 8 */
mbed_official 381:5460fc57b6e4 4496 #define HRTIM_RSTR_EXTEVNT9 ((uint32_t)0x00020000) /*!< External event 9 */
mbed_official 381:5460fc57b6e4 4497 #define HRTIM_RSTR_EXTEVNT10 ((uint32_t)0x00040000) /*!< External event 10 */
mbed_official 381:5460fc57b6e4 4498
mbed_official 381:5460fc57b6e4 4499 #define HRTIM_RSTR_TIMBCMP1 ((uint32_t)0x00080000) /*!< Timer B compare 1 */
mbed_official 381:5460fc57b6e4 4500 #define HRTIM_RSTR_TIMBCMP2 ((uint32_t)0x00100000) /*!< Timer B compare 2 */
mbed_official 381:5460fc57b6e4 4501 #define HRTIM_RSTR_TIMBCMP4 ((uint32_t)0x00200000) /*!< Timer B compare 4 */
mbed_official 381:5460fc57b6e4 4502
mbed_official 381:5460fc57b6e4 4503 #define HRTIM_RSTR_TIMCCMP1 ((uint32_t)0x00400000) /*!< Timer C compare 1 */
mbed_official 381:5460fc57b6e4 4504 #define HRTIM_RSTR_TIMCCMP2 ((uint32_t)0x00800000) /*!< Timer C compare 2 */
mbed_official 381:5460fc57b6e4 4505 #define HRTIM_RSTR_TIMCCMP4 ((uint32_t)0x01000000) /*!< Timer C compare 4 */
mbed_official 381:5460fc57b6e4 4506
mbed_official 381:5460fc57b6e4 4507 #define HRTIM_RSTR_TIMDCMP1 ((uint32_t)0x02000000) /*!< Timer D compare 1 */
mbed_official 381:5460fc57b6e4 4508 #define HRTIM_RSTR_TIMDCMP2 ((uint32_t)0x04000000) /*!< Timer D compare 2 */
mbed_official 381:5460fc57b6e4 4509 #define HRTIM_RSTR_TIMDCMP4 ((uint32_t)0x08000000) /*!< Timer D compare 4 */
mbed_official 381:5460fc57b6e4 4510
mbed_official 381:5460fc57b6e4 4511 #define HRTIM_RSTR_TIMECMP1 ((uint32_t)0x10000000) /*!< Timer E compare 1 */
mbed_official 381:5460fc57b6e4 4512 #define HRTIM_RSTR_TIMECMP2 ((uint32_t)0x20000000) /*!< Timer E compare 2 */
mbed_official 381:5460fc57b6e4 4513 #define HRTIM_RSTR_TIMECMP4 ((uint32_t)0x40000000) /*!< Timer E compare 4 */
mbed_official 381:5460fc57b6e4 4514
mbed_official 381:5460fc57b6e4 4515 /**** Bit definition for Slave Timer Chopper register *************************/
mbed_official 381:5460fc57b6e4 4516 #define HRTIM_CHPR_CARFRQ ((uint32_t)0x0000000F) /*!< Timer carrier frequency value */
mbed_official 381:5460fc57b6e4 4517 #define HRTIM_CHPR_CARFRQ_0 ((uint32_t)0x00000001) /*!< Timer carrier frequency value bit 0 */
mbed_official 381:5460fc57b6e4 4518 #define HRTIM_CHPR_CARFRQ_1 ((uint32_t)0x00000002) /*!< Timer carrier frequency value bit 1 */
mbed_official 381:5460fc57b6e4 4519 #define HRTIM_CHPR_CARFRQ_2 ((uint32_t)0x00000004) /*!< Timer carrier frequency value bit 2 */
mbed_official 381:5460fc57b6e4 4520 #define HRTIM_CHPR_CARFRQ_3 ((uint32_t)0x00000008) /*!< Timer carrier frequency value bit 3 */
mbed_official 381:5460fc57b6e4 4521
mbed_official 381:5460fc57b6e4 4522 #define HRTIM_CHPR_CARDTY ((uint32_t)0x00000070) /*!< Timer chopper duty cycle value */
mbed_official 381:5460fc57b6e4 4523 #define HRTIM_CHPR_CARDTY_0 ((uint32_t)0x00000010) /*!< Timer chopper duty cycle value bit 0 */
mbed_official 381:5460fc57b6e4 4524 #define HRTIM_CHPR_CARDTY_1 ((uint32_t)0x00000020) /*!< Timer chopper duty cycle value bit 1 */
mbed_official 381:5460fc57b6e4 4525 #define HRTIM_CHPR_CARDTY_2 ((uint32_t)0x00000040) /*!< Timer chopper duty cycle value bit 2 */
mbed_official 381:5460fc57b6e4 4526
mbed_official 381:5460fc57b6e4 4527 #define HRTIM_CHPR_STRPW ((uint32_t)0x00000780) /*!< Timer start pulse width value */
mbed_official 381:5460fc57b6e4 4528 #define HRTIM_CHPR_STRPW_0 ((uint32_t)0x00000080) /*!< Timer start pulse width value bit 0 */
mbed_official 381:5460fc57b6e4 4529 #define HRTIM_CHPR_STRPW_1 ((uint32_t)0x00000100) /*!< Timer start pulse width value bit 1 */
mbed_official 381:5460fc57b6e4 4530 #define HRTIM_CHPR_STRPW_2 ((uint32_t)0x00000200) /*!< Timer start pulse width value bit 2 */
mbed_official 381:5460fc57b6e4 4531 #define HRTIM_CHPR_STRPW_3 ((uint32_t)0x00000400) /*!< Timer start pulse width value bit 3 */
mbed_official 381:5460fc57b6e4 4532
mbed_official 381:5460fc57b6e4 4533 /**** Bit definition for Slave Timer Capture 1 control register ***************/
mbed_official 381:5460fc57b6e4 4534 #define HRTIM_CPT1CR_SWCPT ((uint32_t)0x00000001) /*!< Software capture */
mbed_official 381:5460fc57b6e4 4535 #define HRTIM_CPT1CR_UPDCPT ((uint32_t)0x00000002) /*!< Update capture */
mbed_official 381:5460fc57b6e4 4536 #define HRTIM_CPT1CR_EXEV1CPT ((uint32_t)0x00000004) /*!< External event 1 capture */
mbed_official 381:5460fc57b6e4 4537 #define HRTIM_CPT1CR_EXEV2CPT ((uint32_t)0x00000008) /*!< External event 2 capture */
mbed_official 381:5460fc57b6e4 4538 #define HRTIM_CPT1CR_EXEV3CPT ((uint32_t)0x00000010) /*!< External event 3 capture */
mbed_official 381:5460fc57b6e4 4539 #define HRTIM_CPT1CR_EXEV4CPT ((uint32_t)0x00000020) /*!< External event 4 capture */
mbed_official 381:5460fc57b6e4 4540 #define HRTIM_CPT1CR_EXEV5CPT ((uint32_t)0x00000040) /*!< External event 5 capture */
mbed_official 381:5460fc57b6e4 4541 #define HRTIM_CPT1CR_EXEV6CPT ((uint32_t)0x00000080) /*!< External event 6 capture */
mbed_official 381:5460fc57b6e4 4542 #define HRTIM_CPT1CR_EXEV7CPT ((uint32_t)0x00000100) /*!< External event 7 capture */
mbed_official 381:5460fc57b6e4 4543 #define HRTIM_CPT1CR_EXEV8CPT ((uint32_t)0x00000200) /*!< External event 8 capture */
mbed_official 381:5460fc57b6e4 4544 #define HRTIM_CPT1CR_EXEV9CPT ((uint32_t)0x00000400) /*!< External event 9 capture */
mbed_official 381:5460fc57b6e4 4545 #define HRTIM_CPT1CR_EXEV10CPT ((uint32_t)0x00000800) /*!< External event 10 capture */
mbed_official 381:5460fc57b6e4 4546
mbed_official 381:5460fc57b6e4 4547 #define HRTIM_CPT1CR_TA1SET ((uint32_t)0x00001000) /*!< Timer A output 1 set */
mbed_official 381:5460fc57b6e4 4548 #define HRTIM_CPT1CR_TA1RST ((uint32_t)0x00002000) /*!< Timer A output 1 reset */
mbed_official 381:5460fc57b6e4 4549 #define HRTIM_CPT1CR_TIMACMP1 ((uint32_t)0x00004000) /*!< Timer A compare 1 */
mbed_official 381:5460fc57b6e4 4550 #define HRTIM_CPT1CR_TIMACMP2 ((uint32_t)0x00008000) /*!< Timer A compare 2 */
mbed_official 381:5460fc57b6e4 4551
mbed_official 381:5460fc57b6e4 4552 #define HRTIM_CPT1CR_TB1SET ((uint32_t)0x00010000) /*!< Timer B output 1 set */
mbed_official 381:5460fc57b6e4 4553 #define HRTIM_CPT1CR_TB1RST ((uint32_t)0x00020000) /*!< Timer B output 1 reset */
mbed_official 381:5460fc57b6e4 4554 #define HRTIM_CPT1CR_TIMBCMP1 ((uint32_t)0x00040000) /*!< Timer B compare 1 */
mbed_official 381:5460fc57b6e4 4555 #define HRTIM_CPT1CR_TIMBCMP2 ((uint32_t)0x00080000) /*!< Timer B compare 2 */
mbed_official 381:5460fc57b6e4 4556
mbed_official 381:5460fc57b6e4 4557 #define HRTIM_CPT1CR_TC1SET ((uint32_t)0x00100000) /*!< Timer C output 1 set */
mbed_official 381:5460fc57b6e4 4558 #define HRTIM_CPT1CR_TC1RST ((uint32_t)0x00200000) /*!< Timer C output 1 reset */
mbed_official 381:5460fc57b6e4 4559 #define HRTIM_CPT1CR_TIMCCMP1 ((uint32_t)0x00400000) /*!< Timer C compare 1 */
mbed_official 381:5460fc57b6e4 4560 #define HRTIM_CPT1CR_TIMCCMP2 ((uint32_t)0x00800000) /*!< Timer C compare 2 */
mbed_official 381:5460fc57b6e4 4561
mbed_official 381:5460fc57b6e4 4562 #define HRTIM_CPT1CR_TD1SET ((uint32_t)0x01000000) /*!< Timer D output 1 set */
mbed_official 381:5460fc57b6e4 4563 #define HRTIM_CPT1CR_TD1RST ((uint32_t)0x02000000) /*!< Timer D output 1 reset */
mbed_official 381:5460fc57b6e4 4564 #define HRTIM_CPT1CR_TIMDCMP1 ((uint32_t)0x04000000) /*!< Timer D compare 1 */
mbed_official 381:5460fc57b6e4 4565 #define HRTIM_CPT1CR_TIMDCMP2 ((uint32_t)0x08000000) /*!< Timer D compare 2 */
mbed_official 381:5460fc57b6e4 4566
mbed_official 381:5460fc57b6e4 4567 #define HRTIM_CPT1CR_TE1SET ((uint32_t)0x10000000) /*!< Timer E output 1 set */
mbed_official 381:5460fc57b6e4 4568 #define HRTIM_CPT1CR_TE1RST ((uint32_t)0x20000000) /*!< Timer E output 1 reset */
mbed_official 381:5460fc57b6e4 4569 #define HRTIM_CPT1CR_TIMECMP1 ((uint32_t)0x40000000) /*!< Timer E compare 1 */
mbed_official 381:5460fc57b6e4 4570 #define HRTIM_CPT1CR_TIMECMP2 ((uint32_t)0x80000000) /*!< Timer E compare 2 */
mbed_official 381:5460fc57b6e4 4571
mbed_official 381:5460fc57b6e4 4572 /**** Bit definition for Slave Timer Capture 2 control register ***************/
mbed_official 381:5460fc57b6e4 4573 #define HRTIM_CPT2CR_SWCPT ((uint32_t)0x00000001) /*!< Software capture */
mbed_official 381:5460fc57b6e4 4574 #define HRTIM_CPT2CR_UPDCPT ((uint32_t)0x00000002) /*!< Update capture */
mbed_official 381:5460fc57b6e4 4575 #define HRTIM_CPT2CR_EXEV1CPT ((uint32_t)0x00000004) /*!< External event 1 capture */
mbed_official 381:5460fc57b6e4 4576 #define HRTIM_CPT2CR_EXEV2CPT ((uint32_t)0x00000008) /*!< External event 2 capture */
mbed_official 381:5460fc57b6e4 4577 #define HRTIM_CPT2CR_EXEV3CPT ((uint32_t)0x00000010) /*!< External event 3 capture */
mbed_official 381:5460fc57b6e4 4578 #define HRTIM_CPT2CR_EXEV4CPT ((uint32_t)0x00000020) /*!< External event 4 capture */
mbed_official 381:5460fc57b6e4 4579 #define HRTIM_CPT2CR_EXEV5CPT ((uint32_t)0x00000040) /*!< External event 5 capture */
mbed_official 381:5460fc57b6e4 4580 #define HRTIM_CPT2CR_EXEV6CPT ((uint32_t)0x00000080) /*!< External event 6 capture */
mbed_official 381:5460fc57b6e4 4581 #define HRTIM_CPT2CR_EXEV7CPT ((uint32_t)0x00000100) /*!< External event 7 capture */
mbed_official 381:5460fc57b6e4 4582 #define HRTIM_CPT2CR_EXEV8CPT ((uint32_t)0x00000200) /*!< External event 8 capture */
mbed_official 381:5460fc57b6e4 4583 #define HRTIM_CPT2CR_EXEV9CPT ((uint32_t)0x00000400) /*!< External event 9 capture */
mbed_official 381:5460fc57b6e4 4584 #define HRTIM_CPT2CR_EXEV10CPT ((uint32_t)0x00000800) /*!< External event 10 capture */
mbed_official 381:5460fc57b6e4 4585
mbed_official 381:5460fc57b6e4 4586 #define HRTIM_CPT2CR_TA1SET ((uint32_t)0x00001000) /*!< Timer A output 1 set */
mbed_official 381:5460fc57b6e4 4587 #define HRTIM_CPT2CR_TA1RST ((uint32_t)0x00002000) /*!< Timer A output 1 reset */
mbed_official 381:5460fc57b6e4 4588 #define HRTIM_CPT2CR_TIMACMP1 ((uint32_t)0x00004000) /*!< Timer A compare 1 */
mbed_official 381:5460fc57b6e4 4589 #define HRTIM_CPT2CR_TIMACMP2 ((uint32_t)0x00008000) /*!< Timer A compare 2 */
mbed_official 381:5460fc57b6e4 4590
mbed_official 381:5460fc57b6e4 4591 #define HRTIM_CPT2CR_TB1SET ((uint32_t)0x00010000) /*!< Timer B output 1 set */
mbed_official 381:5460fc57b6e4 4592 #define HRTIM_CPT2CR_TB1RST ((uint32_t)0x00020000) /*!< Timer B output 1 reset */
mbed_official 381:5460fc57b6e4 4593 #define HRTIM_CPT2CR_TIMBCMP1 ((uint32_t)0x00040000) /*!< Timer B compare 1 */
mbed_official 381:5460fc57b6e4 4594 #define HRTIM_CPT2CR_TIMBCMP2 ((uint32_t)0x00080000) /*!< Timer B compare 2 */
mbed_official 381:5460fc57b6e4 4595
mbed_official 381:5460fc57b6e4 4596 #define HRTIM_CPT2CR_TC1SET ((uint32_t)0x00100000) /*!< Timer C output 1 set */
mbed_official 381:5460fc57b6e4 4597 #define HRTIM_CPT2CR_TC1RST ((uint32_t)0x00200000) /*!< Timer C output 1 reset */
mbed_official 381:5460fc57b6e4 4598 #define HRTIM_CPT2CR_TIMCCMP1 ((uint32_t)0x00400000) /*!< Timer C compare 1 */
mbed_official 381:5460fc57b6e4 4599 #define HRTIM_CPT2CR_TIMCCMP2 ((uint32_t)0x00800000) /*!< Timer C compare 2 */
mbed_official 381:5460fc57b6e4 4600
mbed_official 381:5460fc57b6e4 4601 #define HRTIM_CPT2CR_TD1SET ((uint32_t)0x01000000) /*!< Timer D output 1 set */
mbed_official 381:5460fc57b6e4 4602 #define HRTIM_CPT2CR_TD1RST ((uint32_t)0x02000000) /*!< Timer D output 1 reset */
mbed_official 381:5460fc57b6e4 4603 #define HRTIM_CPT2CR_TIMDCMP1 ((uint32_t)0x04000000) /*!< Timer D compare 1 */
mbed_official 381:5460fc57b6e4 4604 #define HRTIM_CPT2CR_TIMDCMP2 ((uint32_t)0x08000000) /*!< Timer D compare 2 */
mbed_official 381:5460fc57b6e4 4605
mbed_official 381:5460fc57b6e4 4606 #define HRTIM_CPT2CR_TE1SET ((uint32_t)0x10000000) /*!< Timer E output 1 set */
mbed_official 381:5460fc57b6e4 4607 #define HRTIM_CPT2CR_TE1RST ((uint32_t)0x20000000) /*!< Timer E output 1 reset */
mbed_official 381:5460fc57b6e4 4608 #define HRTIM_CPT2CR_TIMECMP1 ((uint32_t)0x40000000) /*!< Timer E compare 1 */
mbed_official 381:5460fc57b6e4 4609 #define HRTIM_CPT2CR_TIMECMP2 ((uint32_t)0x80000000) /*!< Timer E compare 2 */
mbed_official 381:5460fc57b6e4 4610
mbed_official 381:5460fc57b6e4 4611 /**** Bit definition for Slave Timer Output register **************************/
mbed_official 381:5460fc57b6e4 4612 #define HRTIM_OUTR_POL1 ((uint32_t)0x00000002) /*!< Slave output 1 polarity */
mbed_official 381:5460fc57b6e4 4613 #define HRTIM_OUTR_IDLM1 ((uint32_t)0x00000004) /*!< Slave output 1 idle mode */
mbed_official 381:5460fc57b6e4 4614 #define HRTIM_OUTR_IDLES1 ((uint32_t)0x00000008) /*!< Slave output 1 idle state */
mbed_official 381:5460fc57b6e4 4615 #define HRTIM_OUTR_FAULT1 ((uint32_t)0x00000030) /*!< Slave output 1 fault state */
mbed_official 381:5460fc57b6e4 4616 #define HRTIM_OUTR_FAULT1_0 ((uint32_t)0x00000010) /*!< Slave output 1 fault state bit 0 */
mbed_official 381:5460fc57b6e4 4617 #define HRTIM_OUTR_FAULT1_1 ((uint32_t)0x00000020) /*!< Slave output 1 fault state bit 1 */
mbed_official 381:5460fc57b6e4 4618 #define HRTIM_OUTR_CHP1 ((uint32_t)0x00000040) /*!< Slave output 1 chopper enable */
mbed_official 381:5460fc57b6e4 4619 #define HRTIM_OUTR_DIDL1 ((uint32_t)0x00000080) /*!< Slave output 1 dead time idle */
mbed_official 381:5460fc57b6e4 4620
mbed_official 381:5460fc57b6e4 4621 #define HRTIM_OUTR_DTEN ((uint32_t)0x00000100) /*!< Slave output deadtime enable */
mbed_official 381:5460fc57b6e4 4622 #define HRTIM_OUTR_DLYPRTEN ((uint32_t)0x00000200) /*!< Slave output delay protection enable */
mbed_official 381:5460fc57b6e4 4623 #define HRTIM_OUTR_DLYPRT ((uint32_t)0x00001C00) /*!< Slave output delay protection */
mbed_official 381:5460fc57b6e4 4624 #define HRTIM_OUTR_DLYPRT_0 ((uint32_t)0x00000400) /*!< Slave output delay protection bit 0 */
mbed_official 381:5460fc57b6e4 4625 #define HRTIM_OUTR_DLYPRT_1 ((uint32_t)0x00000800) /*!< Slave output delay protection bit 1 */
mbed_official 381:5460fc57b6e4 4626 #define HRTIM_OUTR_DLYPRT_2 ((uint32_t)0x00001000) /*!< Slave output delay protection bit 2 */
mbed_official 381:5460fc57b6e4 4627
mbed_official 381:5460fc57b6e4 4628 #define HRTIM_OUTR_POL2 ((uint32_t)0x00020000) /*!< Slave output 2 polarity */
mbed_official 381:5460fc57b6e4 4629 #define HRTIM_OUTR_IDLM2 ((uint32_t)0x00040000) /*!< Slave output 2 idle mode */
mbed_official 381:5460fc57b6e4 4630 #define HRTIM_OUTR_IDLES2 ((uint32_t)0x00080000) /*!< Slave output 2 idle state */
mbed_official 381:5460fc57b6e4 4631 #define HRTIM_OUTR_FAULT2 ((uint32_t)0x00300000) /*!< Slave output 2 fault state */
mbed_official 381:5460fc57b6e4 4632 #define HRTIM_OUTR_FAULT2_0 ((uint32_t)0x00100000) /*!< Slave output 2 fault state bit 0 */
mbed_official 381:5460fc57b6e4 4633 #define HRTIM_OUTR_FAULT2_1 ((uint32_t)0x00200000) /*!< Slave output 2 fault state bit 1 */
mbed_official 381:5460fc57b6e4 4634 #define HRTIM_OUTR_CHP2 ((uint32_t)0x00400000) /*!< Slave output 2 chopper enable */
mbed_official 381:5460fc57b6e4 4635 #define HRTIM_OUTR_DIDL2 ((uint32_t)0x00800000) /*!< Slave output 2 dead time idle */
mbed_official 381:5460fc57b6e4 4636
mbed_official 381:5460fc57b6e4 4637 /**** Bit definition for Slave Timer Fault register ***************************/
mbed_official 381:5460fc57b6e4 4638 #define HRTIM_FLTR_FLT1EN ((uint32_t)0x00000001) /*!< Fault 1 enable */
mbed_official 381:5460fc57b6e4 4639 #define HRTIM_FLTR_FLT2EN ((uint32_t)0x00000002) /*!< Fault 2 enable */
mbed_official 381:5460fc57b6e4 4640 #define HRTIM_FLTR_FLT3EN ((uint32_t)0x00000004) /*!< Fault 3 enable */
mbed_official 381:5460fc57b6e4 4641 #define HRTIM_FLTR_FLT4EN ((uint32_t)0x00000008) /*!< Fault 4 enable */
mbed_official 381:5460fc57b6e4 4642 #define HRTIM_FLTR_FLT5EN ((uint32_t)0x00000010) /*!< Fault 5 enable */
mbed_official 381:5460fc57b6e4 4643 #define HRTIM_FLTR_FLTLCK ((uint32_t)0x80000000) /*!< Fault sources lock */
mbed_official 381:5460fc57b6e4 4644
mbed_official 381:5460fc57b6e4 4645 /**** Bit definition for Common HRTIM Timer control register 1 ****************/
mbed_official 381:5460fc57b6e4 4646 #define HRTIM_CR1_MUDIS ((uint32_t)0x00000001) /*!< Master update disable*/
mbed_official 381:5460fc57b6e4 4647 #define HRTIM_CR1_TAUDIS ((uint32_t)0x00000002) /*!< Timer A update disable*/
mbed_official 381:5460fc57b6e4 4648 #define HRTIM_CR1_TBUDIS ((uint32_t)0x00000004) /*!< Timer B update disable*/
mbed_official 381:5460fc57b6e4 4649 #define HRTIM_CR1_TCUDIS ((uint32_t)0x00000008) /*!< Timer C update disable*/
mbed_official 381:5460fc57b6e4 4650 #define HRTIM_CR1_TDUDIS ((uint32_t)0x00000010) /*!< Timer D update disable*/
mbed_official 381:5460fc57b6e4 4651 #define HRTIM_CR1_TEUDIS ((uint32_t)0x00000020) /*!< Timer E update disable*/
mbed_official 381:5460fc57b6e4 4652 #define HRTIM_CR1_ADC1USRC ((uint32_t)0x00070000) /*!< ADC Trigger 1 update source */
mbed_official 381:5460fc57b6e4 4653 #define HRTIM_CR1_ADC1USRC_0 ((uint32_t)0x00010000) /*!< ADC Trigger 1 update source bit 0 */
mbed_official 381:5460fc57b6e4 4654 #define HRTIM_CR1_ADC1USRC_1 ((uint32_t)0x00020000) /*!< ADC Trigger 1 update source bit 1 */
mbed_official 381:5460fc57b6e4 4655 #define HRTIM_CR1_ADC1USRC_2 ((uint32_t)0x00040000) /*!< ADC Trigger 1 update source bit 2 */
mbed_official 381:5460fc57b6e4 4656 #define HRTIM_CR1_ADC2USRC ((uint32_t)0x00380000) /*!< ADC Trigger 2 update source */
mbed_official 381:5460fc57b6e4 4657 #define HRTIM_CR1_ADC2USRC_0 ((uint32_t)0x00080000) /*!< ADC Trigger 2 update source bit 0 */
mbed_official 381:5460fc57b6e4 4658 #define HRTIM_CR1_ADC2USRC_1 ((uint32_t)0x00100000) /*!< ADC Trigger 2 update source bit 1 */
mbed_official 381:5460fc57b6e4 4659 #define HRTIM_CR1_ADC2USRC_2 ((uint32_t)0x00200000) /*!< ADC Trigger 2 update source bit 2 */
mbed_official 381:5460fc57b6e4 4660 #define HRTIM_CR1_ADC3USRC ((uint32_t)0x01C00000) /*!< ADC Trigger 3 update source */
mbed_official 381:5460fc57b6e4 4661 #define HRTIM_CR1_ADC3USRC_0 ((uint32_t)0x00400000) /*!< ADC Trigger 3 update source bit 0 */
mbed_official 381:5460fc57b6e4 4662 #define HRTIM_CR1_ADC3USRC_1 ((uint32_t)0x00800000) /*!< ADC Trigger 3 update source bit 1 */
mbed_official 381:5460fc57b6e4 4663 #define HRTIM_CR1_ADC3USRC_2 ((uint32_t)0x01000000) /*!< ADC Trigger 3 update source bit 2 */
mbed_official 381:5460fc57b6e4 4664 #define HRTIM_CR1_ADC4USRC ((uint32_t)0x0E000000) /*!< ADC Trigger 4 update source */
mbed_official 381:5460fc57b6e4 4665 #define HRTIM_CR1_ADC4USRC_0 ((uint32_t)0x02000000) /*!< ADC Trigger 4 update source bit 0 */
mbed_official 381:5460fc57b6e4 4666 #define HRTIM_CR1_ADC4USRC_1 ((uint32_t)0x04000000) /*!< ADC Trigger 4 update source bit 1 */
mbed_official 381:5460fc57b6e4 4667 #define HRTIM_CR1_ADC4USRC_2 ((uint32_t)0x0800000) /*!< ADC Trigger 4 update source bit 2 */
mbed_official 381:5460fc57b6e4 4668
mbed_official 381:5460fc57b6e4 4669 /**** Bit definition for Common HRTIM Timer control register 2 ****************/
mbed_official 381:5460fc57b6e4 4670 #define HRTIM_CR2_MSWU ((uint32_t)0x00000001) /*!< Master software update */
mbed_official 381:5460fc57b6e4 4671 #define HRTIM_CR2_TASWU ((uint32_t)0x00000002) /*!< Timer A software update */
mbed_official 381:5460fc57b6e4 4672 #define HRTIM_CR2_TBSWU ((uint32_t)0x00000004) /*!< Timer B software update */
mbed_official 381:5460fc57b6e4 4673 #define HRTIM_CR2_TCSWU ((uint32_t)0x00000008) /*!< Timer C software update */
mbed_official 381:5460fc57b6e4 4674 #define HRTIM_CR2_TDSWU ((uint32_t)0x00000010) /*!< Timer D software update */
mbed_official 381:5460fc57b6e4 4675 #define HRTIM_CR2_TESWU ((uint32_t)0x00000020) /*!< Timer E software update */
mbed_official 381:5460fc57b6e4 4676 #define HRTIM_CR2_MRST ((uint32_t)0x00000100) /*!< Master count software reset */
mbed_official 381:5460fc57b6e4 4677 #define HRTIM_CR2_TARST ((uint32_t)0x00000200) /*!< Timer A count software reset */
mbed_official 381:5460fc57b6e4 4678 #define HRTIM_CR2_TBRST ((uint32_t)0x00000400) /*!< Timer B count software reset */
mbed_official 381:5460fc57b6e4 4679 #define HRTIM_CR2_TCRST ((uint32_t)0x00000800) /*!< Timer C count software reset */
mbed_official 381:5460fc57b6e4 4680 #define HRTIM_CR2_TDRST ((uint32_t)0x00001000) /*!< Timer D count software reset */
mbed_official 381:5460fc57b6e4 4681 #define HRTIM_CR2_TERST ((uint32_t)0x00002000) /*!< Timer E count software reset */
mbed_official 381:5460fc57b6e4 4682
mbed_official 381:5460fc57b6e4 4683 /**** Bit definition for Common HRTIM Timer interrupt status register *********/
mbed_official 381:5460fc57b6e4 4684 #define HRTIM_ISR_FLT1 ((uint32_t)0x00000001) /*!< Fault 1 interrupt flag */
mbed_official 381:5460fc57b6e4 4685 #define HRTIM_ISR_FLT2 ((uint32_t)0x00000002) /*!< Fault 2 interrupt flag */
mbed_official 381:5460fc57b6e4 4686 #define HRTIM_ISR_FLT3 ((uint32_t)0x00000004) /*!< Fault 3 interrupt flag */
mbed_official 381:5460fc57b6e4 4687 #define HRTIM_ISR_FLT4 ((uint32_t)0x00000008) /*!< Fault 4 interrupt flag */
mbed_official 381:5460fc57b6e4 4688 #define HRTIM_ISR_FLT5 ((uint32_t)0x00000010) /*!< Fault 5 interrupt flag */
mbed_official 381:5460fc57b6e4 4689 #define HRTIM_ISR_SYSFLT ((uint32_t)0x00000020) /*!< System Fault interrupt flag */
mbed_official 381:5460fc57b6e4 4690 #define HRTIM_ISR_DLLRDY ((uint32_t)0x00010000) /*!< DLL ready interrupt flag */
mbed_official 381:5460fc57b6e4 4691 #define HRTIM_ISR_BMPER ((uint32_t)0x00020000) /*!< Burst mode period interrupt flag */
mbed_official 381:5460fc57b6e4 4692
mbed_official 381:5460fc57b6e4 4693 /**** Bit definition for Common HRTIM Timer interrupt clear register **********/
mbed_official 381:5460fc57b6e4 4694 #define HRTIM_ICR_FLT1C ((uint32_t)0x00000001) /*!< Fault 1 interrupt flag clear */
mbed_official 381:5460fc57b6e4 4695 #define HRTIM_ICR_FLT2C ((uint32_t)0x00000002) /*!< Fault 2 interrupt flag clear */
mbed_official 381:5460fc57b6e4 4696 #define HRTIM_ICR_FLT3C ((uint32_t)0x00000004) /*!< Fault 3 interrupt flag clear */
mbed_official 381:5460fc57b6e4 4697 #define HRTIM_ICR_FLT4C ((uint32_t)0x00000008) /*!< Fault 4 interrupt flag clear */
mbed_official 381:5460fc57b6e4 4698 #define HRTIM_ICR_FLT5C ((uint32_t)0x00000010) /*!< Fault 5 interrupt flag clear */
mbed_official 381:5460fc57b6e4 4699 #define HRTIM_ICR_SYSFLTC ((uint32_t)0x00000020) /*!< System Fault interrupt flag clear */
mbed_official 381:5460fc57b6e4 4700 #define HRTIM_ICR_DLLRDYC ((uint32_t)0x00010000) /*!< DLL ready interrupt flag clear */
mbed_official 381:5460fc57b6e4 4701 #define HRTIM_ICR_BMPERC ((uint32_t)0x00020000) /*!< Burst mode period interrupt flag clear */
mbed_official 381:5460fc57b6e4 4702
mbed_official 381:5460fc57b6e4 4703 /**** Bit definition for Common HRTIM Timer interrupt enable register *********/
mbed_official 381:5460fc57b6e4 4704 #define HRTIM_IER_FLT1 ((uint32_t)0x00000001) /*!< Fault 1 interrupt enable */
mbed_official 381:5460fc57b6e4 4705 #define HRTIM_IER_FLT2 ((uint32_t)0x00000002) /*!< Fault 2 interrupt enable */
mbed_official 381:5460fc57b6e4 4706 #define HRTIM_IER_FLT3 ((uint32_t)0x00000004) /*!< Fault 3 interrupt enable */
mbed_official 381:5460fc57b6e4 4707 #define HRTIM_IER_FLT4 ((uint32_t)0x00000008) /*!< Fault 4 interrupt enable */
mbed_official 381:5460fc57b6e4 4708 #define HRTIM_IER_FLT5 ((uint32_t)0x00000010) /*!< Fault 5 interrupt enable */
mbed_official 381:5460fc57b6e4 4709 #define HRTIM_IER_SYSFLT ((uint32_t)0x00000020) /*!< System Fault interrupt enable */
mbed_official 381:5460fc57b6e4 4710 #define HRTIM_IER_DLLRDY ((uint32_t)0x00010000) /*!< DLL ready interrupt enable */
mbed_official 381:5460fc57b6e4 4711 #define HRTIM_IER_BMPER ((uint32_t)0x00020000) /*!< Burst mode period interrupt enable */
mbed_official 381:5460fc57b6e4 4712
mbed_official 381:5460fc57b6e4 4713 /**** Bit definition for Common HRTIM Timer output enable register ************/
mbed_official 381:5460fc57b6e4 4714 #define HRTIM_OENR_TA1OEN ((uint32_t)0x00000001) /*!< Timer A Output 1 enable */
mbed_official 381:5460fc57b6e4 4715 #define HRTIM_OENR_TA2OEN ((uint32_t)0x00000002) /*!< Timer A Output 2 enable */
mbed_official 381:5460fc57b6e4 4716 #define HRTIM_OENR_TB1OEN ((uint32_t)0x00000004) /*!< Timer B Output 1 enable */
mbed_official 381:5460fc57b6e4 4717 #define HRTIM_OENR_TB2OEN ((uint32_t)0x00000008) /*!< Timer B Output 2 enable */
mbed_official 381:5460fc57b6e4 4718 #define HRTIM_OENR_TC1OEN ((uint32_t)0x00000010) /*!< Timer C Output 1 enable */
mbed_official 381:5460fc57b6e4 4719 #define HRTIM_OENR_TC2OEN ((uint32_t)0x00000020) /*!< Timer C Output 2 enable */
mbed_official 381:5460fc57b6e4 4720 #define HRTIM_OENR_TD1OEN ((uint32_t)0x00000040) /*!< Timer D Output 1 enable */
mbed_official 381:5460fc57b6e4 4721 #define HRTIM_OENR_TD2OEN ((uint32_t)0x00000080) /*!< Timer D Output 2 enable */
mbed_official 381:5460fc57b6e4 4722 #define HRTIM_OENR_TE1OEN ((uint32_t)0x00000100) /*!< Timer E Output 1 enable */
mbed_official 381:5460fc57b6e4 4723 #define HRTIM_OENR_TE2OEN ((uint32_t)0x00000200) /*!< Timer E Output 2 enable */
mbed_official 381:5460fc57b6e4 4724
mbed_official 381:5460fc57b6e4 4725 /**** Bit definition for Common HRTIM Timer output disable register ***********/
mbed_official 381:5460fc57b6e4 4726 #define HRTIM_ODISR_TA1ODIS ((uint32_t)0x00000001) /*!< Timer A Output 1 disable */
mbed_official 381:5460fc57b6e4 4727 #define HRTIM_ODISR_TA2ODIS ((uint32_t)0x00000002) /*!< Timer A Output 2 disable */
mbed_official 381:5460fc57b6e4 4728 #define HRTIM_ODISR_TB1ODIS ((uint32_t)0x00000004) /*!< Timer B Output 1 disable */
mbed_official 381:5460fc57b6e4 4729 #define HRTIM_ODISR_TB2ODIS ((uint32_t)0x00000008) /*!< Timer B Output 2 disable */
mbed_official 381:5460fc57b6e4 4730 #define HRTIM_ODISR_TC1ODIS ((uint32_t)0x00000010) /*!< Timer C Output 1 disable */
mbed_official 381:5460fc57b6e4 4731 #define HRTIM_ODISR_TC2ODIS ((uint32_t)0x00000020) /*!< Timer C Output 2 disable */
mbed_official 381:5460fc57b6e4 4732 #define HRTIM_ODISR_TD1ODIS ((uint32_t)0x00000040) /*!< Timer D Output 1 disable */
mbed_official 381:5460fc57b6e4 4733 #define HRTIM_ODISR_TD2ODIS ((uint32_t)0x00000080) /*!< Timer D Output 2 disable */
mbed_official 381:5460fc57b6e4 4734 #define HRTIM_ODISR_TE1ODIS ((uint32_t)0x00000100) /*!< Timer E Output 1 disable */
mbed_official 381:5460fc57b6e4 4735 #define HRTIM_ODISR_TE2ODIS ((uint32_t)0x00000200) /*!< Timer E Output 2 disable */
mbed_official 381:5460fc57b6e4 4736
mbed_official 381:5460fc57b6e4 4737 /**** Bit definition for Common HRTIM Timer output disable status register *****/
mbed_official 381:5460fc57b6e4 4738 #define HRTIM_ODSR_TA1ODS ((uint32_t)0x00000001) /*!< Timer A Output 1 disable status */
mbed_official 381:5460fc57b6e4 4739 #define HRTIM_ODSR_TA2ODS ((uint32_t)0x00000002) /*!< Timer A Output 2 disable status */
mbed_official 381:5460fc57b6e4 4740 #define HRTIM_ODSR_TB1ODS ((uint32_t)0x00000004) /*!< Timer B Output 1 disable status */
mbed_official 381:5460fc57b6e4 4741 #define HRTIM_ODSR_TB2ODS ((uint32_t)0x00000008) /*!< Timer B Output 2 disable status */
mbed_official 381:5460fc57b6e4 4742 #define HRTIM_ODSR_TC1ODS ((uint32_t)0x00000010) /*!< Timer C Output 1 disable status */
mbed_official 381:5460fc57b6e4 4743 #define HRTIM_ODSR_TC2ODS ((uint32_t)0x00000020) /*!< Timer C Output 2 disable status */
mbed_official 381:5460fc57b6e4 4744 #define HRTIM_ODSR_TD1ODS ((uint32_t)0x00000040) /*!< Timer D Output 1 disable status */
mbed_official 381:5460fc57b6e4 4745 #define HRTIM_ODSR_TD2ODS ((uint32_t)0x00000080) /*!< Timer D Output 2 disable status */
mbed_official 381:5460fc57b6e4 4746 #define HRTIM_ODSR_TE1ODS ((uint32_t)0x00000100) /*!< Timer E Output 1 disable status */
mbed_official 381:5460fc57b6e4 4747 #define HRTIM_ODSR_TE2ODS ((uint32_t)0x00000200) /*!< Timer E Output 2 disable status */
mbed_official 381:5460fc57b6e4 4748
mbed_official 381:5460fc57b6e4 4749 /**** Bit definition for Common HRTIM Timer Burst mode control register ********/
mbed_official 381:5460fc57b6e4 4750 #define HRTIM_BMCR_BME ((uint32_t)0x00000001) /*!< Burst mode enbale */
mbed_official 381:5460fc57b6e4 4751 #define HRTIM_BMCR_BMOM ((uint32_t)0x00000002) /*!< Burst mode operating mode */
mbed_official 381:5460fc57b6e4 4752 #define HRTIM_BMCR_BMCLK ((uint32_t)0x0000003C) /*!< Burst mode clock source */
mbed_official 381:5460fc57b6e4 4753 #define HRTIM_BMCR_BMCLK_0 ((uint32_t)0x00000004) /*!< Burst mode clock source bit 0 */
mbed_official 381:5460fc57b6e4 4754 #define HRTIM_BMCR_BMCLK_1 ((uint32_t)0x00000008) /*!< Burst mode clock source bit 1 */
mbed_official 381:5460fc57b6e4 4755 #define HRTIM_BMCR_BMCLK_2 ((uint32_t)0x00000010) /*!< Burst mode clock source bit 2 */
mbed_official 381:5460fc57b6e4 4756 #define HRTIM_BMCR_BMCLK_3 ((uint32_t)0x00000020) /*!< Burst mode clock source bit 3 */
mbed_official 381:5460fc57b6e4 4757 #define HRTIM_BMCR_BMPRSC ((uint32_t)0x000003C0) /*!< Burst mode prescaler */
mbed_official 381:5460fc57b6e4 4758 #define HRTIM_BMCR_BMPRSC_0 ((uint32_t)0x00000040) /*!< Burst mode prescaler bit 0 */
mbed_official 381:5460fc57b6e4 4759 #define HRTIM_BMCR_BMPRSC_1 ((uint32_t)0x00000080) /*!< Burst mode prescaler bit 1 */
mbed_official 381:5460fc57b6e4 4760 #define HRTIM_BMCR_BMPRSC_2 ((uint32_t)0x00000100) /*!< Burst mode prescaler bit 2 */
mbed_official 381:5460fc57b6e4 4761 #define HRTIM_BMCR_BMPRSC_3 ((uint32_t)0x00000200) /*!< Burst mode prescaler bit 3 */
mbed_official 381:5460fc57b6e4 4762 #define HRTIM_BMCR_BMPREN ((uint32_t)0x00000400) /*!< Burst mode Preload bit */
mbed_official 381:5460fc57b6e4 4763 #define HRTIM_BMCR_MTBM ((uint32_t)0x00010000) /*!< Master Timer Burst mode */
mbed_official 381:5460fc57b6e4 4764 #define HRTIM_BMCR_TABM ((uint32_t)0x00020000) /*!< Timer A Burst mode */
mbed_official 381:5460fc57b6e4 4765 #define HRTIM_BMCR_TBBM ((uint32_t)0x00040000) /*!< Timer B Burst mode */
mbed_official 381:5460fc57b6e4 4766 #define HRTIM_BMCR_TCBM ((uint32_t)0x00080000) /*!< Timer C Burst mode */
mbed_official 381:5460fc57b6e4 4767 #define HRTIM_BMCR_TDBM ((uint32_t)0x00100000) /*!< Timer D Burst mode */
mbed_official 381:5460fc57b6e4 4768 #define HRTIM_BMCR_TEBM ((uint32_t)0x00200000) /*!< Timer E Burst mode */
mbed_official 381:5460fc57b6e4 4769 #define HRTIM_BMCR_BMSTAT ((uint32_t)0x80000000) /*!< Burst mode status */
mbed_official 381:5460fc57b6e4 4770
mbed_official 381:5460fc57b6e4 4771 /**** Bit definition for Common HRTIM Timer Burst mode Trigger register *******/
mbed_official 381:5460fc57b6e4 4772 #define HRTIM_BMTRGR_SW ((uint32_t)0x00000001) /*!< Software start */
mbed_official 381:5460fc57b6e4 4773 #define HRTIM_BMTRGR_MSTRST ((uint32_t)0x00000002) /*!< Master reset */
mbed_official 381:5460fc57b6e4 4774 #define HRTIM_BMTRGR_MSTREP ((uint32_t)0x00000004) /*!< Master repetition */
mbed_official 381:5460fc57b6e4 4775 #define HRTIM_BMTRGR_MSTCMP1 ((uint32_t)0x00000008) /*!< Master compare 1 */
mbed_official 381:5460fc57b6e4 4776 #define HRTIM_BMTRGR_MSTCMP2 ((uint32_t)0x00000010) /*!< Master compare 2 */
mbed_official 381:5460fc57b6e4 4777 #define HRTIM_BMTRGR_MSTCMP3 ((uint32_t)0x00000020) /*!< Master compare 3 */
mbed_official 381:5460fc57b6e4 4778 #define HRTIM_BMTRGR_MSTCMP4 ((uint32_t)0x00000040) /*!< Master compare 4 */
mbed_official 381:5460fc57b6e4 4779 #define HRTIM_BMTRGR_TARST ((uint32_t)0x00000080) /*!< Timer A reset */
mbed_official 381:5460fc57b6e4 4780 #define HRTIM_BMTRGR_TAREP ((uint32_t)0x00000100) /*!< Timer A repetition */
mbed_official 381:5460fc57b6e4 4781 #define HRTIM_BMTRGR_TACMP1 ((uint32_t)0x00000200) /*!< Timer A compare 1 */
mbed_official 381:5460fc57b6e4 4782 #define HRTIM_BMTRGR_TACMP2 ((uint32_t)0x00000400) /*!< Timer A compare 2 */
mbed_official 381:5460fc57b6e4 4783 #define HRTIM_BMTRGR_TBRST ((uint32_t)0x00000800) /*!< Timer B reset */
mbed_official 381:5460fc57b6e4 4784 #define HRTIM_BMTRGR_TBREP ((uint32_t)0x00001000) /*!< Timer B repetition */
mbed_official 381:5460fc57b6e4 4785 #define HRTIM_BMTRGR_TBCMP1 ((uint32_t)0x00002000) /*!< Timer B compare 1 */
mbed_official 381:5460fc57b6e4 4786 #define HRTIM_BMTRGR_TBCMP2 ((uint32_t)0x00004000) /*!< Timer B compare 2 */
mbed_official 381:5460fc57b6e4 4787 #define HRTIM_BMTRGR_TCRST ((uint32_t)0x00008000) /*!< Timer C reset */
mbed_official 381:5460fc57b6e4 4788 #define HRTIM_BMTRGR_TCREP ((uint32_t)0x00010000) /*!< Timer C repetition */
mbed_official 381:5460fc57b6e4 4789 #define HRTIM_BMTRGR_TCCMP1 ((uint32_t)0x00020000) /*!< Timer C compare 1 */
mbed_official 381:5460fc57b6e4 4790 #define HRTIM_BMTRGR_TCCMP2 ((uint32_t)0x00040000) /*!< Timer C compare 2 */
mbed_official 381:5460fc57b6e4 4791 #define HRTIM_BMTRGR_TDRST ((uint32_t)0x00080000) /*!< Timer D reset */
mbed_official 381:5460fc57b6e4 4792 #define HRTIM_BMTRGR_TDREP ((uint32_t)0x00100000) /*!< Timer D repetition */
mbed_official 381:5460fc57b6e4 4793 #define HRTIM_BMTRGR_TDCMP1 ((uint32_t)0x00200000) /*!< Timer D compare 1 */
mbed_official 381:5460fc57b6e4 4794 #define HRTIM_BMTRGR_TDCMP2 ((uint32_t)0x00400000) /*!< Timer D compare 2 */
mbed_official 381:5460fc57b6e4 4795 #define HRTIM_BMTRGR_TERST ((uint32_t)0x00800000) /*!< Timer E reset */
mbed_official 381:5460fc57b6e4 4796 #define HRTIM_BMTRGR_TEREP ((uint32_t)0x01000000) /*!< Timer E repetition */
mbed_official 381:5460fc57b6e4 4797 #define HRTIM_BMTRGR_TECMP1 ((uint32_t)0x02000000) /*!< Timer E compare 1 */
mbed_official 381:5460fc57b6e4 4798 #define HRTIM_BMTRGR_TECMP2 ((uint32_t)0x04000000) /*!< Timer E compare 2 */
mbed_official 381:5460fc57b6e4 4799 #define HRTIM_BMTRGR_TAEEV7 ((uint32_t)0x08000000) /*!< Timer A period following External Event7 */
mbed_official 381:5460fc57b6e4 4800 #define HRTIM_BMTRGR_TDEEV8 ((uint32_t)0x10000000) /*!< Timer D period following External Event8 */
mbed_official 381:5460fc57b6e4 4801 #define HRTIM_BMTRGR_EEV7 ((uint32_t)0x20000000) /*!< External Event 7 */
mbed_official 381:5460fc57b6e4 4802 #define HRTIM_BMTRGR_EEV8 ((uint32_t)0x40000000) /*!< External Event 8 */
mbed_official 381:5460fc57b6e4 4803 #define HRTIM_BMTRGR_OCHPEV ((uint32_t)0x80000000) /*!< on-chip Event */
mbed_official 381:5460fc57b6e4 4804
mbed_official 381:5460fc57b6e4 4805 /******************* Bit definition for HRTIM_BMCMPR register ***************/
mbed_official 381:5460fc57b6e4 4806 #define HRTIM_BMCMPR_BMCMPR ((uint32_t)0x0000FFFF) /*!<!<Burst Compare Value */
mbed_official 381:5460fc57b6e4 4807
mbed_official 381:5460fc57b6e4 4808 /******************* Bit definition for HRTIM_BMPER register ****************/
mbed_official 381:5460fc57b6e4 4809 #define HRTIM_BMPER_BMPER ((uint32_t)0x0000FFFF) /*!<!<Burst period Value */
mbed_official 381:5460fc57b6e4 4810
mbed_official 381:5460fc57b6e4 4811 /******************* Bit definition for HRTIM_EECR1 register ****************/
mbed_official 381:5460fc57b6e4 4812 #define HRTIM_EECR1_EE1SRC ((uint32_t)0x00000003) /*!< External event 1 source */
mbed_official 381:5460fc57b6e4 4813 #define HRTIM_EECR1_EE1SRC_0 ((uint32_t)0x00000001) /*!< External event 1 source bit 0 */
mbed_official 381:5460fc57b6e4 4814 #define HRTIM_EECR1_EE1SRC_1 ((uint32_t)0x00000002) /*!< External event 1 source bit 1 */
mbed_official 381:5460fc57b6e4 4815 #define HRTIM_EECR1_EE1POL ((uint32_t)0x00000004) /*!< External event 1 Polarity */
mbed_official 381:5460fc57b6e4 4816 #define HRTIM_EECR1_EE1SNS ((uint32_t)0x00000018) /*!< External event 1 sensitivity */
mbed_official 381:5460fc57b6e4 4817 #define HRTIM_EECR1_EE1SNS_0 ((uint32_t)0x00000008) /*!< External event 1 sensitivity bit 0 */
mbed_official 381:5460fc57b6e4 4818 #define HRTIM_EECR1_EE1SNS_1 ((uint32_t)0x00000010) /*!< External event 1 sensitivity bit 1 */
mbed_official 381:5460fc57b6e4 4819 #define HRTIM_EECR1_EE1FAST ((uint32_t)0x00000020) /*!< External event 1 Fast mode */
mbed_official 381:5460fc57b6e4 4820
mbed_official 381:5460fc57b6e4 4821 #define HRTIM_EECR1_EE2SRC ((uint32_t)0x000000C0) /*!< External event 2 source */
mbed_official 381:5460fc57b6e4 4822 #define HRTIM_EECR1_EE2SRC_0 ((uint32_t)0x00000040) /*!< External event 2 source bit 0 */
mbed_official 381:5460fc57b6e4 4823 #define HRTIM_EECR1_EE2SRC_1 ((uint32_t)0x00000080) /*!< External event 2 source bit 1 */
mbed_official 381:5460fc57b6e4 4824 #define HRTIM_EECR1_EE2POL ((uint32_t)0x00000100) /*!< External event 2 Polarity */
mbed_official 381:5460fc57b6e4 4825 #define HRTIM_EECR1_EE2SNS ((uint32_t)0x00000600) /*!< External event 2 sensitivity */
mbed_official 381:5460fc57b6e4 4826 #define HRTIM_EECR1_EE2SNS_0 ((uint32_t)0x00000200) /*!< External event 2 sensitivity bit 0 */
mbed_official 381:5460fc57b6e4 4827 #define HRTIM_EECR1_EE2SNS_1 ((uint32_t)0x00000400) /*!< External event 2 sensitivity bit 1 */
mbed_official 381:5460fc57b6e4 4828 #define HRTIM_EECR1_EE2FAST ((uint32_t)0x00000800) /*!< External event 2 Fast mode */
mbed_official 381:5460fc57b6e4 4829
mbed_official 381:5460fc57b6e4 4830 #define HRTIM_EECR1_EE3SRC ((uint32_t)0x00003000) /*!< External event 3 source */
mbed_official 381:5460fc57b6e4 4831 #define HRTIM_EECR1_EE3SRC_0 ((uint32_t)0x00001000) /*!< External event 3 source bit 0 */
mbed_official 381:5460fc57b6e4 4832 #define HRTIM_EECR1_EE3SRC_1 ((uint32_t)0x00002000) /*!< External event 3 source bit 1 */
mbed_official 381:5460fc57b6e4 4833 #define HRTIM_EECR1_EE3POL ((uint32_t)0x00004000) /*!< External event 3 Polarity */
mbed_official 381:5460fc57b6e4 4834 #define HRTIM_EECR1_EE3SNS ((uint32_t)0x00018000) /*!< External event 3 sensitivity */
mbed_official 381:5460fc57b6e4 4835 #define HRTIM_EECR1_EE3SNS_0 ((uint32_t)0x00008000) /*!< External event 3 sensitivity bit 0 */
mbed_official 381:5460fc57b6e4 4836 #define HRTIM_EECR1_EE3SNS_1 ((uint32_t)0x00010000) /*!< External event 3 sensitivity bit 1 */
mbed_official 381:5460fc57b6e4 4837 #define HRTIM_EECR1_EE3FAST ((uint32_t)0x00020000) /*!< External event 3 Fast mode */
mbed_official 381:5460fc57b6e4 4838
mbed_official 381:5460fc57b6e4 4839 #define HRTIM_EECR1_EE4SRC ((uint32_t)0x000C0000) /*!< External event 4 source */
mbed_official 381:5460fc57b6e4 4840 #define HRTIM_EECR1_EE4SRC_0 ((uint32_t)0x00040000) /*!< External event 4 source bit 0 */
mbed_official 381:5460fc57b6e4 4841 #define HRTIM_EECR1_EE4SRC_1 ((uint32_t)0x00080000) /*!< External event 4 source bit 1 */
mbed_official 381:5460fc57b6e4 4842 #define HRTIM_EECR1_EE4POL ((uint32_t)0x00100000) /*!< External event 4 Polarity */
mbed_official 381:5460fc57b6e4 4843 #define HRTIM_EECR1_EE4SNS ((uint32_t)0x00600000) /*!< External event 4 sensitivity */
mbed_official 381:5460fc57b6e4 4844 #define HRTIM_EECR1_EE4SNS_0 ((uint32_t)0x00200000) /*!< External event 4 sensitivity bit 0 */
mbed_official 381:5460fc57b6e4 4845 #define HRTIM_EECR1_EE4SNS_1 ((uint32_t)0x00400000) /*!< External event 4 sensitivity bit 1 */
mbed_official 381:5460fc57b6e4 4846 #define HRTIM_EECR1_EE4FAST ((uint32_t)0x00800000) /*!< External event 4 Fast mode */
mbed_official 381:5460fc57b6e4 4847
mbed_official 381:5460fc57b6e4 4848 #define HRTIM_EECR1_EE5SRC ((uint32_t)0x03000000) /*!< External event 5 source */
mbed_official 381:5460fc57b6e4 4849 #define HRTIM_EECR1_EE5SRC_0 ((uint32_t)0x01000000) /*!< External event 5 source bit 0 */
mbed_official 381:5460fc57b6e4 4850 #define HRTIM_EECR1_EE5SRC_1 ((uint32_t)0x02000000) /*!< External event 5 source bit 1 */
mbed_official 381:5460fc57b6e4 4851 #define HRTIM_EECR1_EE5POL ((uint32_t)0x04000000) /*!< External event 5 Polarity */
mbed_official 381:5460fc57b6e4 4852 #define HRTIM_EECR1_EE5SNS ((uint32_t)0x18000000) /*!< External event 5 sensitivity */
mbed_official 381:5460fc57b6e4 4853 #define HRTIM_EECR1_EE5SNS_0 ((uint32_t)0x08000000) /*!< External event 5 sensitivity bit 0 */
mbed_official 381:5460fc57b6e4 4854 #define HRTIM_EECR1_EE5SNS_1 ((uint32_t)0x10000000) /*!< External event 5 sensitivity bit 1 */
mbed_official 381:5460fc57b6e4 4855 #define HRTIM_EECR1_EE5FAST ((uint32_t)0x20000000) /*!< External event 5 Fast mode */
mbed_official 381:5460fc57b6e4 4856
mbed_official 381:5460fc57b6e4 4857 /******************* Bit definition for HRTIM_EECR2 register ****************/
mbed_official 381:5460fc57b6e4 4858 #define HRTIM_EECR2_EE6SRC ((uint32_t)0x00000003) /*!< External event 6 source */
mbed_official 381:5460fc57b6e4 4859 #define HRTIM_EECR2_EE6SRC_0 ((uint32_t)0x00000001) /*!< External event 6 source bit 0 */
mbed_official 381:5460fc57b6e4 4860 #define HRTIM_EECR2_EE6SRC_1 ((uint32_t)0x00000002) /*!< External event 6 source bit 1 */
mbed_official 381:5460fc57b6e4 4861 #define HRTIM_EECR2_EE6POL ((uint32_t)0x00000004) /*!< External event 6 Polarity */
mbed_official 381:5460fc57b6e4 4862 #define HRTIM_EECR2_EE6SNS ((uint32_t)0x00000018) /*!< External event 6 sensitivity */
mbed_official 381:5460fc57b6e4 4863 #define HRTIM_EECR2_EE6SNS_0 ((uint32_t)0x00000008) /*!< External event 6 sensitivity bit 0 */
mbed_official 381:5460fc57b6e4 4864 #define HRTIM_EECR2_EE6SNS_1 ((uint32_t)0x00000010) /*!< External event 6 sensitivity bit 1 */
mbed_official 381:5460fc57b6e4 4865
mbed_official 381:5460fc57b6e4 4866 #define HRTIM_EECR2_EE7SRC ((uint32_t)0x000000C0) /*!< External event 7 source */
mbed_official 381:5460fc57b6e4 4867 #define HRTIM_EECR2_EE7SRC_0 ((uint32_t)0x00000040) /*!< External event 7 source bit 0 */
mbed_official 381:5460fc57b6e4 4868 #define HRTIM_EECR2_EE7SRC_1 ((uint32_t)0x00000080) /*!< External event 7 source bit 1 */
mbed_official 381:5460fc57b6e4 4869 #define HRTIM_EECR2_EE7POL ((uint32_t)0x00000100) /*!< External event 7 Polarity */
mbed_official 381:5460fc57b6e4 4870 #define HRTIM_EECR2_EE7SNS ((uint32_t)0x00000600) /*!< External event 7 sensitivity */
mbed_official 381:5460fc57b6e4 4871 #define HRTIM_EECR2_EE7SNS_0 ((uint32_t)0x00000200) /*!< External event 7 sensitivity bit 0 */
mbed_official 381:5460fc57b6e4 4872 #define HRTIM_EECR2_EE7SNS_1 ((uint32_t)0x00000400) /*!< External event 7 sensitivity bit 1 */
mbed_official 381:5460fc57b6e4 4873
mbed_official 381:5460fc57b6e4 4874 #define HRTIM_EECR2_EE8SRC ((uint32_t)0x00003000) /*!< External event 8 source */
mbed_official 381:5460fc57b6e4 4875 #define HRTIM_EECR2_EE8SRC_0 ((uint32_t)0x00001000) /*!< External event 8 source bit 0 */
mbed_official 381:5460fc57b6e4 4876 #define HRTIM_EECR2_EE8SRC_1 ((uint32_t)0x00002000) /*!< External event 8 source bit 1 */
mbed_official 381:5460fc57b6e4 4877 #define HRTIM_EECR2_EE8POL ((uint32_t)0x00004000) /*!< External event 8 Polarity */
mbed_official 381:5460fc57b6e4 4878 #define HRTIM_EECR2_EE8SNS ((uint32_t)0x00018000) /*!< External event 8 sensitivity */
mbed_official 381:5460fc57b6e4 4879 #define HRTIM_EECR2_EE8SNS_0 ((uint32_t)0x00008000) /*!< External event 8 sensitivity bit 0 */
mbed_official 381:5460fc57b6e4 4880 #define HRTIM_EECR2_EE8SNS_1 ((uint32_t)0x00010000) /*!< External event 8 sensitivity bit 1 */
mbed_official 381:5460fc57b6e4 4881
mbed_official 381:5460fc57b6e4 4882 #define HRTIM_EECR2_EE9SRC ((uint32_t)0x000C0000) /*!< External event 9 source */
mbed_official 381:5460fc57b6e4 4883 #define HRTIM_EECR2_EE9SRC_0 ((uint32_t)0x00040000) /*!< External event 9 source bit 0 */
mbed_official 381:5460fc57b6e4 4884 #define HRTIM_EECR2_EE9SRC_1 ((uint32_t)0x00080000) /*!< External event 9 source bit 1 */
mbed_official 381:5460fc57b6e4 4885 #define HRTIM_EECR2_EE9POL ((uint32_t)0x00100000) /*!< External event 9 Polarity */
mbed_official 381:5460fc57b6e4 4886 #define HRTIM_EECR2_EE9SNS ((uint32_t)0x00600000) /*!< External event 9 sensitivity */
mbed_official 381:5460fc57b6e4 4887 #define HRTIM_EECR2_EE9SNS_0 ((uint32_t)0x00200000) /*!< External event 9 sensitivity bit 0 */
mbed_official 381:5460fc57b6e4 4888 #define HRTIM_EECR2_EE9SNS_1 ((uint32_t)0x00400000) /*!< External event 9 sensitivity bit 1 */
mbed_official 381:5460fc57b6e4 4889
mbed_official 381:5460fc57b6e4 4890 #define HRTIM_EECR2_EE10SRC ((uint32_t)0x03000000) /*!< External event 10 source */
mbed_official 381:5460fc57b6e4 4891 #define HRTIM_EECR2_EE10SRC_0 ((uint32_t)0x01000000) /*!< External event 10 source bit 0 */
mbed_official 381:5460fc57b6e4 4892 #define HRTIM_EECR2_EE10SRC_1 ((uint32_t)0x02000000) /*!< External event 10 source bit 1 */
mbed_official 381:5460fc57b6e4 4893 #define HRTIM_EECR2_EE10POL ((uint32_t)0x04000000) /*!< External event 10 Polarity */
mbed_official 381:5460fc57b6e4 4894 #define HRTIM_EECR2_EE10SNS ((uint32_t)0x18000000) /*!< External event 10 sensitivity */
mbed_official 381:5460fc57b6e4 4895 #define HRTIM_EECR2_EE10SNS_0 ((uint32_t)0x08000000) /*!< External event 10 sensitivity bit 0 */
mbed_official 381:5460fc57b6e4 4896 #define HRTIM_EECR2_EE10SNS_1 ((uint32_t)0x10000000) /*!< External event 10 sensitivity bit 1 */
mbed_official 381:5460fc57b6e4 4897
mbed_official 381:5460fc57b6e4 4898 /******************* Bit definition for HRTIM_EECR3 register ****************/
mbed_official 381:5460fc57b6e4 4899 #define HRTIM_EECR3_EE6F ((uint32_t)0x0000000F) /*!< External event 6 filter */
mbed_official 381:5460fc57b6e4 4900 #define HRTIM_EECR3_EE6F_0 ((uint32_t)0x00000001) /*!< External event 6 filter bit 0 */
mbed_official 381:5460fc57b6e4 4901 #define HRTIM_EECR3_EE6F_1 ((uint32_t)0x00000002) /*!< External event 6 filter bit 1 */
mbed_official 381:5460fc57b6e4 4902 #define HRTIM_EECR3_EE6F_2 ((uint32_t)0x00000004) /*!< External event 6 filter bit 2 */
mbed_official 381:5460fc57b6e4 4903 #define HRTIM_EECR3_EE6F_3 ((uint32_t)0x00000008) /*!< External event 6 filter bit 3 */
mbed_official 381:5460fc57b6e4 4904 #define HRTIM_EECR3_EE7F ((uint32_t)0x000003C0) /*!< External event 7 filter */
mbed_official 381:5460fc57b6e4 4905 #define HRTIM_EECR3_EE7F_0 ((uint32_t)0x00000040) /*!< External event 7 filter bit 0 */
mbed_official 381:5460fc57b6e4 4906 #define HRTIM_EECR3_EE7F_1 ((uint32_t)0x00000080) /*!< External event 7 filter bit 1 */
mbed_official 381:5460fc57b6e4 4907 #define HRTIM_EECR3_EE7F_2 ((uint32_t)0x00000100) /*!< External event 7 filter bit 2 */
mbed_official 381:5460fc57b6e4 4908 #define HRTIM_EECR3_EE7F_3 ((uint32_t)0x00000200) /*!< External event 7 filter bit 3 */
mbed_official 381:5460fc57b6e4 4909 #define HRTIM_EECR3_EE8F ((uint32_t)0x0000F000) /*!< External event 8 filter */
mbed_official 381:5460fc57b6e4 4910 #define HRTIM_EECR3_EE8F_0 ((uint32_t)0x00001000) /*!< External event 8 filter bit 0 */
mbed_official 381:5460fc57b6e4 4911 #define HRTIM_EECR3_EE8F_1 ((uint32_t)0x00002000) /*!< External event 8 filter bit 1 */
mbed_official 381:5460fc57b6e4 4912 #define HRTIM_EECR3_EE8F_2 ((uint32_t)0x00004000) /*!< External event 8 filter bit 2 */
mbed_official 381:5460fc57b6e4 4913 #define HRTIM_EECR3_EE8F_3 ((uint32_t)0x00008000) /*!< External event 8 filter bit 3 */
mbed_official 381:5460fc57b6e4 4914 #define HRTIM_EECR3_EE9F ((uint32_t)0x003C0000) /*!< External event 9 filter */
mbed_official 381:5460fc57b6e4 4915 #define HRTIM_EECR3_EE9F_0 ((uint32_t)0x00040000) /*!< External event 9 filter bit 0 */
mbed_official 381:5460fc57b6e4 4916 #define HRTIM_EECR3_EE9F_1 ((uint32_t)0x00080000) /*!< External event 9 filter bit 1 */
mbed_official 381:5460fc57b6e4 4917 #define HRTIM_EECR3_EE9F_2 ((uint32_t)0x00100000) /*!< External event 9 filter bit 2 */
mbed_official 381:5460fc57b6e4 4918 #define HRTIM_EECR3_EE9F_3 ((uint32_t)0x00200000) /*!< External event 9 filter bit 3 */
mbed_official 381:5460fc57b6e4 4919 #define HRTIM_EECR3_EE10F ((uint32_t)0x0F000000) /*!< External event 10 filter */
mbed_official 381:5460fc57b6e4 4920 #define HRTIM_EECR3_EE10F_0 ((uint32_t)0x01000000) /*!< External event 10 filter bit 0 */
mbed_official 381:5460fc57b6e4 4921 #define HRTIM_EECR3_EE10F_1 ((uint32_t)0x02000000) /*!< External event 10 filter bit 1 */
mbed_official 381:5460fc57b6e4 4922 #define HRTIM_EECR3_EE10F_2 ((uint32_t)0x04000000) /*!< External event 10 filter bit 2 */
mbed_official 381:5460fc57b6e4 4923 #define HRTIM_EECR3_EE10F_3 ((uint32_t)0x08000000) /*!< External event 10 filter bit 3 */
mbed_official 381:5460fc57b6e4 4924 #define HRTIM_EECR3_EEVSD ((uint32_t)0xC0000000) /*!< External event sampling clock division */
mbed_official 381:5460fc57b6e4 4925 #define HRTIM_EECR3_EEVSD_0 ((uint32_t)0x40000000) /*!< External event sampling clock division bit 0 */
mbed_official 381:5460fc57b6e4 4926 #define HRTIM_EECR3_EEVSD_1 ((uint32_t)0x80000000) /*!< External event sampling clock division bit 1 */
mbed_official 381:5460fc57b6e4 4927
mbed_official 381:5460fc57b6e4 4928 /******************* Bit definition for HRTIM_ADC1R register ****************/
mbed_official 381:5460fc57b6e4 4929 #define HRTIM_ADC1R_AD1MC1 ((uint32_t)0x00000001) /*!< ADC Trigger 1 on master compare 1 */
mbed_official 381:5460fc57b6e4 4930 #define HRTIM_ADC1R_AD1MC2 ((uint32_t)0x00000002) /*!< ADC Trigger 1 on master compare 2 */
mbed_official 381:5460fc57b6e4 4931 #define HRTIM_ADC1R_AD1MC3 ((uint32_t)0x00000004) /*!< ADC Trigger 1 on master compare 3 */
mbed_official 381:5460fc57b6e4 4932 #define HRTIM_ADC1R_AD1MC4 ((uint32_t)0x00000008) /*!< ADC Trigger 1 on master compare 4 */
mbed_official 381:5460fc57b6e4 4933 #define HRTIM_ADC1R_AD1MPER ((uint32_t)0x00000010) /*!< ADC Trigger 1 on master period */
mbed_official 381:5460fc57b6e4 4934 #define HRTIM_ADC1R_AD1EEV1 ((uint32_t)0x00000020) /*!< ADC Trigger 1 on external event 1 */
mbed_official 381:5460fc57b6e4 4935 #define HRTIM_ADC1R_AD1EEV2 ((uint32_t)0x00000040) /*!< ADC Trigger 1 on external event 2 */
mbed_official 381:5460fc57b6e4 4936 #define HRTIM_ADC1R_AD1EEV3 ((uint32_t)0x00000080) /*!< ADC Trigger 1 on external event 3 */
mbed_official 381:5460fc57b6e4 4937 #define HRTIM_ADC1R_AD1EEV4 ((uint32_t)0x00000100) /*!< ADC Trigger 1 on external event 4 */
mbed_official 381:5460fc57b6e4 4938 #define HRTIM_ADC1R_AD1EEV5 ((uint32_t)0x00000200) /*!< ADC Trigger 1 on external event 5 */
mbed_official 381:5460fc57b6e4 4939 #define HRTIM_ADC1R_AD1TAC2 ((uint32_t)0x00000400) /*!< ADC Trigger 1 on Timer A compare 2 */
mbed_official 381:5460fc57b6e4 4940 #define HRTIM_ADC1R_AD1TAC3 ((uint32_t)0x00000800) /*!< ADC Trigger 1 on Timer A compare 3 */
mbed_official 381:5460fc57b6e4 4941 #define HRTIM_ADC1R_AD1TAC4 ((uint32_t)0x00001000) /*!< ADC Trigger 1 on Timer A compare 4 */
mbed_official 381:5460fc57b6e4 4942 #define HRTIM_ADC1R_AD1TAPER ((uint32_t)0x00002000) /*!< ADC Trigger 1 on Timer A period */
mbed_official 381:5460fc57b6e4 4943 #define HRTIM_ADC1R_AD1TARST ((uint32_t)0x00004000) /*!< ADC Trigger 1 on Timer A reset */
mbed_official 381:5460fc57b6e4 4944 #define HRTIM_ADC1R_AD1TBC2 ((uint32_t)0x00008000) /*!< ADC Trigger 1 on Timer B compare 2 */
mbed_official 381:5460fc57b6e4 4945 #define HRTIM_ADC1R_AD1TBC3 ((uint32_t)0x00010000) /*!< ADC Trigger 1 on Timer B compare 3 */
mbed_official 381:5460fc57b6e4 4946 #define HRTIM_ADC1R_AD1TBC4 ((uint32_t)0x00020000) /*!< ADC Trigger 1 on Timer B compare 4 */
mbed_official 381:5460fc57b6e4 4947 #define HRTIM_ADC1R_AD1TBPER ((uint32_t)0x00040000) /*!< ADC Trigger 1 on Timer B period */
mbed_official 381:5460fc57b6e4 4948 #define HRTIM_ADC1R_AD1TBRST ((uint32_t)0x00080000) /*!< ADC Trigger 1 on Timer B reset */
mbed_official 381:5460fc57b6e4 4949 #define HRTIM_ADC1R_AD1TCC2 ((uint32_t)0x00100000) /*!< ADC Trigger 1 on Timer C compare 2 */
mbed_official 381:5460fc57b6e4 4950 #define HRTIM_ADC1R_AD1TCC3 ((uint32_t)0x00200000) /*!< ADC Trigger 1 on Timer C compare 3 */
mbed_official 381:5460fc57b6e4 4951 #define HRTIM_ADC1R_AD1TCC4 ((uint32_t)0x00400000) /*!< ADC Trigger 1 on Timer C compare 4 */
mbed_official 381:5460fc57b6e4 4952 #define HRTIM_ADC1R_AD1TCPER ((uint32_t)0x00800000) /*!< ADC Trigger 1 on Timer C period */
mbed_official 381:5460fc57b6e4 4953 #define HRTIM_ADC1R_AD1TDC2 ((uint32_t)0x01000000) /*!< ADC Trigger 1 on Timer D compare 2 */
mbed_official 381:5460fc57b6e4 4954 #define HRTIM_ADC1R_AD1TDC3 ((uint32_t)0x02000000) /*!< ADC Trigger 1 on Timer D compare 3 */
mbed_official 381:5460fc57b6e4 4955 #define HRTIM_ADC1R_AD1TDC4 ((uint32_t)0x04000000) /*!< ADC Trigger 1 on Timer D compare 4 */
mbed_official 381:5460fc57b6e4 4956 #define HRTIM_ADC1R_AD1TDPER ((uint32_t)0x08000000) /*!< ADC Trigger 1 on Timer D period */
mbed_official 381:5460fc57b6e4 4957 #define HRTIM_ADC1R_AD1TEC2 ((uint32_t)0x10000000) /*!< ADC Trigger 1 on Timer E compare 2 */
mbed_official 381:5460fc57b6e4 4958 #define HRTIM_ADC1R_AD1TEC3 ((uint32_t)0x20000000) /*!< ADC Trigger 1 on Timer E compare 3 */
mbed_official 381:5460fc57b6e4 4959 #define HRTIM_ADC1R_AD1TEC4 ((uint32_t)0x40000000) /*!< ADC Trigger 1 on Timer E compare 4 */
mbed_official 381:5460fc57b6e4 4960 #define HRTIM_ADC1R_AD1TEPER ((uint32_t)0x80000000) /*!< ADC Trigger 1 on Timer E period */
mbed_official 381:5460fc57b6e4 4961
mbed_official 381:5460fc57b6e4 4962 /******************* Bit definition for HRTIM_ADC2R register ****************/
mbed_official 381:5460fc57b6e4 4963 #define HRTIM_ADC2R_AD2MC1 ((uint32_t)0x00000001) /*!< ADC Trigger 2 on master compare 1 */
mbed_official 381:5460fc57b6e4 4964 #define HRTIM_ADC2R_AD2MC2 ((uint32_t)0x00000002) /*!< ADC Trigger 2 on master compare 2 */
mbed_official 381:5460fc57b6e4 4965 #define HRTIM_ADC2R_AD2MC3 ((uint32_t)0x00000004) /*!< ADC Trigger 2 on master compare 3 */
mbed_official 381:5460fc57b6e4 4966 #define HRTIM_ADC2R_AD2MC4 ((uint32_t)0x00000008) /*!< ADC Trigger 2 on master compare 4 */
mbed_official 381:5460fc57b6e4 4967 #define HRTIM_ADC2R_AD2MPER ((uint32_t)0x00000010) /*!< ADC Trigger 2 on master period */
mbed_official 381:5460fc57b6e4 4968 #define HRTIM_ADC2R_AD2EEV6 ((uint32_t)0x00000020) /*!< ADC Trigger 2 on external event 6 */
mbed_official 381:5460fc57b6e4 4969 #define HRTIM_ADC2R_AD2EEV7 ((uint32_t)0x00000040) /*!< ADC Trigger 2 on external event 7 */
mbed_official 381:5460fc57b6e4 4970 #define HRTIM_ADC2R_AD2EEV8 ((uint32_t)0x00000080) /*!< ADC Trigger 2 on external event 8 */
mbed_official 381:5460fc57b6e4 4971 #define HRTIM_ADC2R_AD2EEV9 ((uint32_t)0x00000100) /*!< ADC Trigger 2 on external event 9 */
mbed_official 381:5460fc57b6e4 4972 #define HRTIM_ADC2R_AD2EEV10 ((uint32_t)0x00000200) /*!< ADC Trigger 2 on external event 10 */
mbed_official 381:5460fc57b6e4 4973 #define HRTIM_ADC2R_AD2TAC2 ((uint32_t)0x00000400) /*!< ADC Trigger 2 on Timer A compare 2 */
mbed_official 381:5460fc57b6e4 4974 #define HRTIM_ADC2R_AD2TAC3 ((uint32_t)0x00000800) /*!< ADC Trigger 2 on Timer A compare 3 */
mbed_official 381:5460fc57b6e4 4975 #define HRTIM_ADC2R_AD2TAC4 ((uint32_t)0x00001000) /*!< ADC Trigger 2 on Timer A compare 4*/
mbed_official 381:5460fc57b6e4 4976 #define HRTIM_ADC2R_AD2TAPER ((uint32_t)0x00002000) /*!< ADC Trigger 2 on Timer A period */
mbed_official 381:5460fc57b6e4 4977 #define HRTIM_ADC2R_AD2TBC2 ((uint32_t)0x00004000) /*!< ADC Trigger 2 on Timer B compare 2 */
mbed_official 381:5460fc57b6e4 4978 #define HRTIM_ADC2R_AD2TBC3 ((uint32_t)0x00008000) /*!< ADC Trigger 2 on Timer B compare 3 */
mbed_official 381:5460fc57b6e4 4979 #define HRTIM_ADC2R_AD2TBC4 ((uint32_t)0x00010000) /*!< ADC Trigger 2 on Timer B compare 4 */
mbed_official 381:5460fc57b6e4 4980 #define HRTIM_ADC2R_AD2TBPER ((uint32_t)0x00020000) /*!< ADC Trigger 2 on Timer B period */
mbed_official 381:5460fc57b6e4 4981 #define HRTIM_ADC2R_AD2TCC2 ((uint32_t)0x00040000) /*!< ADC Trigger 2 on Timer C compare 2 */
mbed_official 381:5460fc57b6e4 4982 #define HRTIM_ADC2R_AD2TCC3 ((uint32_t)0x00080000) /*!< ADC Trigger 2 on Timer C compare 3 */
mbed_official 381:5460fc57b6e4 4983 #define HRTIM_ADC2R_AD2TCC4 ((uint32_t)0x00100000) /*!< ADC Trigger 2 on Timer C compare 4 */
mbed_official 381:5460fc57b6e4 4984 #define HRTIM_ADC2R_AD2TCPER ((uint32_t)0x00200000) /*!< ADC Trigger 2 on Timer C period */
mbed_official 381:5460fc57b6e4 4985 #define HRTIM_ADC2R_AD2TCRST ((uint32_t)0x00400000) /*!< ADC Trigger 2 on Timer C reset */
mbed_official 381:5460fc57b6e4 4986 #define HRTIM_ADC2R_AD2TDC2 ((uint32_t)0x00800000) /*!< ADC Trigger 2 on Timer D compare 2 */
mbed_official 381:5460fc57b6e4 4987 #define HRTIM_ADC2R_AD2TDC3 ((uint32_t)0x01000000) /*!< ADC Trigger 2 on Timer D compare 3 */
mbed_official 381:5460fc57b6e4 4988 #define HRTIM_ADC2R_AD2TDC4 ((uint32_t)0x02000000) /*!< ADC Trigger 2 on Timer D compare 4*/
mbed_official 381:5460fc57b6e4 4989 #define HRTIM_ADC2R_AD2TDPER ((uint32_t)0x04000000) /*!< ADC Trigger 2 on Timer D period */
mbed_official 381:5460fc57b6e4 4990 #define HRTIM_ADC2R_AD2TDRST ((uint32_t)0x08000000) /*!< ADC Trigger 2 on Timer D reset */
mbed_official 381:5460fc57b6e4 4991 #define HRTIM_ADC2R_AD2TEC2 ((uint32_t)0x10000000) /*!< ADC Trigger 2 on Timer E compare 2 */
mbed_official 381:5460fc57b6e4 4992 #define HRTIM_ADC2R_AD2TEC3 ((uint32_t)0x20000000) /*!< ADC Trigger 2 on Timer E compare 3 */
mbed_official 381:5460fc57b6e4 4993 #define HRTIM_ADC2R_AD2TEC4 ((uint32_t)0x40000000) /*!< ADC Trigger 2 on Timer E compare 4 */
mbed_official 381:5460fc57b6e4 4994 #define HRTIM_ADC2R_AD2TERST ((uint32_t)0x80000000) /*!< ADC Trigger 2 on Timer E reset */
mbed_official 381:5460fc57b6e4 4995
mbed_official 381:5460fc57b6e4 4996 /******************* Bit definition for HRTIM_ADC3R register ****************/
mbed_official 381:5460fc57b6e4 4997 #define HRTIM_ADC3R_AD3MC1 ((uint32_t)0x00000001) /*!< ADC Trigger 3 on master compare 1 */
mbed_official 381:5460fc57b6e4 4998 #define HRTIM_ADC3R_AD3MC2 ((uint32_t)0x00000002) /*!< ADC Trigger 3 on master compare 2 */
mbed_official 381:5460fc57b6e4 4999 #define HRTIM_ADC3R_AD3MC3 ((uint32_t)0x00000004) /*!< ADC Trigger 3 on master compare 3 */
mbed_official 381:5460fc57b6e4 5000 #define HRTIM_ADC3R_AD3MC4 ((uint32_t)0x00000008) /*!< ADC Trigger 3 on master compare 4 */
mbed_official 381:5460fc57b6e4 5001 #define HRTIM_ADC3R_AD3MPER ((uint32_t)0x00000010) /*!< ADC Trigger 3 on master period */
mbed_official 381:5460fc57b6e4 5002 #define HRTIM_ADC3R_AD3EEV1 ((uint32_t)0x00000020) /*!< ADC Trigger 3 on external event 1 */
mbed_official 381:5460fc57b6e4 5003 #define HRTIM_ADC3R_AD3EEV2 ((uint32_t)0x00000040) /*!< ADC Trigger 3 on external event 2 */
mbed_official 381:5460fc57b6e4 5004 #define HRTIM_ADC3R_AD3EEV3 ((uint32_t)0x00000080) /*!< ADC Trigger 3 on external event 3 */
mbed_official 381:5460fc57b6e4 5005 #define HRTIM_ADC3R_AD3EEV4 ((uint32_t)0x00000100) /*!< ADC Trigger 3 on external event 4 */
mbed_official 381:5460fc57b6e4 5006 #define HRTIM_ADC3R_AD3EEV5 ((uint32_t)0x00000200) /*!< ADC Trigger 3 on external event 5 */
mbed_official 381:5460fc57b6e4 5007 #define HRTIM_ADC3R_AD3TAC2 ((uint32_t)0x00000400) /*!< ADC Trigger 3 on Timer A compare 2 */
mbed_official 381:5460fc57b6e4 5008 #define HRTIM_ADC3R_AD3TAC3 ((uint32_t)0x00000800) /*!< ADC Trigger 3 on Timer A compare 3 */
mbed_official 381:5460fc57b6e4 5009 #define HRTIM_ADC3R_AD3TAC4 ((uint32_t)0x00001000) /*!< ADC Trigger 3 on Timer A compare 4 */
mbed_official 381:5460fc57b6e4 5010 #define HRTIM_ADC3R_AD3TAPER ((uint32_t)0x00002000) /*!< ADC Trigger 3 on Timer A period */
mbed_official 381:5460fc57b6e4 5011 #define HRTIM_ADC3R_AD3TARST ((uint32_t)0x00004000) /*!< ADC Trigger 3 on Timer A reset */
mbed_official 381:5460fc57b6e4 5012 #define HRTIM_ADC3R_AD3TBC2 ((uint32_t)0x00008000) /*!< ADC Trigger 3 on Timer B compare 2 */
mbed_official 381:5460fc57b6e4 5013 #define HRTIM_ADC3R_AD3TBC3 ((uint32_t)0x00010000) /*!< ADC Trigger 3 on Timer B compare 3 */
mbed_official 381:5460fc57b6e4 5014 #define HRTIM_ADC3R_AD3TBC4 ((uint32_t)0x00020000) /*!< ADC Trigger 3 on Timer B compare 4 */
mbed_official 381:5460fc57b6e4 5015 #define HRTIM_ADC3R_AD3TBPER ((uint32_t)0x00040000) /*!< ADC Trigger 3 on Timer B period */
mbed_official 381:5460fc57b6e4 5016 #define HRTIM_ADC3R_AD3TBRST ((uint32_t)0x00080000) /*!< ADC Trigger 3 on Timer B reset */
mbed_official 381:5460fc57b6e4 5017 #define HRTIM_ADC3R_AD3TCC2 ((uint32_t)0x00100000) /*!< ADC Trigger 3 on Timer C compare 2 */
mbed_official 381:5460fc57b6e4 5018 #define HRTIM_ADC3R_AD3TCC3 ((uint32_t)0x00200000) /*!< ADC Trigger 3 on Timer C compare 3 */
mbed_official 381:5460fc57b6e4 5019 #define HRTIM_ADC3R_AD3TCC4 ((uint32_t)0x00400000) /*!< ADC Trigger 3 on Timer C compare 4 */
mbed_official 381:5460fc57b6e4 5020 #define HRTIM_ADC3R_AD3TCPER ((uint32_t)0x00800000) /*!< ADC Trigger 3 on Timer C period */
mbed_official 381:5460fc57b6e4 5021 #define HRTIM_ADC3R_AD3TDC2 ((uint32_t)0x01000000) /*!< ADC Trigger 3 on Timer D compare 2 */
mbed_official 381:5460fc57b6e4 5022 #define HRTIM_ADC3R_AD3TDC3 ((uint32_t)0x02000000) /*!< ADC Trigger 3 on Timer D compare 3 */
mbed_official 381:5460fc57b6e4 5023 #define HRTIM_ADC3R_AD3TDC4 ((uint32_t)0x04000000) /*!< ADC Trigger 3 on Timer D compare 4 */
mbed_official 381:5460fc57b6e4 5024 #define HRTIM_ADC3R_AD3TDPER ((uint32_t)0x08000000) /*!< ADC Trigger 3 on Timer D period */
mbed_official 381:5460fc57b6e4 5025 #define HRTIM_ADC3R_AD3TEC2 ((uint32_t)0x10000000) /*!< ADC Trigger 3 on Timer E compare 2 */
mbed_official 381:5460fc57b6e4 5026 #define HRTIM_ADC3R_AD3TEC3 ((uint32_t)0x20000000) /*!< ADC Trigger 3 on Timer E compare 3 */
mbed_official 381:5460fc57b6e4 5027 #define HRTIM_ADC3R_AD3TEC4 ((uint32_t)0x40000000) /*!< ADC Trigger 3 on Timer E compare 4 */
mbed_official 381:5460fc57b6e4 5028 #define HRTIM_ADC3R_AD3TEPER ((uint32_t)0x80000000) /*!< ADC Trigger 3 on Timer E period */
mbed_official 381:5460fc57b6e4 5029
mbed_official 381:5460fc57b6e4 5030 /******************* Bit definition for HRTIM_ADC4R register ****************/
mbed_official 381:5460fc57b6e4 5031 #define HRTIM_ADC4R_AD4MC1 ((uint32_t)0x00000001) /*!< ADC Trigger 4 on master compare 1 */
mbed_official 381:5460fc57b6e4 5032 #define HRTIM_ADC4R_AD4MC2 ((uint32_t)0x00000002) /*!< ADC Trigger 4 on master compare 2 */
mbed_official 381:5460fc57b6e4 5033 #define HRTIM_ADC4R_AD4MC3 ((uint32_t)0x00000004) /*!< ADC Trigger 4 on master compare 3 */
mbed_official 381:5460fc57b6e4 5034 #define HRTIM_ADC4R_AD4MC4 ((uint32_t)0x00000008) /*!< ADC Trigger 4 on master compare 4 */
mbed_official 381:5460fc57b6e4 5035 #define HRTIM_ADC4R_AD4MPER ((uint32_t)0x00000010) /*!< ADC Trigger 4 on master period */
mbed_official 381:5460fc57b6e4 5036 #define HRTIM_ADC4R_AD4EEV6 ((uint32_t)0x00000020) /*!< ADC Trigger 4 on external event 6 */
mbed_official 381:5460fc57b6e4 5037 #define HRTIM_ADC4R_AD4EEV7 ((uint32_t)0x00000040) /*!< ADC Trigger 4 on external event 7 */
mbed_official 381:5460fc57b6e4 5038 #define HRTIM_ADC4R_AD4EEV8 ((uint32_t)0x00000080) /*!< ADC Trigger 4 on external event 8 */
mbed_official 381:5460fc57b6e4 5039 #define HRTIM_ADC4R_AD4EEV9 ((uint32_t)0x00000100) /*!< ADC Trigger 4 on external event 9 */
mbed_official 381:5460fc57b6e4 5040 #define HRTIM_ADC4R_AD4EEV10 ((uint32_t)0x00000200) /*!< ADC Trigger 4 on external event 10 */
mbed_official 381:5460fc57b6e4 5041 #define HRTIM_ADC4R_AD4TAC2 ((uint32_t)0x00000400) /*!< ADC Trigger 4 on Timer A compare 2 */
mbed_official 381:5460fc57b6e4 5042 #define HRTIM_ADC4R_AD4TAC3 ((uint32_t)0x00000800) /*!< ADC Trigger 4 on Timer A compare 3 */
mbed_official 381:5460fc57b6e4 5043 #define HRTIM_ADC4R_AD4TAC4 ((uint32_t)0x00001000) /*!< ADC Trigger 4 on Timer A compare 4*/
mbed_official 381:5460fc57b6e4 5044 #define HRTIM_ADC4R_AD4TAPER ((uint32_t)0x00002000) /*!< ADC Trigger 4 on Timer A period */
mbed_official 381:5460fc57b6e4 5045 #define HRTIM_ADC4R_AD4TBC2 ((uint32_t)0x00004000) /*!< ADC Trigger 4 on Timer B compare 2 */
mbed_official 381:5460fc57b6e4 5046 #define HRTIM_ADC4R_AD4TBC3 ((uint32_t)0x00008000) /*!< ADC Trigger 4 on Timer B compare 3 */
mbed_official 381:5460fc57b6e4 5047 #define HRTIM_ADC4R_AD4TBC4 ((uint32_t)0x00010000) /*!< ADC Trigger 4 on Timer B compare 4 */
mbed_official 381:5460fc57b6e4 5048 #define HRTIM_ADC4R_AD4TBPER ((uint32_t)0x00020000) /*!< ADC Trigger 4 on Timer B period */
mbed_official 381:5460fc57b6e4 5049 #define HRTIM_ADC4R_AD4TCC2 ((uint32_t)0x00040000) /*!< ADC Trigger 4 on Timer C compare 2 */
mbed_official 381:5460fc57b6e4 5050 #define HRTIM_ADC4R_AD4TCC3 ((uint32_t)0x00080000) /*!< ADC Trigger 4 on Timer C compare 3 */
mbed_official 381:5460fc57b6e4 5051 #define HRTIM_ADC4R_AD4TCC4 ((uint32_t)0x00100000) /*!< ADC Trigger 4 on Timer C compare 4 */
mbed_official 381:5460fc57b6e4 5052 #define HRTIM_ADC4R_AD4TCPER ((uint32_t)0x00200000) /*!< ADC Trigger 4 on Timer C period */
mbed_official 381:5460fc57b6e4 5053 #define HRTIM_ADC4R_AD4TCRST ((uint32_t)0x00400000) /*!< ADC Trigger 4 on Timer C reset */
mbed_official 381:5460fc57b6e4 5054 #define HRTIM_ADC4R_AD4TDC2 ((uint32_t)0x00800000) /*!< ADC Trigger 4 on Timer D compare 2 */
mbed_official 381:5460fc57b6e4 5055 #define HRTIM_ADC4R_AD4TDC3 ((uint32_t)0x01000000) /*!< ADC Trigger 4 on Timer D compare 3 */
mbed_official 381:5460fc57b6e4 5056 #define HRTIM_ADC4R_AD4TDC4 ((uint32_t)0x02000000) /*!< ADC Trigger 4 on Timer D compare 4*/
mbed_official 381:5460fc57b6e4 5057 #define HRTIM_ADC4R_AD4TDPER ((uint32_t)0x04000000) /*!< ADC Trigger 4 on Timer D period */
mbed_official 381:5460fc57b6e4 5058 #define HRTIM_ADC4R_AD4TDRST ((uint32_t)0x08000000) /*!< ADC Trigger 4 on Timer D reset */
mbed_official 381:5460fc57b6e4 5059 #define HRTIM_ADC4R_AD4TEC2 ((uint32_t)0x10000000) /*!< ADC Trigger 4 on Timer E compare 2 */
mbed_official 381:5460fc57b6e4 5060 #define HRTIM_ADC4R_AD4TEC3 ((uint32_t)0x20000000) /*!< ADC Trigger 4 on Timer E compare 3 */
mbed_official 381:5460fc57b6e4 5061 #define HRTIM_ADC4R_AD4TEC4 ((uint32_t)0x40000000) /*!< ADC Trigger 4 on Timer E compare 4 */
mbed_official 381:5460fc57b6e4 5062 #define HRTIM_ADC4R_AD4TERST ((uint32_t)0x80000000) /*!< ADC Trigger 4 on Timer E reset */
mbed_official 381:5460fc57b6e4 5063
mbed_official 381:5460fc57b6e4 5064 /******************* Bit definition for HRTIM_DLLCR register ****************/
mbed_official 381:5460fc57b6e4 5065 #define HRTIM_DLLCR_CAL ((uint32_t)0x00000001) /*!< DLL calibration start */
mbed_official 381:5460fc57b6e4 5066 #define HRTIM_DLLCR_CALEN ((uint32_t)0x00000002) /*!< DLL calibration enable */
mbed_official 381:5460fc57b6e4 5067 #define HRTIM_DLLCR_CALRTE ((uint32_t)0x0000000C) /*!< DLL calibration rate */
mbed_official 381:5460fc57b6e4 5068 #define HRTIM_DLLCR_CALRTE_0 ((uint32_t)0x00000004) /*!< DLL calibration rate bit 0 */
mbed_official 381:5460fc57b6e4 5069 #define HRTIM_DLLCR_CALRTE_1 ((uint32_t)0x00000008) /*!< DLL calibration rate bit 1 */
mbed_official 381:5460fc57b6e4 5070
mbed_official 381:5460fc57b6e4 5071 /******************* Bit definition for HRTIM_FLTINR1 register ***************/
mbed_official 381:5460fc57b6e4 5072 #define HRTIM_FLTINR1_FLT1E ((uint32_t)0x00000001) /*!< Fault 1 enable */
mbed_official 381:5460fc57b6e4 5073 #define HRTIM_FLTINR1_FLT1P ((uint32_t)0x00000002) /*!< Fault 1 polarity */
mbed_official 381:5460fc57b6e4 5074 #define HRTIM_FLTINR1_FLT1SRC ((uint32_t)0x00000004) /*!< Fault 1 source */
mbed_official 381:5460fc57b6e4 5075 #define HRTIM_FLTINR1_FLT1F ((uint32_t)0x00000078) /*!< Fault 1 filter */
mbed_official 381:5460fc57b6e4 5076 #define HRTIM_FLTINR1_FLT1F_0 ((uint32_t)0x00000008) /*!< Fault 1 filter bit 0 */
mbed_official 381:5460fc57b6e4 5077 #define HRTIM_FLTINR1_FLT1F_1 ((uint32_t)0x00000010) /*!< Fault 1 filter bit 1 */
mbed_official 381:5460fc57b6e4 5078 #define HRTIM_FLTINR1_FLT1F_2 ((uint32_t)0x00000020) /*!< Fault 1 filter bit 2 */
mbed_official 381:5460fc57b6e4 5079 #define HRTIM_FLTINR1_FLT1F_3 ((uint32_t)0x00000040) /*!< Fault 1 filter bit 3 */
mbed_official 381:5460fc57b6e4 5080 #define HRTIM_FLTINR1_FLT1LCK ((uint32_t)0x00000080) /*!< Fault 1 lock */
mbed_official 381:5460fc57b6e4 5081
mbed_official 381:5460fc57b6e4 5082 #define HRTIM_FLTINR1_FLT2E ((uint32_t)0x00000100) /*!< Fault 2 enable */
mbed_official 381:5460fc57b6e4 5083 #define HRTIM_FLTINR1_FLT2P ((uint32_t)0x00000200) /*!< Fault 2 polarity */
mbed_official 381:5460fc57b6e4 5084 #define HRTIM_FLTINR1_FLT2SRC ((uint32_t)0x00000400) /*!< Fault 2 source */
mbed_official 381:5460fc57b6e4 5085 #define HRTIM_FLTINR1_FLT2F ((uint32_t)0x00007800) /*!< Fault 2 filter */
mbed_official 381:5460fc57b6e4 5086 #define HRTIM_FLTINR1_FLT2F_0 ((uint32_t)0x00000800) /*!< Fault 2 filter bit 0 */
mbed_official 381:5460fc57b6e4 5087 #define HRTIM_FLTINR1_FLT2F_1 ((uint32_t)0x00001000) /*!< Fault 2 filter bit 1 */
mbed_official 381:5460fc57b6e4 5088 #define HRTIM_FLTINR1_FLT2F_2 ((uint32_t)0x00002000) /*!< Fault 2 filter bit 2 */
mbed_official 381:5460fc57b6e4 5089 #define HRTIM_FLTINR1_FLT2F_3 ((uint32_t)0x00004000) /*!< Fault 2 filter bit 3 */
mbed_official 381:5460fc57b6e4 5090 #define HRTIM_FLTINR1_FLT2LCK ((uint32_t)0x00008000) /*!< Fault 2 lock */
mbed_official 381:5460fc57b6e4 5091
mbed_official 381:5460fc57b6e4 5092 #define HRTIM_FLTINR1_FLT3E ((uint32_t)0x00010000) /*!< Fault 3 enable */
mbed_official 381:5460fc57b6e4 5093 #define HRTIM_FLTINR1_FLT3P ((uint32_t)0x00020000) /*!< Fault 3 polarity */
mbed_official 381:5460fc57b6e4 5094 #define HRTIM_FLTINR1_FLT3SRC ((uint32_t)0x00040000) /*!< Fault 3 source */
mbed_official 381:5460fc57b6e4 5095 #define HRTIM_FLTINR1_FLT3F ((uint32_t)0x00780000) /*!< Fault 3 filter */
mbed_official 381:5460fc57b6e4 5096 #define HRTIM_FLTINR1_FLT3F_0 ((uint32_t)0x00080000) /*!< Fault 3 filter bit 0 */
mbed_official 381:5460fc57b6e4 5097 #define HRTIM_FLTINR1_FLT3F_1 ((uint32_t)0x00100000) /*!< Fault 3 filter bit 1 */
mbed_official 381:5460fc57b6e4 5098 #define HRTIM_FLTINR1_FLT3F_2 ((uint32_t)0x00200000) /*!< Fault 3 filter bit 2 */
mbed_official 381:5460fc57b6e4 5099 #define HRTIM_FLTINR1_FLT3F_3 ((uint32_t)0x00400000) /*!< Fault 3 filter bit 3 */
mbed_official 381:5460fc57b6e4 5100 #define HRTIM_FLTINR1_FLT3LCK ((uint32_t)0x00800000) /*!< Fault 3 lock */
mbed_official 381:5460fc57b6e4 5101
mbed_official 381:5460fc57b6e4 5102 #define HRTIM_FLTINR1_FLT4E ((uint32_t)0x01000000) /*!< Fault 4 enable */
mbed_official 381:5460fc57b6e4 5103 #define HRTIM_FLTINR1_FLT4P ((uint32_t)0x02000000) /*!< Fault 4 polarity */
mbed_official 381:5460fc57b6e4 5104 #define HRTIM_FLTINR1_FLT4SRC ((uint32_t)0x04000000) /*!< Fault 4 source */
mbed_official 381:5460fc57b6e4 5105 #define HRTIM_FLTINR1_FLT4F ((uint32_t)0x78000000) /*!< Fault 4 filter */
mbed_official 381:5460fc57b6e4 5106 #define HRTIM_FLTINR1_FLT4F_0 ((uint32_t)0x08000000) /*!< Fault 4 filter bit 0 */
mbed_official 381:5460fc57b6e4 5107 #define HRTIM_FLTINR1_FLT4F_1 ((uint32_t)0x10000000) /*!< Fault 4 filter bit 1 */
mbed_official 381:5460fc57b6e4 5108 #define HRTIM_FLTINR1_FLT4F_2 ((uint32_t)0x20000000) /*!< Fault 4 filter bit 2 */
mbed_official 381:5460fc57b6e4 5109 #define HRTIM_FLTINR1_FLT4F_3 ((uint32_t)0x40000000) /*!< Fault 4 filter bit 3 */
mbed_official 381:5460fc57b6e4 5110 #define HRTIM_FLTINR1_FLT4LCK ((uint32_t)0x80000000) /*!< Fault 4 lock */
mbed_official 381:5460fc57b6e4 5111
mbed_official 381:5460fc57b6e4 5112 /******************* Bit definition for HRTIM_FLTINR2 register ***************/
mbed_official 381:5460fc57b6e4 5113 #define HRTIM_FLTINR2_FLT5E ((uint32_t)0x00000001) /*!< Fault 5 enable */
mbed_official 381:5460fc57b6e4 5114 #define HRTIM_FLTINR2_FLT5P ((uint32_t)0x00000002) /*!< Fault 5 polarity */
mbed_official 381:5460fc57b6e4 5115 #define HRTIM_FLTINR2_FLT5SRC ((uint32_t)0x00000004) /*!< Fault 5 source */
mbed_official 381:5460fc57b6e4 5116 #define HRTIM_FLTINR2_FLT5F ((uint32_t)0x00000078) /*!< Fault 5 filter */
mbed_official 381:5460fc57b6e4 5117 #define HRTIM_FLTINR2_FLT5F_0 ((uint32_t)0x00000008) /*!< Fault 5 filter bit 0 */
mbed_official 381:5460fc57b6e4 5118 #define HRTIM_FLTINR2_FLT5F_1 ((uint32_t)0x00000010) /*!< Fault 5 filter bit 1 */
mbed_official 381:5460fc57b6e4 5119 #define HRTIM_FLTINR2_FLT5F_2 ((uint32_t)0x00000020) /*!< Fault 5 filter bit 2 */
mbed_official 381:5460fc57b6e4 5120 #define HRTIM_FLTINR2_FLT5F_3 ((uint32_t)0x00000040) /*!< Fault 5 filter bit 3 */
mbed_official 381:5460fc57b6e4 5121 #define HRTIM_FLTINR2_FLT5LCK ((uint32_t)0x00000080) /*!< Fault 5 lock */
mbed_official 381:5460fc57b6e4 5122 #define HRTIM_FLTINR2_FLTSD ((uint32_t)0x03000000) /*!< Fault sampling clock division */
mbed_official 381:5460fc57b6e4 5123 #define HRTIM_FLTINR2_FLTSD_0 ((uint32_t)0x01000000) /*!< Fault sampling clock division bit 0 */
mbed_official 381:5460fc57b6e4 5124 #define HRTIM_FLTINR2_FLTSD_1 ((uint32_t)0x02000000) /*!< Fault sampling clock division bit 1 */
mbed_official 381:5460fc57b6e4 5125
mbed_official 381:5460fc57b6e4 5126 /******************* Bit definition for HRTIM_BDMUPR register ***************/
mbed_official 381:5460fc57b6e4 5127 #define HRTIM_BDMUPR_MCR ((uint32_t)0x00000001) /*!< MCR register update enable */
mbed_official 381:5460fc57b6e4 5128 #define HRTIM_BDMUPR_MICR ((uint32_t)0x00000002) /*!< MICR register update enable */
mbed_official 381:5460fc57b6e4 5129 #define HRTIM_BDMUPR_MDIER ((uint32_t)0x00000004) /*!< MDIER register update enable */
mbed_official 381:5460fc57b6e4 5130 #define HRTIM_BDMUPR_MCNT ((uint32_t)0x00000008) /*!< MCNT register update enable */
mbed_official 381:5460fc57b6e4 5131 #define HRTIM_BDMUPR_MPER ((uint32_t)0x00000010) /*!< MPER register update enable */
mbed_official 381:5460fc57b6e4 5132 #define HRTIM_BDMUPR_MREP ((uint32_t)0x00000020) /*!< MREP register update enable */
mbed_official 381:5460fc57b6e4 5133 #define HRTIM_BDMUPR_MCMP1 ((uint32_t)0x00000040) /*!< MCMP1 register update enable */
mbed_official 381:5460fc57b6e4 5134 #define HRTIM_BDMUPR_MCMP2 ((uint32_t)0x00000080) /*!< MCMP2 register update enable */
mbed_official 381:5460fc57b6e4 5135 #define HRTIM_BDMUPR_MCMP3 ((uint32_t)0x00000100) /*!< MCMP3 register update enable */
mbed_official 381:5460fc57b6e4 5136 #define HRTIM_BDMUPR_MCMP4 ((uint32_t)0x00000200) /*!< MPCMP4 register update enable */
mbed_official 381:5460fc57b6e4 5137
mbed_official 381:5460fc57b6e4 5138 /******************* Bit definition for HRTIM_BDTUPR register ***************/
mbed_official 381:5460fc57b6e4 5139 #define HRTIM_BDTUPR_TIMCR ((uint32_t)0x00000001) /*!< TIMCR register update enable */
mbed_official 381:5460fc57b6e4 5140 #define HRTIM_BDTUPR_TIMICR ((uint32_t)0x00000002) /*!< TIMICR register update enable */
mbed_official 381:5460fc57b6e4 5141 #define HRTIM_BDTUPR_TIMDIER ((uint32_t)0x00000004) /*!< TIMDIER register update enable */
mbed_official 381:5460fc57b6e4 5142 #define HRTIM_BDTUPR_TIMCNT ((uint32_t)0x00000008) /*!< TIMCNT register update enable */
mbed_official 381:5460fc57b6e4 5143 #define HRTIM_BDTUPR_TIMPER ((uint32_t)0x00000010) /*!< TIMPER register update enable */
mbed_official 381:5460fc57b6e4 5144 #define HRTIM_BDTUPR_TIMREP ((uint32_t)0x00000020) /*!< TIMREP register update enable */
mbed_official 381:5460fc57b6e4 5145 #define HRTIM_BDTUPR_TIMCMP1 ((uint32_t)0x00000040) /*!< TIMCMP1 register update enable */
mbed_official 381:5460fc57b6e4 5146 #define HRTIM_BDTUPR_TIMCMP2 ((uint32_t)0x00000080) /*!< TIMCMP2 register update enable */
mbed_official 381:5460fc57b6e4 5147 #define HRTIM_BDTUPR_TIMCMP3 ((uint32_t)0x00000100) /*!< TIMCMP3 register update enable */
mbed_official 381:5460fc57b6e4 5148 #define HRTIM_BDTUPR_TIMCMP4 ((uint32_t)0x00000200) /*!< TIMCMP4 register update enable */
mbed_official 381:5460fc57b6e4 5149 #define HRTIM_BDTUPR_TIMDTR ((uint32_t)0x00000400) /*!< TIMDTR register update enable */
mbed_official 381:5460fc57b6e4 5150 #define HRTIM_BDTUPR_TIMSET1R ((uint32_t)0x00000800) /*!< TIMSET1R register update enable */
mbed_official 381:5460fc57b6e4 5151 #define HRTIM_BDTUPR_TIMRST1R ((uint32_t)0x00001000) /*!< TIMRST1R register update enable */
mbed_official 381:5460fc57b6e4 5152 #define HRTIM_BDTUPR_TIMSET2R ((uint32_t)0x00002000) /*!< TIMSET2R register update enable */
mbed_official 381:5460fc57b6e4 5153 #define HRTIM_BDTUPR_TIMRST2R ((uint32_t)0x00004000) /*!< TIMRST2R register update enable */
mbed_official 381:5460fc57b6e4 5154 #define HRTIM_BDTUPR_TIMEEFR1 ((uint32_t)0x00008000) /*!< TIMEEFR1 register update enable */
mbed_official 381:5460fc57b6e4 5155 #define HRTIM_BDTUPR_TIMEEFR2 ((uint32_t)0x00010000) /*!< TIMEEFR2 register update enable */
mbed_official 381:5460fc57b6e4 5156 #define HRTIM_BDTUPR_TIMRSTR ((uint32_t)0x00020000) /*!< TIMRSTR register update enable */
mbed_official 381:5460fc57b6e4 5157 #define HRTIM_BDTUPR_TIMCHPR ((uint32_t)0x00040000) /*!< TIMCHPR register update enable */
mbed_official 381:5460fc57b6e4 5158 #define HRTIM_BDTUPR_TIMOUTR ((uint32_t)0x00080000) /*!< TIMOUTR register update enable */
mbed_official 381:5460fc57b6e4 5159 #define HRTIM_BDTUPR_TIMFLTR ((uint32_t)0x00100000) /*!< TIMFLTR register update enable */
mbed_official 381:5460fc57b6e4 5160
mbed_official 381:5460fc57b6e4 5161 /******************* Bit definition for HRTIM_BDMADR register ***************/
mbed_official 381:5460fc57b6e4 5162 #define HRTIM_BDMADR_BDMADR ((uint32_t)0xFFFFFFFF) /*!< Burst DMA Data register */
mbed_official 381:5460fc57b6e4 5163
mbed_official 381:5460fc57b6e4 5164 /******************************************************************************/
mbed_official 381:5460fc57b6e4 5165 /* */
mbed_official 381:5460fc57b6e4 5166 /* Inter-integrated Circuit Interface (I2C) */
mbed_official 381:5460fc57b6e4 5167 /* */
mbed_official 381:5460fc57b6e4 5168 /******************************************************************************/
mbed_official 381:5460fc57b6e4 5169 /******************* Bit definition for I2C_CR1 register *******************/
mbed_official 381:5460fc57b6e4 5170 #define I2C_CR1_PE ((uint32_t)0x00000001) /*!< Peripheral enable */
mbed_official 381:5460fc57b6e4 5171 #define I2C_CR1_TXIE ((uint32_t)0x00000002) /*!< TX interrupt enable */
mbed_official 381:5460fc57b6e4 5172 #define I2C_CR1_RXIE ((uint32_t)0x00000004) /*!< RX interrupt enable */
mbed_official 381:5460fc57b6e4 5173 #define I2C_CR1_ADDRIE ((uint32_t)0x00000008) /*!< Address match interrupt enable */
mbed_official 381:5460fc57b6e4 5174 #define I2C_CR1_NACKIE ((uint32_t)0x00000010) /*!< NACK received interrupt enable */
mbed_official 381:5460fc57b6e4 5175 #define I2C_CR1_STOPIE ((uint32_t)0x00000020) /*!< STOP detection interrupt enable */
mbed_official 381:5460fc57b6e4 5176 #define I2C_CR1_TCIE ((uint32_t)0x00000040) /*!< Transfer complete interrupt enable */
mbed_official 381:5460fc57b6e4 5177 #define I2C_CR1_ERRIE ((uint32_t)0x00000080) /*!< Errors interrupt enable */
mbed_official 381:5460fc57b6e4 5178 #define I2C_CR1_DFN ((uint32_t)0x00000F00) /*!< Digital noise filter */
mbed_official 381:5460fc57b6e4 5179 #define I2C_CR1_ANFOFF ((uint32_t)0x00001000) /*!< Analog noise filter OFF */
mbed_official 381:5460fc57b6e4 5180 #define I2C_CR1_SWRST ((uint32_t)0x00002000) /*!< Software reset */
mbed_official 381:5460fc57b6e4 5181 #define I2C_CR1_TXDMAEN ((uint32_t)0x00004000) /*!< DMA transmission requests enable */
mbed_official 381:5460fc57b6e4 5182 #define I2C_CR1_RXDMAEN ((uint32_t)0x00008000) /*!< DMA reception requests enable */
mbed_official 381:5460fc57b6e4 5183 #define I2C_CR1_SBC ((uint32_t)0x00010000) /*!< Slave byte control */
mbed_official 381:5460fc57b6e4 5184 #define I2C_CR1_NOSTRETCH ((uint32_t)0x00020000) /*!< Clock stretching disable */
mbed_official 381:5460fc57b6e4 5185 #define I2C_CR1_WUPEN ((uint32_t)0x00040000) /*!< Wakeup from STOP enable */
mbed_official 381:5460fc57b6e4 5186 #define I2C_CR1_GCEN ((uint32_t)0x00080000) /*!< General call enable */
mbed_official 381:5460fc57b6e4 5187 #define I2C_CR1_SMBHEN ((uint32_t)0x00100000) /*!< SMBus host address enable */
mbed_official 381:5460fc57b6e4 5188 #define I2C_CR1_SMBDEN ((uint32_t)0x00200000) /*!< SMBus device default address enable */
mbed_official 381:5460fc57b6e4 5189 #define I2C_CR1_ALERTEN ((uint32_t)0x00400000) /*!< SMBus alert enable */
mbed_official 381:5460fc57b6e4 5190 #define I2C_CR1_PECEN ((uint32_t)0x00800000) /*!< PEC enable */
mbed_official 381:5460fc57b6e4 5191
mbed_official 381:5460fc57b6e4 5192 /****************** Bit definition for I2C_CR2 register ********************/
mbed_official 381:5460fc57b6e4 5193 #define I2C_CR2_SADD ((uint32_t)0x000003FF) /*!< Slave address (master mode) */
mbed_official 381:5460fc57b6e4 5194 #define I2C_CR2_RD_WRN ((uint32_t)0x00000400) /*!< Transfer direction (master mode) */
mbed_official 381:5460fc57b6e4 5195 #define I2C_CR2_ADD10 ((uint32_t)0x00000800) /*!< 10-bit addressing mode (master mode) */
mbed_official 381:5460fc57b6e4 5196 #define I2C_CR2_HEAD10R ((uint32_t)0x00001000) /*!< 10-bit address header only read direction (master mode) */
mbed_official 381:5460fc57b6e4 5197 #define I2C_CR2_START ((uint32_t)0x00002000) /*!< START generation */
mbed_official 381:5460fc57b6e4 5198 #define I2C_CR2_STOP ((uint32_t)0x00004000) /*!< STOP generation (master mode) */
mbed_official 381:5460fc57b6e4 5199 #define I2C_CR2_NACK ((uint32_t)0x00008000) /*!< NACK generation (slave mode) */
mbed_official 381:5460fc57b6e4 5200 #define I2C_CR2_NBYTES ((uint32_t)0x00FF0000) /*!< Number of bytes */
mbed_official 381:5460fc57b6e4 5201 #define I2C_CR2_RELOAD ((uint32_t)0x01000000) /*!< NBYTES reload mode */
mbed_official 381:5460fc57b6e4 5202 #define I2C_CR2_AUTOEND ((uint32_t)0x02000000) /*!< Automatic end mode (master mode) */
mbed_official 381:5460fc57b6e4 5203 #define I2C_CR2_PECBYTE ((uint32_t)0x04000000) /*!< Packet error checking byte */
mbed_official 381:5460fc57b6e4 5204
mbed_official 381:5460fc57b6e4 5205 /******************* Bit definition for I2C_OAR1 register ******************/
mbed_official 381:5460fc57b6e4 5206 #define I2C_OAR1_OA1 ((uint32_t)0x000003FF) /*!< Interface own address 1 */
mbed_official 381:5460fc57b6e4 5207 #define I2C_OAR1_OA1MODE ((uint32_t)0x00000400) /*!< Own address 1 10-bit mode */
mbed_official 381:5460fc57b6e4 5208 #define I2C_OAR1_OA1EN ((uint32_t)0x00008000) /*!< Own address 1 enable */
mbed_official 381:5460fc57b6e4 5209
mbed_official 381:5460fc57b6e4 5210 /******************* Bit definition for I2C_OAR2 register *******************/
mbed_official 381:5460fc57b6e4 5211 #define I2C_OAR2_OA2 ((uint32_t)0x000000FE) /*!< Interface own address 2 */
mbed_official 381:5460fc57b6e4 5212 #define I2C_OAR2_OA2MSK ((uint32_t)0x00000700) /*!< Own address 2 masks */
mbed_official 381:5460fc57b6e4 5213 #define I2C_OAR2_OA2EN ((uint32_t)0x00008000) /*!< Own address 2 enable */
mbed_official 381:5460fc57b6e4 5214
mbed_official 381:5460fc57b6e4 5215 /******************* Bit definition for I2C_TIMINGR register *****************/
mbed_official 381:5460fc57b6e4 5216 #define I2C_TIMINGR_SCLL ((uint32_t)0x000000FF) /*!< SCL low period (master mode) */
mbed_official 381:5460fc57b6e4 5217 #define I2C_TIMINGR_SCLH ((uint32_t)0x0000FF00) /*!< SCL high period (master mode) */
mbed_official 381:5460fc57b6e4 5218 #define I2C_TIMINGR_SDADEL ((uint32_t)0x000F0000) /*!< Data hold time */
mbed_official 381:5460fc57b6e4 5219 #define I2C_TIMINGR_SCLDEL ((uint32_t)0x00F00000) /*!< Data setup time */
mbed_official 381:5460fc57b6e4 5220 #define I2C_TIMINGR_PRESC ((uint32_t)0xF0000000) /*!< Timings prescaler */
mbed_official 381:5460fc57b6e4 5221
mbed_official 381:5460fc57b6e4 5222 /******************* Bit definition for I2C_TIMEOUTR register *****************/
mbed_official 381:5460fc57b6e4 5223 #define I2C_TIMEOUTR_TIMEOUTA ((uint32_t)0x00000FFF) /*!< Bus timeout A */
mbed_official 381:5460fc57b6e4 5224 #define I2C_TIMEOUTR_TIDLE ((uint32_t)0x00001000) /*!< Idle clock timeout detection */
mbed_official 381:5460fc57b6e4 5225 #define I2C_TIMEOUTR_TIMOUTEN ((uint32_t)0x00008000) /*!< Clock timeout enable */
mbed_official 381:5460fc57b6e4 5226 #define I2C_TIMEOUTR_TIMEOUTB ((uint32_t)0x0FFF0000) /*!< Bus timeout B*/
mbed_official 381:5460fc57b6e4 5227 #define I2C_TIMEOUTR_TEXTEN ((uint32_t)0x80000000) /*!< Extended clock timeout enable */
mbed_official 381:5460fc57b6e4 5228
mbed_official 381:5460fc57b6e4 5229 /****************** Bit definition for I2C_ISR register *********************/
mbed_official 381:5460fc57b6e4 5230 #define I2C_ISR_TXE ((uint32_t)0x00000001) /*!< Transmit data register empty */
mbed_official 381:5460fc57b6e4 5231 #define I2C_ISR_TXIS ((uint32_t)0x00000002) /*!< Transmit interrupt status */
mbed_official 381:5460fc57b6e4 5232 #define I2C_ISR_RXNE ((uint32_t)0x00000004) /*!< Receive data register not empty */
mbed_official 381:5460fc57b6e4 5233 #define I2C_ISR_ADDR ((uint32_t)0x00000008) /*!< Address matched (slave mode)*/
mbed_official 381:5460fc57b6e4 5234 #define I2C_ISR_NACKF ((uint32_t)0x00000010) /*!< NACK received flag */
mbed_official 381:5460fc57b6e4 5235 #define I2C_ISR_STOPF ((uint32_t)0x00000020) /*!< STOP detection flag */
mbed_official 381:5460fc57b6e4 5236 #define I2C_ISR_TC ((uint32_t)0x00000040) /*!< Transfer complete (master mode) */
mbed_official 381:5460fc57b6e4 5237 #define I2C_ISR_TCR ((uint32_t)0x00000080) /*!< Transfer complete reload */
mbed_official 381:5460fc57b6e4 5238 #define I2C_ISR_BERR ((uint32_t)0x00000100) /*!< Bus error */
mbed_official 381:5460fc57b6e4 5239 #define I2C_ISR_ARLO ((uint32_t)0x00000200) /*!< Arbitration lost */
mbed_official 381:5460fc57b6e4 5240 #define I2C_ISR_OVR ((uint32_t)0x00000400) /*!< Overrun/Underrun */
mbed_official 381:5460fc57b6e4 5241 #define I2C_ISR_PECERR ((uint32_t)0x00000800) /*!< PEC error in reception */
mbed_official 381:5460fc57b6e4 5242 #define I2C_ISR_TIMEOUT ((uint32_t)0x00001000) /*!< Timeout or Tlow detection flag */
mbed_official 381:5460fc57b6e4 5243 #define I2C_ISR_ALERT ((uint32_t)0x00002000) /*!< SMBus alert */
mbed_official 381:5460fc57b6e4 5244 #define I2C_ISR_BUSY ((uint32_t)0x00008000) /*!< Bus busy */
mbed_official 381:5460fc57b6e4 5245 #define I2C_ISR_DIR ((uint32_t)0x00010000) /*!< Transfer direction (slave mode) */
mbed_official 381:5460fc57b6e4 5246 #define I2C_ISR_ADDCODE ((uint32_t)0x00FE0000) /*!< Address match code (slave mode) */
mbed_official 381:5460fc57b6e4 5247
mbed_official 381:5460fc57b6e4 5248 /****************** Bit definition for I2C_ICR register *********************/
mbed_official 381:5460fc57b6e4 5249 #define I2C_ICR_ADDRCF ((uint32_t)0x00000008) /*!< Address matched clear flag */
mbed_official 381:5460fc57b6e4 5250 #define I2C_ICR_NACKCF ((uint32_t)0x00000010) /*!< NACK clear flag */
mbed_official 381:5460fc57b6e4 5251 #define I2C_ICR_STOPCF ((uint32_t)0x00000020) /*!< STOP detection clear flag */
mbed_official 381:5460fc57b6e4 5252 #define I2C_ICR_BERRCF ((uint32_t)0x00000100) /*!< Bus error clear flag */
mbed_official 381:5460fc57b6e4 5253 #define I2C_ICR_ARLOCF ((uint32_t)0x00000200) /*!< Arbitration lost clear flag */
mbed_official 381:5460fc57b6e4 5254 #define I2C_ICR_OVRCF ((uint32_t)0x00000400) /*!< Overrun/Underrun clear flag */
mbed_official 381:5460fc57b6e4 5255 #define I2C_ICR_PECCF ((uint32_t)0x00000800) /*!< PAC error clear flag */
mbed_official 381:5460fc57b6e4 5256 #define I2C_ICR_TIMOUTCF ((uint32_t)0x00001000) /*!< Timeout clear flag */
mbed_official 381:5460fc57b6e4 5257 #define I2C_ICR_ALERTCF ((uint32_t)0x00002000) /*!< Alert clear flag */
mbed_official 381:5460fc57b6e4 5258
mbed_official 381:5460fc57b6e4 5259 /****************** Bit definition for I2C_PECR register ********************/
mbed_official 381:5460fc57b6e4 5260 #define I2C_PECR_PEC ((uint32_t)0x000000FF) /*!< PEC register */
mbed_official 381:5460fc57b6e4 5261
mbed_official 381:5460fc57b6e4 5262 /****************** Bit definition for I2C_RXDR register *********************/
mbed_official 381:5460fc57b6e4 5263 #define I2C_RXDR_RXDATA ((uint32_t)0x000000FF) /*!< 8-bit receive data */
mbed_official 381:5460fc57b6e4 5264
mbed_official 381:5460fc57b6e4 5265 /****************** Bit definition for I2C_TXDR register *********************/
mbed_official 381:5460fc57b6e4 5266 #define I2C_TXDR_TXDATA ((uint32_t)0x000000FF) /*!< 8-bit transmit data */
mbed_official 381:5460fc57b6e4 5267
mbed_official 381:5460fc57b6e4 5268
mbed_official 381:5460fc57b6e4 5269 /******************************************************************************/
mbed_official 381:5460fc57b6e4 5270 /* */
mbed_official 381:5460fc57b6e4 5271 /* Independent WATCHDOG (IWDG) */
mbed_official 381:5460fc57b6e4 5272 /* */
mbed_official 381:5460fc57b6e4 5273 /******************************************************************************/
mbed_official 381:5460fc57b6e4 5274 /******************* Bit definition for IWDG_KR register ********************/
mbed_official 381:5460fc57b6e4 5275 #define IWDG_KR_KEY ((uint32_t)0x0000FFFF) /*!< Key value (write only, read 0000h) */
mbed_official 381:5460fc57b6e4 5276
mbed_official 381:5460fc57b6e4 5277 /******************* Bit definition for IWDG_PR register ********************/
mbed_official 381:5460fc57b6e4 5278 #define IWDG_PR_PR ((uint32_t)0x00000007) /*!< PR[2:0] (Prescaler divider) */
mbed_official 381:5460fc57b6e4 5279 #define IWDG_PR_PR_0 ((uint32_t)0x00000001) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 5280 #define IWDG_PR_PR_1 ((uint32_t)0x00000002) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 5281 #define IWDG_PR_PR_2 ((uint32_t)0x00000004) /*!< Bit 2 */
mbed_official 381:5460fc57b6e4 5282
mbed_official 381:5460fc57b6e4 5283 /******************* Bit definition for IWDG_RLR register *******************/
mbed_official 381:5460fc57b6e4 5284 #define IWDG_RLR_RL ((uint32_t)0x00000FFF) /*!< Watchdog counter reload value */
mbed_official 381:5460fc57b6e4 5285
mbed_official 381:5460fc57b6e4 5286 /******************* Bit definition for IWDG_SR register ********************/
mbed_official 381:5460fc57b6e4 5287 #define IWDG_SR_PVU ((uint32_t)0x00000001) /*!< Watchdog prescaler value update */
mbed_official 381:5460fc57b6e4 5288 #define IWDG_SR_RVU ((uint32_t)0x00000002) /*!< Watchdog counter reload value update */
mbed_official 381:5460fc57b6e4 5289 #define IWDG_SR_WVU ((uint32_t)0x00000004) /*!< Watchdog counter window value update */
mbed_official 381:5460fc57b6e4 5290
mbed_official 381:5460fc57b6e4 5291 /******************* Bit definition for IWDG_KR register ********************/
mbed_official 381:5460fc57b6e4 5292 #define IWDG_WINR_WIN ((uint32_t)0x00000FFF) /*!< Watchdog counter window value */
mbed_official 381:5460fc57b6e4 5293
mbed_official 381:5460fc57b6e4 5294 /******************************************************************************/
mbed_official 381:5460fc57b6e4 5295 /* */
mbed_official 381:5460fc57b6e4 5296 /* Power Control */
mbed_official 381:5460fc57b6e4 5297 /* */
mbed_official 381:5460fc57b6e4 5298 /******************************************************************************/
mbed_official 381:5460fc57b6e4 5299 /******************** Bit definition for PWR_CR register ********************/
mbed_official 381:5460fc57b6e4 5300 #define PWR_CR_LPDS ((uint32_t)0x00000001) /*!< Low-power Deepsleep */
mbed_official 381:5460fc57b6e4 5301 #define PWR_CR_PDDS ((uint32_t)0x00000002) /*!< Power Down Deepsleep */
mbed_official 381:5460fc57b6e4 5302 #define PWR_CR_CWUF ((uint32_t)0x00000004) /*!< Clear Wakeup Flag */
mbed_official 381:5460fc57b6e4 5303 #define PWR_CR_CSBF ((uint32_t)0x00000008) /*!< Clear Standby Flag */
mbed_official 381:5460fc57b6e4 5304 #define PWR_CR_PVDE ((uint32_t)0x00000010) /*!< Power Voltage Detector Enable */
mbed_official 381:5460fc57b6e4 5305
mbed_official 381:5460fc57b6e4 5306 #define PWR_CR_PLS ((uint32_t)0x000000E0) /*!< PLS[2:0] bits (PVD Level Selection) */
mbed_official 381:5460fc57b6e4 5307 #define PWR_CR_PLS_0 ((uint32_t)0x00000020) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 5308 #define PWR_CR_PLS_1 ((uint32_t)0x00000040) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 5309 #define PWR_CR_PLS_2 ((uint32_t)0x00000080) /*!< Bit 2 */
mbed_official 381:5460fc57b6e4 5310
mbed_official 381:5460fc57b6e4 5311 /*!< PVD level configuration */
mbed_official 381:5460fc57b6e4 5312 #define PWR_CR_PLS_LEV0 ((uint32_t)0x00000000) /*!< PVD level 0 */
mbed_official 381:5460fc57b6e4 5313 #define PWR_CR_PLS_LEV1 ((uint32_t)0x00000020) /*!< PVD level 1 */
mbed_official 381:5460fc57b6e4 5314 #define PWR_CR_PLS_LEV2 ((uint32_t)0x00000040) /*!< PVD level 2 */
mbed_official 381:5460fc57b6e4 5315 #define PWR_CR_PLS_LEV3 ((uint32_t)0x00000060) /*!< PVD level 3 */
mbed_official 381:5460fc57b6e4 5316 #define PWR_CR_PLS_LEV4 ((uint32_t)0x00000080) /*!< PVD level 4 */
mbed_official 381:5460fc57b6e4 5317 #define PWR_CR_PLS_LEV5 ((uint32_t)0x000000A0) /*!< PVD level 5 */
mbed_official 381:5460fc57b6e4 5318 #define PWR_CR_PLS_LEV6 ((uint32_t)0x000000C0) /*!< PVD level 6 */
mbed_official 381:5460fc57b6e4 5319 #define PWR_CR_PLS_LEV7 ((uint32_t)0x000000E0) /*!< PVD level 7 */
mbed_official 381:5460fc57b6e4 5320
mbed_official 381:5460fc57b6e4 5321 #define PWR_CR_DBP ((uint32_t)0x00000100) /*!< Disable Backup Domain write protection */
mbed_official 381:5460fc57b6e4 5322
mbed_official 381:5460fc57b6e4 5323 /******************* Bit definition for PWR_CSR register ********************/
mbed_official 381:5460fc57b6e4 5324 #define PWR_CSR_WUF ((uint32_t)0x00000001) /*!< Wakeup Flag */
mbed_official 381:5460fc57b6e4 5325 #define PWR_CSR_SBF ((uint32_t)0x00000002) /*!< Standby Flag */
mbed_official 381:5460fc57b6e4 5326 #define PWR_CSR_PVDO ((uint32_t)0x00000004) /*!< PVD Output */
mbed_official 381:5460fc57b6e4 5327
mbed_official 381:5460fc57b6e4 5328 #define PWR_CSR_EWUP1 ((uint32_t)0x00000100) /*!< Enable WKUP pin 1 */
mbed_official 381:5460fc57b6e4 5329 #define PWR_CSR_EWUP2 ((uint32_t)0x00000200) /*!< Enable WKUP pin 2 */
mbed_official 381:5460fc57b6e4 5330 #define PWR_CSR_EWUP3 ((uint32_t)0x00000400) /*!< Enable WKUP pin 3 */
mbed_official 381:5460fc57b6e4 5331
mbed_official 381:5460fc57b6e4 5332 /******************************************************************************/
mbed_official 381:5460fc57b6e4 5333 /* */
mbed_official 381:5460fc57b6e4 5334 /* Reset and Clock Control */
mbed_official 381:5460fc57b6e4 5335 /* */
mbed_official 381:5460fc57b6e4 5336 /******************************************************************************/
mbed_official 381:5460fc57b6e4 5337 /******************** Bit definition for RCC_CR register ********************/
mbed_official 381:5460fc57b6e4 5338 #define RCC_CR_HSION ((uint32_t)0x00000001)
mbed_official 381:5460fc57b6e4 5339 #define RCC_CR_HSIRDY ((uint32_t)0x00000002)
mbed_official 381:5460fc57b6e4 5340
mbed_official 381:5460fc57b6e4 5341 #define RCC_CR_HSITRIM ((uint32_t)0x000000F8)
mbed_official 381:5460fc57b6e4 5342 #define RCC_CR_HSITRIM_0 ((uint32_t)0x00000008)/*!<Bit 0 */
mbed_official 381:5460fc57b6e4 5343 #define RCC_CR_HSITRIM_1 ((uint32_t)0x00000010)/*!<Bit 1 */
mbed_official 381:5460fc57b6e4 5344 #define RCC_CR_HSITRIM_2 ((uint32_t)0x00000020)/*!<Bit 2 */
mbed_official 381:5460fc57b6e4 5345 #define RCC_CR_HSITRIM_3 ((uint32_t)0x00000040)/*!<Bit 3 */
mbed_official 381:5460fc57b6e4 5346 #define RCC_CR_HSITRIM_4 ((uint32_t)0x00000080)/*!<Bit 4 */
mbed_official 381:5460fc57b6e4 5347
mbed_official 381:5460fc57b6e4 5348 #define RCC_CR_HSICAL ((uint32_t)0x0000FF00)
mbed_official 381:5460fc57b6e4 5349 #define RCC_CR_HSICAL_0 ((uint32_t)0x00000100)/*!<Bit 0 */
mbed_official 381:5460fc57b6e4 5350 #define RCC_CR_HSICAL_1 ((uint32_t)0x00000200)/*!<Bit 1 */
mbed_official 381:5460fc57b6e4 5351 #define RCC_CR_HSICAL_2 ((uint32_t)0x00000400)/*!<Bit 2 */
mbed_official 381:5460fc57b6e4 5352 #define RCC_CR_HSICAL_3 ((uint32_t)0x00000800)/*!<Bit 3 */
mbed_official 381:5460fc57b6e4 5353 #define RCC_CR_HSICAL_4 ((uint32_t)0x00001000)/*!<Bit 4 */
mbed_official 381:5460fc57b6e4 5354 #define RCC_CR_HSICAL_5 ((uint32_t)0x00002000)/*!<Bit 5 */
mbed_official 381:5460fc57b6e4 5355 #define RCC_CR_HSICAL_6 ((uint32_t)0x00004000)/*!<Bit 6 */
mbed_official 381:5460fc57b6e4 5356 #define RCC_CR_HSICAL_7 ((uint32_t)0x00008000)/*!<Bit 7 */
mbed_official 381:5460fc57b6e4 5357
mbed_official 381:5460fc57b6e4 5358 #define RCC_CR_HSEON ((uint32_t)0x00010000)
mbed_official 381:5460fc57b6e4 5359 #define RCC_CR_HSERDY ((uint32_t)0x00020000)
mbed_official 381:5460fc57b6e4 5360 #define RCC_CR_HSEBYP ((uint32_t)0x00040000)
mbed_official 381:5460fc57b6e4 5361 #define RCC_CR_CSSON ((uint32_t)0x00080000)
mbed_official 381:5460fc57b6e4 5362 #define RCC_CR_PLLON ((uint32_t)0x01000000)
mbed_official 381:5460fc57b6e4 5363 #define RCC_CR_PLLRDY ((uint32_t)0x02000000)
mbed_official 381:5460fc57b6e4 5364
mbed_official 381:5460fc57b6e4 5365 /******************** Bit definition for RCC_CFGR register ******************/
mbed_official 381:5460fc57b6e4 5366 /*!< SW configuration */
mbed_official 381:5460fc57b6e4 5367 #define RCC_CFGR_SW ((uint32_t)0x00000003) /*!< SW[1:0] bits (System clock Switch) */
mbed_official 381:5460fc57b6e4 5368 #define RCC_CFGR_SW_0 ((uint32_t)0x00000001) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 5369 #define RCC_CFGR_SW_1 ((uint32_t)0x00000002) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 5370
mbed_official 381:5460fc57b6e4 5371 #define RCC_CFGR_SW_HSI ((uint32_t)0x00000000) /*!< HSI selected as system clock */
mbed_official 381:5460fc57b6e4 5372 #define RCC_CFGR_SW_HSE ((uint32_t)0x00000001) /*!< HSE selected as system clock */
mbed_official 381:5460fc57b6e4 5373 #define RCC_CFGR_SW_PLL ((uint32_t)0x00000002) /*!< PLL selected as system clock */
mbed_official 381:5460fc57b6e4 5374
mbed_official 381:5460fc57b6e4 5375 /*!< SWS configuration */
mbed_official 381:5460fc57b6e4 5376 #define RCC_CFGR_SWS ((uint32_t)0x0000000C) /*!< SWS[1:0] bits (System Clock Switch Status) */
mbed_official 381:5460fc57b6e4 5377 #define RCC_CFGR_SWS_0 ((uint32_t)0x00000004) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 5378 #define RCC_CFGR_SWS_1 ((uint32_t)0x00000008) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 5379
mbed_official 381:5460fc57b6e4 5380 #define RCC_CFGR_SWS_HSI ((uint32_t)0x00000000) /*!< HSI oscillator used as system clock */
mbed_official 381:5460fc57b6e4 5381 #define RCC_CFGR_SWS_HSE ((uint32_t)0x00000004) /*!< HSE oscillator used as system clock */
mbed_official 381:5460fc57b6e4 5382 #define RCC_CFGR_SWS_PLL ((uint32_t)0x00000008) /*!< PLL used as system clock */
mbed_official 381:5460fc57b6e4 5383
mbed_official 381:5460fc57b6e4 5384 /*!< HPRE configuration */
mbed_official 381:5460fc57b6e4 5385 #define RCC_CFGR_HPRE ((uint32_t)0x000000F0) /*!< HPRE[3:0] bits (AHB prescaler) */
mbed_official 381:5460fc57b6e4 5386 #define RCC_CFGR_HPRE_0 ((uint32_t)0x00000010) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 5387 #define RCC_CFGR_HPRE_1 ((uint32_t)0x00000020) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 5388 #define RCC_CFGR_HPRE_2 ((uint32_t)0x00000040) /*!< Bit 2 */
mbed_official 381:5460fc57b6e4 5389 #define RCC_CFGR_HPRE_3 ((uint32_t)0x00000080) /*!< Bit 3 */
mbed_official 381:5460fc57b6e4 5390
mbed_official 381:5460fc57b6e4 5391 #define RCC_CFGR_HPRE_DIV1 ((uint32_t)0x00000000) /*!< SYSCLK not divided */
mbed_official 381:5460fc57b6e4 5392 #define RCC_CFGR_HPRE_DIV2 ((uint32_t)0x00000080) /*!< SYSCLK divided by 2 */
mbed_official 381:5460fc57b6e4 5393 #define RCC_CFGR_HPRE_DIV4 ((uint32_t)0x00000090) /*!< SYSCLK divided by 4 */
mbed_official 381:5460fc57b6e4 5394 #define RCC_CFGR_HPRE_DIV8 ((uint32_t)0x000000A0) /*!< SYSCLK divided by 8 */
mbed_official 381:5460fc57b6e4 5395 #define RCC_CFGR_HPRE_DIV16 ((uint32_t)0x000000B0) /*!< SYSCLK divided by 16 */
mbed_official 381:5460fc57b6e4 5396 #define RCC_CFGR_HPRE_DIV64 ((uint32_t)0x000000C0) /*!< SYSCLK divided by 64 */
mbed_official 381:5460fc57b6e4 5397 #define RCC_CFGR_HPRE_DIV128 ((uint32_t)0x000000D0) /*!< SYSCLK divided by 128 */
mbed_official 381:5460fc57b6e4 5398 #define RCC_CFGR_HPRE_DIV256 ((uint32_t)0x000000E0) /*!< SYSCLK divided by 256 */
mbed_official 381:5460fc57b6e4 5399 #define RCC_CFGR_HPRE_DIV512 ((uint32_t)0x000000F0) /*!< SYSCLK divided by 512 */
mbed_official 381:5460fc57b6e4 5400
mbed_official 381:5460fc57b6e4 5401 /*!< PPRE1 configuration */
mbed_official 381:5460fc57b6e4 5402 #define RCC_CFGR_PPRE1 ((uint32_t)0x00000700) /*!< PRE1[2:0] bits (APB1 prescaler) */
mbed_official 381:5460fc57b6e4 5403 #define RCC_CFGR_PPRE1_0 ((uint32_t)0x00000100) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 5404 #define RCC_CFGR_PPRE1_1 ((uint32_t)0x00000200) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 5405 #define RCC_CFGR_PPRE1_2 ((uint32_t)0x00000400) /*!< Bit 2 */
mbed_official 381:5460fc57b6e4 5406
mbed_official 381:5460fc57b6e4 5407 #define RCC_CFGR_PPRE1_DIV1 ((uint32_t)0x00000000) /*!< HCLK not divided */
mbed_official 381:5460fc57b6e4 5408 #define RCC_CFGR_PPRE1_DIV2 ((uint32_t)0x00000400) /*!< HCLK divided by 2 */
mbed_official 381:5460fc57b6e4 5409 #define RCC_CFGR_PPRE1_DIV4 ((uint32_t)0x00000500) /*!< HCLK divided by 4 */
mbed_official 381:5460fc57b6e4 5410 #define RCC_CFGR_PPRE1_DIV8 ((uint32_t)0x00000600) /*!< HCLK divided by 8 */
mbed_official 381:5460fc57b6e4 5411 #define RCC_CFGR_PPRE1_DIV16 ((uint32_t)0x00000700) /*!< HCLK divided by 16 */
mbed_official 381:5460fc57b6e4 5412
mbed_official 381:5460fc57b6e4 5413 /*!< PPRE2 configuration */
mbed_official 381:5460fc57b6e4 5414 #define RCC_CFGR_PPRE2 ((uint32_t)0x00003800) /*!< PRE2[2:0] bits (APB2 prescaler) */
mbed_official 381:5460fc57b6e4 5415 #define RCC_CFGR_PPRE2_0 ((uint32_t)0x00000800) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 5416 #define RCC_CFGR_PPRE2_1 ((uint32_t)0x00001000) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 5417 #define RCC_CFGR_PPRE2_2 ((uint32_t)0x00002000) /*!< Bit 2 */
mbed_official 381:5460fc57b6e4 5418
mbed_official 381:5460fc57b6e4 5419 #define RCC_CFGR_PPRE2_DIV1 ((uint32_t)0x00000000) /*!< HCLK not divided */
mbed_official 381:5460fc57b6e4 5420 #define RCC_CFGR_PPRE2_DIV2 ((uint32_t)0x00002000) /*!< HCLK divided by 2 */
mbed_official 381:5460fc57b6e4 5421 #define RCC_CFGR_PPRE2_DIV4 ((uint32_t)0x00002800) /*!< HCLK divided by 4 */
mbed_official 381:5460fc57b6e4 5422 #define RCC_CFGR_PPRE2_DIV8 ((uint32_t)0x00003000) /*!< HCLK divided by 8 */
mbed_official 381:5460fc57b6e4 5423 #define RCC_CFGR_PPRE2_DIV16 ((uint32_t)0x00003800) /*!< HCLK divided by 16 */
mbed_official 381:5460fc57b6e4 5424
mbed_official 381:5460fc57b6e4 5425 #define RCC_CFGR_PLLSRC ((uint32_t)0x00010000) /*!< PLL entry clock source */
mbed_official 381:5460fc57b6e4 5426 #define RCC_CFGR_PLLSRC_HSI_DIV2 ((uint32_t)0x00000000) /*!< HSI clock divided by 2 selected as PLL entry clock source */
mbed_official 381:5460fc57b6e4 5427 #define RCC_CFGR_PLLSRC_HSE_PREDIV ((uint32_t)0x00010000) /*!< HSE/PREDIV clock selected as PLL entry clock source */
mbed_official 381:5460fc57b6e4 5428
mbed_official 381:5460fc57b6e4 5429 #define RCC_CFGR_PLLXTPRE ((uint32_t)0x00020000) /*!< HSE divider for PLL entry */
mbed_official 381:5460fc57b6e4 5430 #define RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1 ((uint32_t)0x00000000) /*!< HSE/PREDIV clock not divided for PLL entry */
mbed_official 381:5460fc57b6e4 5431 #define RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV2 ((uint32_t)0x00020000) /*!< HSE/PREDIV clock divided by 2 for PLL entry */
mbed_official 381:5460fc57b6e4 5432
mbed_official 381:5460fc57b6e4 5433 /*!< PLLMUL configuration */
mbed_official 381:5460fc57b6e4 5434 #define RCC_CFGR_PLLMUL ((uint32_t)0x003C0000) /*!< PLLMUL[3:0] bits (PLL multiplication factor) */
mbed_official 381:5460fc57b6e4 5435 #define RCC_CFGR_PLLMUL_0 ((uint32_t)0x00040000) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 5436 #define RCC_CFGR_PLLMUL_1 ((uint32_t)0x00080000) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 5437 #define RCC_CFGR_PLLMUL_2 ((uint32_t)0x00100000) /*!< Bit 2 */
mbed_official 381:5460fc57b6e4 5438 #define RCC_CFGR_PLLMUL_3 ((uint32_t)0x00200000) /*!< Bit 3 */
mbed_official 381:5460fc57b6e4 5439
mbed_official 381:5460fc57b6e4 5440 #define RCC_CFGR_PLLMUL2 ((uint32_t)0x00000000) /*!< PLL input clock*2 */
mbed_official 381:5460fc57b6e4 5441 #define RCC_CFGR_PLLMUL3 ((uint32_t)0x00040000) /*!< PLL input clock*3 */
mbed_official 381:5460fc57b6e4 5442 #define RCC_CFGR_PLLMUL4 ((uint32_t)0x00080000) /*!< PLL input clock*4 */
mbed_official 381:5460fc57b6e4 5443 #define RCC_CFGR_PLLMUL5 ((uint32_t)0x000C0000) /*!< PLL input clock*5 */
mbed_official 381:5460fc57b6e4 5444 #define RCC_CFGR_PLLMUL6 ((uint32_t)0x00100000) /*!< PLL input clock*6 */
mbed_official 381:5460fc57b6e4 5445 #define RCC_CFGR_PLLMUL7 ((uint32_t)0x00140000) /*!< PLL input clock*7 */
mbed_official 381:5460fc57b6e4 5446 #define RCC_CFGR_PLLMUL8 ((uint32_t)0x00180000) /*!< PLL input clock*8 */
mbed_official 381:5460fc57b6e4 5447 #define RCC_CFGR_PLLMUL9 ((uint32_t)0x001C0000) /*!< PLL input clock*9 */
mbed_official 381:5460fc57b6e4 5448 #define RCC_CFGR_PLLMUL10 ((uint32_t)0x00200000) /*!< PLL input clock10 */
mbed_official 381:5460fc57b6e4 5449 #define RCC_CFGR_PLLMUL11 ((uint32_t)0x00240000) /*!< PLL input clock*11 */
mbed_official 381:5460fc57b6e4 5450 #define RCC_CFGR_PLLMUL12 ((uint32_t)0x00280000) /*!< PLL input clock*12 */
mbed_official 381:5460fc57b6e4 5451 #define RCC_CFGR_PLLMUL13 ((uint32_t)0x002C0000) /*!< PLL input clock*13 */
mbed_official 381:5460fc57b6e4 5452 #define RCC_CFGR_PLLMUL14 ((uint32_t)0x00300000) /*!< PLL input clock*14 */
mbed_official 381:5460fc57b6e4 5453 #define RCC_CFGR_PLLMUL15 ((uint32_t)0x00340000) /*!< PLL input clock*15 */
mbed_official 381:5460fc57b6e4 5454 #define RCC_CFGR_PLLMUL16 ((uint32_t)0x00380000) /*!< PLL input clock*16 */
mbed_official 381:5460fc57b6e4 5455
mbed_official 381:5460fc57b6e4 5456 /*!< MCO configuration */
mbed_official 381:5460fc57b6e4 5457 #define RCC_CFGR_MCO ((uint32_t)0x07000000) /*!< MCO[2:0] bits (Microcontroller Clock Output) */
mbed_official 381:5460fc57b6e4 5458 #define RCC_CFGR_MCO_0 ((uint32_t)0x01000000) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 5459 #define RCC_CFGR_MCO_1 ((uint32_t)0x02000000) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 5460 #define RCC_CFGR_MCO_2 ((uint32_t)0x04000000) /*!< Bit 2 */
mbed_official 381:5460fc57b6e4 5461
mbed_official 381:5460fc57b6e4 5462 #define RCC_CFGR_MCO_NOCLOCK ((uint32_t)0x00000000) /*!< No clock */
mbed_official 381:5460fc57b6e4 5463 #define RCC_CFGR_MCO_LSI ((uint32_t)0x02000000) /*!< LSI clock selected as MCO source */
mbed_official 381:5460fc57b6e4 5464 #define RCC_CFGR_MCO_LSE ((uint32_t)0x03000000) /*!< LSE clock selected as MCO source */
mbed_official 381:5460fc57b6e4 5465 #define RCC_CFGR_MCO_SYSCLK ((uint32_t)0x04000000) /*!< System clock selected as MCO source */
mbed_official 381:5460fc57b6e4 5466 #define RCC_CFGR_MCO_HSI ((uint32_t)0x05000000) /*!< HSI clock selected as MCO source */
mbed_official 381:5460fc57b6e4 5467 #define RCC_CFGR_MCO_HSE ((uint32_t)0x06000000) /*!< HSE clock selected as MCO source */
mbed_official 381:5460fc57b6e4 5468 #define RCC_CFGR_MCO_PLL ((uint32_t)0x07000000) /*!< PLL clock divided by 2 selected as MCO source */
mbed_official 381:5460fc57b6e4 5469
mbed_official 381:5460fc57b6e4 5470 #define RCC_CFGR_MCOPRE ((uint32_t)0x70000000) /*!< MCO prescaler */
mbed_official 381:5460fc57b6e4 5471 #define RCC_CFGR_MCOPRE_DIV1 ((uint32_t)0x00000000) /*!< MCO is divided by 1 */
mbed_official 381:5460fc57b6e4 5472 #define RCC_CFGR_MCOPRE_DIV2 ((uint32_t)0x10000000) /*!< MCO is divided by 2 */
mbed_official 381:5460fc57b6e4 5473 #define RCC_CFGR_MCOPRE_DIV4 ((uint32_t)0x20000000) /*!< MCO is divided by 4 */
mbed_official 381:5460fc57b6e4 5474 #define RCC_CFGR_MCOPRE_DIV8 ((uint32_t)0x30000000) /*!< MCO is divided by 8 */
mbed_official 381:5460fc57b6e4 5475 #define RCC_CFGR_MCOPRE_DIV16 ((uint32_t)0x40000000) /*!< MCO is divided by 16 */
mbed_official 381:5460fc57b6e4 5476 #define RCC_CFGR_MCOPRE_DIV32 ((uint32_t)0x50000000) /*!< MCO is divided by 32 */
mbed_official 381:5460fc57b6e4 5477 #define RCC_CFGR_MCOPRE_DIV64 ((uint32_t)0x60000000) /*!< MCO is divided by 64 */
mbed_official 381:5460fc57b6e4 5478 #define RCC_CFGR_MCOPRE_DIV128 ((uint32_t)0x70000000) /*!< MCO is divided by 128 */
mbed_official 381:5460fc57b6e4 5479
mbed_official 381:5460fc57b6e4 5480 #define RCC_CFGR_PLLNODIV ((uint32_t)0x80000000) /*!< PLL is not divided to MCO */
mbed_official 381:5460fc57b6e4 5481
mbed_official 381:5460fc57b6e4 5482 /********************* Bit definition for RCC_CIR register ********************/
mbed_official 381:5460fc57b6e4 5483 #define RCC_CIR_LSIRDYF ((uint32_t)0x00000001) /*!< LSI Ready Interrupt flag */
mbed_official 381:5460fc57b6e4 5484 #define RCC_CIR_LSERDYF ((uint32_t)0x00000002) /*!< LSE Ready Interrupt flag */
mbed_official 381:5460fc57b6e4 5485 #define RCC_CIR_HSIRDYF ((uint32_t)0x00000004) /*!< HSI Ready Interrupt flag */
mbed_official 381:5460fc57b6e4 5486 #define RCC_CIR_HSERDYF ((uint32_t)0x00000008) /*!< HSE Ready Interrupt flag */
mbed_official 381:5460fc57b6e4 5487 #define RCC_CIR_PLLRDYF ((uint32_t)0x00000010) /*!< PLL Ready Interrupt flag */
mbed_official 381:5460fc57b6e4 5488 #define RCC_CIR_CSSF ((uint32_t)0x00000080) /*!< Clock Security System Interrupt flag */
mbed_official 381:5460fc57b6e4 5489 #define RCC_CIR_LSIRDYIE ((uint32_t)0x00000100) /*!< LSI Ready Interrupt Enable */
mbed_official 381:5460fc57b6e4 5490 #define RCC_CIR_LSERDYIE ((uint32_t)0x00000200) /*!< LSE Ready Interrupt Enable */
mbed_official 381:5460fc57b6e4 5491 #define RCC_CIR_HSIRDYIE ((uint32_t)0x00000400) /*!< HSI Ready Interrupt Enable */
mbed_official 381:5460fc57b6e4 5492 #define RCC_CIR_HSERDYIE ((uint32_t)0x00000800) /*!< HSE Ready Interrupt Enable */
mbed_official 381:5460fc57b6e4 5493 #define RCC_CIR_PLLRDYIE ((uint32_t)0x00001000) /*!< PLL Ready Interrupt Enable */
mbed_official 381:5460fc57b6e4 5494 #define RCC_CIR_LSIRDYC ((uint32_t)0x00010000) /*!< LSI Ready Interrupt Clear */
mbed_official 381:5460fc57b6e4 5495 #define RCC_CIR_LSERDYC ((uint32_t)0x00020000) /*!< LSE Ready Interrupt Clear */
mbed_official 381:5460fc57b6e4 5496 #define RCC_CIR_HSIRDYC ((uint32_t)0x00040000) /*!< HSI Ready Interrupt Clear */
mbed_official 381:5460fc57b6e4 5497 #define RCC_CIR_HSERDYC ((uint32_t)0x00080000) /*!< HSE Ready Interrupt Clear */
mbed_official 381:5460fc57b6e4 5498 #define RCC_CIR_PLLRDYC ((uint32_t)0x00100000) /*!< PLL Ready Interrupt Clear */
mbed_official 381:5460fc57b6e4 5499 #define RCC_CIR_CSSC ((uint32_t)0x00800000) /*!< Clock Security System Interrupt Clear */
mbed_official 381:5460fc57b6e4 5500
mbed_official 381:5460fc57b6e4 5501 /****************** Bit definition for RCC_APB2RSTR register *****************/
mbed_official 381:5460fc57b6e4 5502 #define RCC_APB2RSTR_SYSCFGRST ((uint32_t)0x00000001) /*!< SYSCFG reset */
mbed_official 381:5460fc57b6e4 5503 #define RCC_APB2RSTR_TIM1RST ((uint32_t)0x00000800) /*!< TIM1 reset */
mbed_official 381:5460fc57b6e4 5504 #define RCC_APB2RSTR_SPI1RST ((uint32_t)0x00001000) /*!< SPI1 reset */
mbed_official 381:5460fc57b6e4 5505 #define RCC_APB2RSTR_USART1RST ((uint32_t)0x00004000) /*!< USART1 reset */
mbed_official 381:5460fc57b6e4 5506 #define RCC_APB2RSTR_TIM15RST ((uint32_t)0x00010000) /*!< TIM15 reset */
mbed_official 381:5460fc57b6e4 5507 #define RCC_APB2RSTR_TIM16RST ((uint32_t)0x00020000) /*!< TIM16 reset */
mbed_official 381:5460fc57b6e4 5508 #define RCC_APB2RSTR_TIM17RST ((uint32_t)0x00040000) /*!< TIM17 reset */
mbed_official 381:5460fc57b6e4 5509 #define RCC_APB2RSTR_HRTIM1RST ((uint32_t)0x20000000) /*!< TIM17 reset */
mbed_official 381:5460fc57b6e4 5510
mbed_official 381:5460fc57b6e4 5511 /****************** Bit definition for RCC_APB1RSTR register ******************/
mbed_official 381:5460fc57b6e4 5512 #define RCC_APB1RSTR_TIM2RST ((uint32_t)0x00000001) /*!< Timer 2 reset */
mbed_official 381:5460fc57b6e4 5513 #define RCC_APB1RSTR_TIM3RST ((uint32_t)0x00000002) /*!< Timer 3 reset */
mbed_official 381:5460fc57b6e4 5514 #define RCC_APB1RSTR_TIM6RST ((uint32_t)0x00000010) /*!< Timer 6 reset */
mbed_official 381:5460fc57b6e4 5515 #define RCC_APB1RSTR_TIM7RST ((uint32_t)0x00000020) /*!< Timer 7 reset */
mbed_official 381:5460fc57b6e4 5516 #define RCC_APB1RSTR_WWDGRST ((uint32_t)0x00000800) /*!< Window Watchdog reset */
mbed_official 381:5460fc57b6e4 5517 #define RCC_APB1RSTR_USART2RST ((uint32_t)0x00020000) /*!< USART 2 reset */
mbed_official 381:5460fc57b6e4 5518 #define RCC_APB1RSTR_USART3RST ((uint32_t)0x00040000) /*!< USART 3 reset */
mbed_official 381:5460fc57b6e4 5519 #define RCC_APB1RSTR_I2C1RST ((uint32_t)0x00200000) /*!< I2C 1 reset */
mbed_official 381:5460fc57b6e4 5520 #define RCC_APB1RSTR_CANRST ((uint32_t)0x02000000) /*!< CAN reset */
mbed_official 381:5460fc57b6e4 5521 #define RCC_APB1RSTR_DAC2RST ((uint32_t)0x04000000) /*!< DAC 2 reset */
mbed_official 381:5460fc57b6e4 5522 #define RCC_APB1RSTR_PWRRST ((uint32_t)0x10000000) /*!< PWR reset */
mbed_official 381:5460fc57b6e4 5523 #define RCC_APB1RSTR_DAC1RST ((uint32_t)0x20000000) /*!< DAC 1 reset */
mbed_official 381:5460fc57b6e4 5524
mbed_official 381:5460fc57b6e4 5525 /****************** Bit definition for RCC_AHBENR register ******************/
mbed_official 381:5460fc57b6e4 5526 #define RCC_AHBENR_DMA1EN ((uint32_t)0x00000001) /*!< DMA1 clock enable */
mbed_official 381:5460fc57b6e4 5527 #define RCC_AHBENR_SRAMEN ((uint32_t)0x00000004) /*!< SRAM interface clock enable */
mbed_official 381:5460fc57b6e4 5528 #define RCC_AHBENR_FLITFEN ((uint32_t)0x00000010) /*!< FLITF clock enable */
mbed_official 381:5460fc57b6e4 5529 #define RCC_AHBENR_CRCEN ((uint32_t)0x00000040) /*!< CRC clock enable */
mbed_official 381:5460fc57b6e4 5530 #define RCC_AHBENR_GPIOAEN ((uint32_t)0x00020000) /*!< GPIOA clock enable */
mbed_official 381:5460fc57b6e4 5531 #define RCC_AHBENR_GPIOBEN ((uint32_t)0x00040000) /*!< GPIOB clock enable */
mbed_official 381:5460fc57b6e4 5532 #define RCC_AHBENR_GPIOCEN ((uint32_t)0x00080000) /*!< GPIOC clock enable */
mbed_official 381:5460fc57b6e4 5533 #define RCC_AHBENR_GPIODEN ((uint32_t)0x00100000) /*!< GPIOD clock enable */
mbed_official 381:5460fc57b6e4 5534 #define RCC_AHBENR_GPIOFEN ((uint32_t)0x00400000) /*!< GPIOF clock enable */
mbed_official 381:5460fc57b6e4 5535 #define RCC_AHBENR_TSCEN ((uint32_t)0x01000000) /*!< TS clock enable */
mbed_official 381:5460fc57b6e4 5536 #define RCC_AHBENR_ADC12EN ((uint32_t)0x10000000) /*!< ADC1/ ADC2 clock enable */
mbed_official 381:5460fc57b6e4 5537
mbed_official 381:5460fc57b6e4 5538 /***************** Bit definition for RCC_APB2ENR register ******************/
mbed_official 381:5460fc57b6e4 5539 #define RCC_APB2ENR_SYSCFGEN ((uint32_t)0x00000001) /*!< SYSCFG clock enable */
mbed_official 381:5460fc57b6e4 5540 #define RCC_APB2ENR_TIM1EN ((uint32_t)0x00000800) /*!< TIM1 clock enable */
mbed_official 381:5460fc57b6e4 5541 #define RCC_APB2ENR_SPI1EN ((uint32_t)0x00001000) /*!< SPI1 clock enable */
mbed_official 381:5460fc57b6e4 5542 #define RCC_APB2ENR_USART1EN ((uint32_t)0x00004000) /*!< USART1 clock enable */
mbed_official 381:5460fc57b6e4 5543 #define RCC_APB2ENR_TIM15EN ((uint32_t)0x00010000) /*!< TIM15 clock enable */
mbed_official 381:5460fc57b6e4 5544 #define RCC_APB2ENR_TIM16EN ((uint32_t)0x00020000) /*!< TIM16 clock enable */
mbed_official 381:5460fc57b6e4 5545 #define RCC_APB2ENR_TIM17EN ((uint32_t)0x00040000) /*!< TIM17 clock enable */
mbed_official 381:5460fc57b6e4 5546 #define RCC_APB2ENR_HRTIM1EN ((uint32_t)0x20000000) /*!< TIM17 reset */
mbed_official 381:5460fc57b6e4 5547
mbed_official 381:5460fc57b6e4 5548 /****************** Bit definition for RCC_APB1ENR register ******************/
mbed_official 381:5460fc57b6e4 5549 #define RCC_APB1ENR_TIM2EN ((uint32_t)0x00000001) /*!< Timer 2 clock enable */
mbed_official 381:5460fc57b6e4 5550 #define RCC_APB1ENR_TIM3EN ((uint32_t)0x00000002) /*!< Timer 3 clock enable */
mbed_official 381:5460fc57b6e4 5551 #define RCC_APB1ENR_TIM6EN ((uint32_t)0x00000010) /*!< Timer 6 clock enable */
mbed_official 381:5460fc57b6e4 5552 #define RCC_APB1ENR_TIM7EN ((uint32_t)0x00000020) /*!< Timer 7 clock enable */
mbed_official 381:5460fc57b6e4 5553 #define RCC_APB1ENR_WWDGEN ((uint32_t)0x00000800) /*!< Window Watchdog clock enable */
mbed_official 381:5460fc57b6e4 5554 #define RCC_APB1ENR_USART2EN ((uint32_t)0x00020000) /*!< USART 2 clock enable */
mbed_official 381:5460fc57b6e4 5555 #define RCC_APB1ENR_USART3EN ((uint32_t)0x00040000) /*!< USART 3 clock enable */
mbed_official 381:5460fc57b6e4 5556 #define RCC_APB1ENR_I2C1EN ((uint32_t)0x00200000) /*!< I2C 1 clock enable */
mbed_official 381:5460fc57b6e4 5557 #define RCC_APB1ENR_CANEN ((uint32_t)0x02000000) /*!< CAN clock enable */
mbed_official 381:5460fc57b6e4 5558 #define RCC_APB1ENR_DAC2EN ((uint32_t)0x04000000) /*!< DAC 2 clock enable */
mbed_official 381:5460fc57b6e4 5559 #define RCC_APB1ENR_PWREN ((uint32_t)0x10000000) /*!< PWR clock enable */
mbed_official 381:5460fc57b6e4 5560 #define RCC_APB1ENR_DAC1EN ((uint32_t)0x20000000) /*!< DAC 1 clock enable */
mbed_official 381:5460fc57b6e4 5561
mbed_official 381:5460fc57b6e4 5562 /******************** Bit definition for RCC_BDCR register ******************/
mbed_official 381:5460fc57b6e4 5563 #define RCC_BDCR_LSE ((uint32_t)0x00000007) /*!< External Low Speed oscillator [2:0] bits */
mbed_official 381:5460fc57b6e4 5564 #define RCC_BDCR_LSEON ((uint32_t)0x00000001) /*!< External Low Speed oscillator enable */
mbed_official 381:5460fc57b6e4 5565 #define RCC_BDCR_LSERDY ((uint32_t)0x00000002) /*!< External Low Speed oscillator Ready */
mbed_official 381:5460fc57b6e4 5566 #define RCC_BDCR_LSEBYP ((uint32_t)0x00000004) /*!< External Low Speed oscillator Bypass */
mbed_official 381:5460fc57b6e4 5567
mbed_official 381:5460fc57b6e4 5568 #define RCC_BDCR_LSEDRV ((uint32_t)0x00000018) /*!< LSEDRV[1:0] bits (LSE Osc. drive capability) */
mbed_official 381:5460fc57b6e4 5569 #define RCC_BDCR_LSEDRV_0 ((uint32_t)0x00000008) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 5570 #define RCC_BDCR_LSEDRV_1 ((uint32_t)0x00000010) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 5571
mbed_official 381:5460fc57b6e4 5572 #define RCC_BDCR_RTCSEL ((uint32_t)0x00000300) /*!< RTCSEL[1:0] bits (RTC clock source selection) */
mbed_official 381:5460fc57b6e4 5573 #define RCC_BDCR_RTCSEL_0 ((uint32_t)0x00000100) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 5574 #define RCC_BDCR_RTCSEL_1 ((uint32_t)0x00000200) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 5575
mbed_official 381:5460fc57b6e4 5576 /*!< RTC configuration */
mbed_official 381:5460fc57b6e4 5577 #define RCC_BDCR_RTCSEL_NOCLOCK ((uint32_t)0x00000000) /*!< No clock */
mbed_official 381:5460fc57b6e4 5578 #define RCC_BDCR_RTCSEL_LSE ((uint32_t)0x00000100) /*!< LSE oscillator clock used as RTC clock */
mbed_official 381:5460fc57b6e4 5579 #define RCC_BDCR_RTCSEL_LSI ((uint32_t)0x00000200) /*!< LSI oscillator clock used as RTC clock */
mbed_official 381:5460fc57b6e4 5580 #define RCC_BDCR_RTCSEL_HSE ((uint32_t)0x00000300) /*!< HSE oscillator clock divided by 32 used as RTC clock */
mbed_official 381:5460fc57b6e4 5581
mbed_official 381:5460fc57b6e4 5582 #define RCC_BDCR_RTCEN ((uint32_t)0x00008000) /*!< RTC clock enable */
mbed_official 381:5460fc57b6e4 5583 #define RCC_BDCR_BDRST ((uint32_t)0x00010000) /*!< Backup domain software reset */
mbed_official 381:5460fc57b6e4 5584
mbed_official 381:5460fc57b6e4 5585 /******************** Bit definition for RCC_CSR register *******************/
mbed_official 381:5460fc57b6e4 5586 #define RCC_CSR_LSION ((uint32_t)0x00000001) /*!< Internal Low Speed oscillator enable */
mbed_official 381:5460fc57b6e4 5587 #define RCC_CSR_LSIRDY ((uint32_t)0x00000002) /*!< Internal Low Speed oscillator Ready */
mbed_official 381:5460fc57b6e4 5588 #define RCC_CSR_RMVF ((uint32_t)0x01000000) /*!< Remove reset flag */
mbed_official 381:5460fc57b6e4 5589 #define RCC_CSR_OBLRSTF ((uint32_t)0x02000000) /*!< OBL reset flag */
mbed_official 381:5460fc57b6e4 5590 #define RCC_CSR_PINRSTF ((uint32_t)0x04000000) /*!< PIN reset flag */
mbed_official 381:5460fc57b6e4 5591 #define RCC_CSR_PORRSTF ((uint32_t)0x08000000) /*!< POR/PDR reset flag */
mbed_official 381:5460fc57b6e4 5592 #define RCC_CSR_SFTRSTF ((uint32_t)0x10000000) /*!< Software Reset flag */
mbed_official 381:5460fc57b6e4 5593 #define RCC_CSR_IWDGRSTF ((uint32_t)0x20000000) /*!< Independent Watchdog reset flag */
mbed_official 381:5460fc57b6e4 5594 #define RCC_CSR_WWDGRSTF ((uint32_t)0x40000000) /*!< Window watchdog reset flag */
mbed_official 381:5460fc57b6e4 5595 #define RCC_CSR_LPWRRSTF ((uint32_t)0x80000000) /*!< Low-Power reset flag */
mbed_official 381:5460fc57b6e4 5596
mbed_official 381:5460fc57b6e4 5597 /******************* Bit definition for RCC_AHBRSTR register ****************/
mbed_official 381:5460fc57b6e4 5598 #define RCC_AHBRSTR_GPIOARST ((uint32_t)0x00020000) /*!< GPIOA reset */
mbed_official 381:5460fc57b6e4 5599 #define RCC_AHBRSTR_GPIOBRST ((uint32_t)0x00040000) /*!< GPIOB reset */
mbed_official 381:5460fc57b6e4 5600 #define RCC_AHBRSTR_GPIOCRST ((uint32_t)0x00080000) /*!< GPIOC reset */
mbed_official 381:5460fc57b6e4 5601 #define RCC_AHBRSTR_GPIODRST ((uint32_t)0x00100000) /*!< GPIOD reset */
mbed_official 381:5460fc57b6e4 5602 #define RCC_AHBRSTR_GPIOFRST ((uint32_t)0x00400000) /*!< GPIOF reset */
mbed_official 381:5460fc57b6e4 5603 #define RCC_AHBRSTR_TSCRST ((uint32_t)0x01000000) /*!< TSC reset */
mbed_official 381:5460fc57b6e4 5604 #define RCC_AHBRSTR_ADC12RST ((uint32_t)0x10000000) /*!< ADC1 & ADC2 reset */
mbed_official 381:5460fc57b6e4 5605
mbed_official 381:5460fc57b6e4 5606 /******************* Bit definition for RCC_CFGR2 register ******************/
mbed_official 381:5460fc57b6e4 5607 /*!< PREDIV configuration */
mbed_official 381:5460fc57b6e4 5608 #define RCC_CFGR2_PREDIV ((uint32_t)0x0000000F) /*!< PREDIV[3:0] bits */
mbed_official 381:5460fc57b6e4 5609 #define RCC_CFGR2_PREDIV_0 ((uint32_t)0x00000001) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 5610 #define RCC_CFGR2_PREDIV_1 ((uint32_t)0x00000002) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 5611 #define RCC_CFGR2_PREDIV_2 ((uint32_t)0x00000004) /*!< Bit 2 */
mbed_official 381:5460fc57b6e4 5612 #define RCC_CFGR2_PREDIV_3 ((uint32_t)0x00000008) /*!< Bit 3 */
mbed_official 381:5460fc57b6e4 5613
mbed_official 381:5460fc57b6e4 5614 #define RCC_CFGR2_PREDIV_DIV1 ((uint32_t)0x00000000) /*!< PREDIV input clock not divided */
mbed_official 381:5460fc57b6e4 5615 #define RCC_CFGR2_PREDIV_DIV2 ((uint32_t)0x00000001) /*!< PREDIV input clock divided by 2 */
mbed_official 381:5460fc57b6e4 5616 #define RCC_CFGR2_PREDIV_DIV3 ((uint32_t)0x00000002) /*!< PREDIV input clock divided by 3 */
mbed_official 381:5460fc57b6e4 5617 #define RCC_CFGR2_PREDIV_DIV4 ((uint32_t)0x00000003) /*!< PREDIV input clock divided by 4 */
mbed_official 381:5460fc57b6e4 5618 #define RCC_CFGR2_PREDIV_DIV5 ((uint32_t)0x00000004) /*!< PREDIV input clock divided by 5 */
mbed_official 381:5460fc57b6e4 5619 #define RCC_CFGR2_PREDIV_DIV6 ((uint32_t)0x00000005) /*!< PREDIV input clock divided by 6 */
mbed_official 381:5460fc57b6e4 5620 #define RCC_CFGR2_PREDIV_DIV7 ((uint32_t)0x00000006) /*!< PREDIV input clock divided by 7 */
mbed_official 381:5460fc57b6e4 5621 #define RCC_CFGR2_PREDIV_DIV8 ((uint32_t)0x00000007) /*!< PREDIV input clock divided by 8 */
mbed_official 381:5460fc57b6e4 5622 #define RCC_CFGR2_PREDIV_DIV9 ((uint32_t)0x00000008) /*!< PREDIV input clock divided by 9 */
mbed_official 381:5460fc57b6e4 5623 #define RCC_CFGR2_PREDIV_DIV10 ((uint32_t)0x00000009) /*!< PREDIV input clock divided by 10 */
mbed_official 381:5460fc57b6e4 5624 #define RCC_CFGR2_PREDIV_DIV11 ((uint32_t)0x0000000A) /*!< PREDIV input clock divided by 11 */
mbed_official 381:5460fc57b6e4 5625 #define RCC_CFGR2_PREDIV_DIV12 ((uint32_t)0x0000000B) /*!< PREDIV input clock divided by 12 */
mbed_official 381:5460fc57b6e4 5626 #define RCC_CFGR2_PREDIV_DIV13 ((uint32_t)0x0000000C) /*!< PREDIV input clock divided by 13 */
mbed_official 381:5460fc57b6e4 5627 #define RCC_CFGR2_PREDIV_DIV14 ((uint32_t)0x0000000D) /*!< PREDIV input clock divided by 14 */
mbed_official 381:5460fc57b6e4 5628 #define RCC_CFGR2_PREDIV_DIV15 ((uint32_t)0x0000000E) /*!< PREDIV input clock divided by 15 */
mbed_official 381:5460fc57b6e4 5629 #define RCC_CFGR2_PREDIV_DIV16 ((uint32_t)0x0000000F) /*!< PREDIV input clock divided by 16 */
mbed_official 381:5460fc57b6e4 5630
mbed_official 381:5460fc57b6e4 5631 /*!< ADCPRE12 configuration */
mbed_official 381:5460fc57b6e4 5632 #define RCC_CFGR2_ADCPRE12 ((uint32_t)0x000001F0) /*!< ADCPRE12[8:4] bits */
mbed_official 381:5460fc57b6e4 5633 #define RCC_CFGR2_ADCPRE12_0 ((uint32_t)0x00000010) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 5634 #define RCC_CFGR2_ADCPRE12_1 ((uint32_t)0x00000020) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 5635 #define RCC_CFGR2_ADCPRE12_2 ((uint32_t)0x00000040) /*!< Bit 2 */
mbed_official 381:5460fc57b6e4 5636 #define RCC_CFGR2_ADCPRE12_3 ((uint32_t)0x00000080) /*!< Bit 3 */
mbed_official 381:5460fc57b6e4 5637 #define RCC_CFGR2_ADCPRE12_4 ((uint32_t)0x00000100) /*!< Bit 4 */
mbed_official 381:5460fc57b6e4 5638
mbed_official 381:5460fc57b6e4 5639 #define RCC_CFGR2_ADCPRE12_NO ((uint32_t)0x00000000) /*!< ADC12 clock disabled, ADC12 can use AHB clock */
mbed_official 381:5460fc57b6e4 5640 #define RCC_CFGR2_ADCPRE12_DIV1 ((uint32_t)0x00000100) /*!< ADC12 PLL clock divided by 1 */
mbed_official 381:5460fc57b6e4 5641 #define RCC_CFGR2_ADCPRE12_DIV2 ((uint32_t)0x00000110) /*!< ADC12 PLL clock divided by 2 */
mbed_official 381:5460fc57b6e4 5642 #define RCC_CFGR2_ADCPRE12_DIV4 ((uint32_t)0x00000120) /*!< ADC12 PLL clock divided by 4 */
mbed_official 381:5460fc57b6e4 5643 #define RCC_CFGR2_ADCPRE12_DIV6 ((uint32_t)0x00000130) /*!< ADC12 PLL clock divided by 6 */
mbed_official 381:5460fc57b6e4 5644 #define RCC_CFGR2_ADCPRE12_DIV8 ((uint32_t)0x00000140) /*!< ADC12 PLL clock divided by 8 */
mbed_official 381:5460fc57b6e4 5645 #define RCC_CFGR2_ADCPRE12_DIV10 ((uint32_t)0x00000150) /*!< ADC12 PLL clock divided by 10 */
mbed_official 381:5460fc57b6e4 5646 #define RCC_CFGR2_ADCPRE12_DIV12 ((uint32_t)0x00000160) /*!< ADC12 PLL clock divided by 12 */
mbed_official 381:5460fc57b6e4 5647 #define RCC_CFGR2_ADCPRE12_DIV16 ((uint32_t)0x00000170) /*!< ADC12 PLL clock divided by 16 */
mbed_official 381:5460fc57b6e4 5648 #define RCC_CFGR2_ADCPRE12_DIV32 ((uint32_t)0x00000180) /*!< ADC12 PLL clock divided by 32 */
mbed_official 381:5460fc57b6e4 5649 #define RCC_CFGR2_ADCPRE12_DIV64 ((uint32_t)0x00000190) /*!< ADC12 PLL clock divided by 64 */
mbed_official 381:5460fc57b6e4 5650 #define RCC_CFGR2_ADCPRE12_DIV128 ((uint32_t)0x000001A0) /*!< ADC12 PLL clock divided by 128 */
mbed_official 381:5460fc57b6e4 5651 #define RCC_CFGR2_ADCPRE12_DIV256 ((uint32_t)0x000001B0) /*!< ADC12 PLL clock divided by 256 */
mbed_official 381:5460fc57b6e4 5652
mbed_official 381:5460fc57b6e4 5653 /******************* Bit definition for RCC_CFGR3 register ******************/
mbed_official 381:5460fc57b6e4 5654 #define RCC_CFGR3_USART1SW ((uint32_t)0x00000003) /*!< USART1SW[1:0] bits */
mbed_official 381:5460fc57b6e4 5655 #define RCC_CFGR3_USART1SW_0 ((uint32_t)0x00000001) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 5656 #define RCC_CFGR3_USART1SW_1 ((uint32_t)0x00000002) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 5657
mbed_official 381:5460fc57b6e4 5658 #define RCC_CFGR3_USART1SW_PCLK ((uint32_t)0x00000000) /*!< PCLK1 clock used as USART1 clock source */
mbed_official 381:5460fc57b6e4 5659 #define RCC_CFGR3_USART1SW_SYSCLK ((uint32_t)0x00000001) /*!< System clock selected as USART1 clock source */
mbed_official 381:5460fc57b6e4 5660 #define RCC_CFGR3_USART1SW_LSE ((uint32_t)0x00000002) /*!< LSE oscillator clock used as USART1 clock source */
mbed_official 381:5460fc57b6e4 5661 #define RCC_CFGR3_USART1SW_HSI ((uint32_t)0x00000003) /*!< HSI oscillator clock used as USART1 clock source */
mbed_official 381:5460fc57b6e4 5662
mbed_official 381:5460fc57b6e4 5663 #define RCC_CFGR3_I2CSW ((uint32_t)0x00000010) /*!< I2CSW bits */
mbed_official 381:5460fc57b6e4 5664 #define RCC_CFGR3_I2C1SW ((uint32_t)0x00000010) /*!< I2C1SW bits */
mbed_official 381:5460fc57b6e4 5665
mbed_official 381:5460fc57b6e4 5666 #define RCC_CFGR3_I2C1SW_HSI ((uint32_t)0x00000000) /*!< HSI oscillator clock used as I2C1 clock source */
mbed_official 381:5460fc57b6e4 5667 #define RCC_CFGR3_I2C1SW_SYSCLK ((uint32_t)0x00000010) /*!< System clock selected as I2C1 clock source */
mbed_official 381:5460fc57b6e4 5668
mbed_official 381:5460fc57b6e4 5669 #define RCC_CFGR3_TIMSW ((uint32_t)0x00000100) /*!< TIMSW bits */
mbed_official 381:5460fc57b6e4 5670 #define RCC_CFGR3_TIM1SW ((uint32_t)0x00000100) /*!< TIM1SW bits */
mbed_official 381:5460fc57b6e4 5671
mbed_official 381:5460fc57b6e4 5672 #define RCC_CFGR3_TIM1SW_HCLK ((uint32_t)0x00000000) /*!< HCLK used as TIM1 clock source */
mbed_official 381:5460fc57b6e4 5673 #define RCC_CFGR3_TIM1SW_PLL ((uint32_t)0x00000100) /*!< PLL clock used as TIM1 clock source */
mbed_official 381:5460fc57b6e4 5674
mbed_official 381:5460fc57b6e4 5675 #define RCC_CFGR3_HRTIMSW ((uint32_t)0x00001000) /*!< TIMSW bits */
mbed_official 381:5460fc57b6e4 5676 #define RCC_CFGR3_HRTIM1SW ((uint32_t)0x00001000) /*!< TIM1SW bits */
mbed_official 381:5460fc57b6e4 5677
mbed_official 381:5460fc57b6e4 5678 #define RCC_CFGR3_HRTIM1SW_HCLK ((uint32_t)0x00000000) /*!< HCLK used as TIM1 clock source */
mbed_official 381:5460fc57b6e4 5679 #define RCC_CFGR3_HRTIM1SW_PLL ((uint32_t)0x00001000) /*!< PLL clock used as TIM1 clock source */
mbed_official 381:5460fc57b6e4 5680
mbed_official 381:5460fc57b6e4 5681 #define RCC_CFGR3_USART2SW ((uint32_t)0x00030000) /*!< USART2SW[1:0] bits */
mbed_official 381:5460fc57b6e4 5682 #define RCC_CFGR3_USART2SW_0 ((uint32_t)0x00010000) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 5683 #define RCC_CFGR3_USART2SW_1 ((uint32_t)0x00020000) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 5684
mbed_official 381:5460fc57b6e4 5685 #define RCC_CFGR3_USART2SW_PCLK ((uint32_t)0x00000000) /*!< PCLK2 clock used as USART2 clock source */
mbed_official 381:5460fc57b6e4 5686 #define RCC_CFGR3_USART2SW_SYSCLK ((uint32_t)0x00010000) /*!< System clock selected as USART2 clock source */
mbed_official 381:5460fc57b6e4 5687 #define RCC_CFGR3_USART2SW_LSE ((uint32_t)0x00020000) /*!< LSE oscillator clock used as USART2 clock source */
mbed_official 381:5460fc57b6e4 5688 #define RCC_CFGR3_USART2SW_HSI ((uint32_t)0x00030000) /*!< HSI oscillator clock used as USART2 clock source */
mbed_official 381:5460fc57b6e4 5689
mbed_official 381:5460fc57b6e4 5690 #define RCC_CFGR3_USART3SW ((uint32_t)0x000C0000) /*!< USART3SW[1:0] bits */
mbed_official 381:5460fc57b6e4 5691 #define RCC_CFGR3_USART3SW_0 ((uint32_t)0x00040000) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 5692 #define RCC_CFGR3_USART3SW_1 ((uint32_t)0x00080000) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 5693
mbed_official 381:5460fc57b6e4 5694 #define RCC_CFGR3_USART3SW_PCLK ((uint32_t)0x00000000) /*!< PCLK2 clock used as USART3 clock source */
mbed_official 381:5460fc57b6e4 5695 #define RCC_CFGR3_USART3SW_SYSCLK ((uint32_t)0x00040000) /*!< System clock selected as USART3 clock source */
mbed_official 381:5460fc57b6e4 5696 #define RCC_CFGR3_USART3SW_LSE ((uint32_t)0x00080000) /*!< LSE oscillator clock used as USART3 clock source */
mbed_official 381:5460fc57b6e4 5697 #define RCC_CFGR3_USART3SW_HSI ((uint32_t)0x000C0000) /*!< HSI oscillator clock used as USART3 clock source */
mbed_official 381:5460fc57b6e4 5698
mbed_official 381:5460fc57b6e4 5699 /******************************************************************************/
mbed_official 381:5460fc57b6e4 5700 /* */
mbed_official 381:5460fc57b6e4 5701 /* Real-Time Clock (RTC) */
mbed_official 381:5460fc57b6e4 5702 /* */
mbed_official 381:5460fc57b6e4 5703 /******************************************************************************/
mbed_official 381:5460fc57b6e4 5704 /******************** Bits definition for RTC_TR register *******************/
mbed_official 381:5460fc57b6e4 5705 #define RTC_TR_PM ((uint32_t)0x00400000)
mbed_official 381:5460fc57b6e4 5706 #define RTC_TR_HT ((uint32_t)0x00300000)
mbed_official 381:5460fc57b6e4 5707 #define RTC_TR_HT_0 ((uint32_t)0x00100000)
mbed_official 381:5460fc57b6e4 5708 #define RTC_TR_HT_1 ((uint32_t)0x00200000)
mbed_official 381:5460fc57b6e4 5709 #define RTC_TR_HU ((uint32_t)0x000F0000)
mbed_official 381:5460fc57b6e4 5710 #define RTC_TR_HU_0 ((uint32_t)0x00010000)
mbed_official 381:5460fc57b6e4 5711 #define RTC_TR_HU_1 ((uint32_t)0x00020000)
mbed_official 381:5460fc57b6e4 5712 #define RTC_TR_HU_2 ((uint32_t)0x00040000)
mbed_official 381:5460fc57b6e4 5713 #define RTC_TR_HU_3 ((uint32_t)0x00080000)
mbed_official 381:5460fc57b6e4 5714 #define RTC_TR_MNT ((uint32_t)0x00007000)
mbed_official 381:5460fc57b6e4 5715 #define RTC_TR_MNT_0 ((uint32_t)0x00001000)
mbed_official 381:5460fc57b6e4 5716 #define RTC_TR_MNT_1 ((uint32_t)0x00002000)
mbed_official 381:5460fc57b6e4 5717 #define RTC_TR_MNT_2 ((uint32_t)0x00004000)
mbed_official 381:5460fc57b6e4 5718 #define RTC_TR_MNU ((uint32_t)0x00000F00)
mbed_official 381:5460fc57b6e4 5719 #define RTC_TR_MNU_0 ((uint32_t)0x00000100)
mbed_official 381:5460fc57b6e4 5720 #define RTC_TR_MNU_1 ((uint32_t)0x00000200)
mbed_official 381:5460fc57b6e4 5721 #define RTC_TR_MNU_2 ((uint32_t)0x00000400)
mbed_official 381:5460fc57b6e4 5722 #define RTC_TR_MNU_3 ((uint32_t)0x00000800)
mbed_official 381:5460fc57b6e4 5723 #define RTC_TR_ST ((uint32_t)0x00000070)
mbed_official 381:5460fc57b6e4 5724 #define RTC_TR_ST_0 ((uint32_t)0x00000010)
mbed_official 381:5460fc57b6e4 5725 #define RTC_TR_ST_1 ((uint32_t)0x00000020)
mbed_official 381:5460fc57b6e4 5726 #define RTC_TR_ST_2 ((uint32_t)0x00000040)
mbed_official 381:5460fc57b6e4 5727 #define RTC_TR_SU ((uint32_t)0x0000000F)
mbed_official 381:5460fc57b6e4 5728 #define RTC_TR_SU_0 ((uint32_t)0x00000001)
mbed_official 381:5460fc57b6e4 5729 #define RTC_TR_SU_1 ((uint32_t)0x00000002)
mbed_official 381:5460fc57b6e4 5730 #define RTC_TR_SU_2 ((uint32_t)0x00000004)
mbed_official 381:5460fc57b6e4 5731 #define RTC_TR_SU_3 ((uint32_t)0x00000008)
mbed_official 381:5460fc57b6e4 5732
mbed_official 381:5460fc57b6e4 5733 /******************** Bits definition for RTC_DR register *******************/
mbed_official 381:5460fc57b6e4 5734 #define RTC_DR_YT ((uint32_t)0x00F00000)
mbed_official 381:5460fc57b6e4 5735 #define RTC_DR_YT_0 ((uint32_t)0x00100000)
mbed_official 381:5460fc57b6e4 5736 #define RTC_DR_YT_1 ((uint32_t)0x00200000)
mbed_official 381:5460fc57b6e4 5737 #define RTC_DR_YT_2 ((uint32_t)0x00400000)
mbed_official 381:5460fc57b6e4 5738 #define RTC_DR_YT_3 ((uint32_t)0x00800000)
mbed_official 381:5460fc57b6e4 5739 #define RTC_DR_YU ((uint32_t)0x000F0000)
mbed_official 381:5460fc57b6e4 5740 #define RTC_DR_YU_0 ((uint32_t)0x00010000)
mbed_official 381:5460fc57b6e4 5741 #define RTC_DR_YU_1 ((uint32_t)0x00020000)
mbed_official 381:5460fc57b6e4 5742 #define RTC_DR_YU_2 ((uint32_t)0x00040000)
mbed_official 381:5460fc57b6e4 5743 #define RTC_DR_YU_3 ((uint32_t)0x00080000)
mbed_official 381:5460fc57b6e4 5744 #define RTC_DR_WDU ((uint32_t)0x0000E000)
mbed_official 381:5460fc57b6e4 5745 #define RTC_DR_WDU_0 ((uint32_t)0x00002000)
mbed_official 381:5460fc57b6e4 5746 #define RTC_DR_WDU_1 ((uint32_t)0x00004000)
mbed_official 381:5460fc57b6e4 5747 #define RTC_DR_WDU_2 ((uint32_t)0x00008000)
mbed_official 381:5460fc57b6e4 5748 #define RTC_DR_MT ((uint32_t)0x00001000)
mbed_official 381:5460fc57b6e4 5749 #define RTC_DR_MU ((uint32_t)0x00000F00)
mbed_official 381:5460fc57b6e4 5750 #define RTC_DR_MU_0 ((uint32_t)0x00000100)
mbed_official 381:5460fc57b6e4 5751 #define RTC_DR_MU_1 ((uint32_t)0x00000200)
mbed_official 381:5460fc57b6e4 5752 #define RTC_DR_MU_2 ((uint32_t)0x00000400)
mbed_official 381:5460fc57b6e4 5753 #define RTC_DR_MU_3 ((uint32_t)0x00000800)
mbed_official 381:5460fc57b6e4 5754 #define RTC_DR_DT ((uint32_t)0x00000030)
mbed_official 381:5460fc57b6e4 5755 #define RTC_DR_DT_0 ((uint32_t)0x00000010)
mbed_official 381:5460fc57b6e4 5756 #define RTC_DR_DT_1 ((uint32_t)0x00000020)
mbed_official 381:5460fc57b6e4 5757 #define RTC_DR_DU ((uint32_t)0x0000000F)
mbed_official 381:5460fc57b6e4 5758 #define RTC_DR_DU_0 ((uint32_t)0x00000001)
mbed_official 381:5460fc57b6e4 5759 #define RTC_DR_DU_1 ((uint32_t)0x00000002)
mbed_official 381:5460fc57b6e4 5760 #define RTC_DR_DU_2 ((uint32_t)0x00000004)
mbed_official 381:5460fc57b6e4 5761 #define RTC_DR_DU_3 ((uint32_t)0x00000008)
mbed_official 381:5460fc57b6e4 5762
mbed_official 381:5460fc57b6e4 5763 /******************** Bits definition for RTC_CR register *******************/
mbed_official 381:5460fc57b6e4 5764 #define RTC_CR_COE ((uint32_t)0x00800000)
mbed_official 381:5460fc57b6e4 5765 #define RTC_CR_OSEL ((uint32_t)0x00600000)
mbed_official 381:5460fc57b6e4 5766 #define RTC_CR_OSEL_0 ((uint32_t)0x00200000)
mbed_official 381:5460fc57b6e4 5767 #define RTC_CR_OSEL_1 ((uint32_t)0x00400000)
mbed_official 381:5460fc57b6e4 5768 #define RTC_CR_POL ((uint32_t)0x00100000)
mbed_official 381:5460fc57b6e4 5769 #define RTC_CR_COSEL ((uint32_t)0x00080000)
mbed_official 381:5460fc57b6e4 5770 #define RTC_CR_BCK ((uint32_t)0x00040000)
mbed_official 381:5460fc57b6e4 5771 #define RTC_CR_SUB1H ((uint32_t)0x00020000)
mbed_official 381:5460fc57b6e4 5772 #define RTC_CR_ADD1H ((uint32_t)0x00010000)
mbed_official 381:5460fc57b6e4 5773 #define RTC_CR_TSIE ((uint32_t)0x00008000)
mbed_official 381:5460fc57b6e4 5774 #define RTC_CR_WUTIE ((uint32_t)0x00004000)
mbed_official 381:5460fc57b6e4 5775 #define RTC_CR_ALRBIE ((uint32_t)0x00002000)
mbed_official 381:5460fc57b6e4 5776 #define RTC_CR_ALRAIE ((uint32_t)0x00001000)
mbed_official 381:5460fc57b6e4 5777 #define RTC_CR_TSE ((uint32_t)0x00000800)
mbed_official 381:5460fc57b6e4 5778 #define RTC_CR_WUTE ((uint32_t)0x00000400)
mbed_official 381:5460fc57b6e4 5779 #define RTC_CR_ALRBE ((uint32_t)0x00000200)
mbed_official 381:5460fc57b6e4 5780 #define RTC_CR_ALRAE ((uint32_t)0x00000100)
mbed_official 381:5460fc57b6e4 5781 #define RTC_CR_FMT ((uint32_t)0x00000040)
mbed_official 381:5460fc57b6e4 5782 #define RTC_CR_BYPSHAD ((uint32_t)0x00000020)
mbed_official 381:5460fc57b6e4 5783 #define RTC_CR_REFCKON ((uint32_t)0x00000010)
mbed_official 381:5460fc57b6e4 5784 #define RTC_CR_TSEDGE ((uint32_t)0x00000008)
mbed_official 381:5460fc57b6e4 5785 #define RTC_CR_WUCKSEL ((uint32_t)0x00000007)
mbed_official 381:5460fc57b6e4 5786 #define RTC_CR_WUCKSEL_0 ((uint32_t)0x00000001)
mbed_official 381:5460fc57b6e4 5787 #define RTC_CR_WUCKSEL_1 ((uint32_t)0x00000002)
mbed_official 381:5460fc57b6e4 5788 #define RTC_CR_WUCKSEL_2 ((uint32_t)0x00000004)
mbed_official 381:5460fc57b6e4 5789
mbed_official 381:5460fc57b6e4 5790 /******************** Bits definition for RTC_ISR register ******************/
mbed_official 381:5460fc57b6e4 5791 #define RTC_ISR_RECALPF ((uint32_t)0x00010000)
mbed_official 381:5460fc57b6e4 5792 #define RTC_ISR_TAMP3F ((uint32_t)0x00008000)
mbed_official 381:5460fc57b6e4 5793 #define RTC_ISR_TAMP2F ((uint32_t)0x00004000)
mbed_official 381:5460fc57b6e4 5794 #define RTC_ISR_TAMP1F ((uint32_t)0x00002000)
mbed_official 381:5460fc57b6e4 5795 #define RTC_ISR_TSOVF ((uint32_t)0x00001000)
mbed_official 381:5460fc57b6e4 5796 #define RTC_ISR_TSF ((uint32_t)0x00000800)
mbed_official 381:5460fc57b6e4 5797 #define RTC_ISR_WUTF ((uint32_t)0x00000400)
mbed_official 381:5460fc57b6e4 5798 #define RTC_ISR_ALRBF ((uint32_t)0x00000200)
mbed_official 381:5460fc57b6e4 5799 #define RTC_ISR_ALRAF ((uint32_t)0x00000100)
mbed_official 381:5460fc57b6e4 5800 #define RTC_ISR_INIT ((uint32_t)0x00000080)
mbed_official 381:5460fc57b6e4 5801 #define RTC_ISR_INITF ((uint32_t)0x00000040)
mbed_official 381:5460fc57b6e4 5802 #define RTC_ISR_RSF ((uint32_t)0x00000020)
mbed_official 381:5460fc57b6e4 5803 #define RTC_ISR_INITS ((uint32_t)0x00000010)
mbed_official 381:5460fc57b6e4 5804 #define RTC_ISR_SHPF ((uint32_t)0x00000008)
mbed_official 381:5460fc57b6e4 5805 #define RTC_ISR_WUTWF ((uint32_t)0x00000004)
mbed_official 381:5460fc57b6e4 5806 #define RTC_ISR_ALRBWF ((uint32_t)0x00000002)
mbed_official 381:5460fc57b6e4 5807 #define RTC_ISR_ALRAWF ((uint32_t)0x00000001)
mbed_official 381:5460fc57b6e4 5808
mbed_official 381:5460fc57b6e4 5809 /******************** Bits definition for RTC_PRER register *****************/
mbed_official 381:5460fc57b6e4 5810 #define RTC_PRER_PREDIV_A ((uint32_t)0x007F0000)
mbed_official 381:5460fc57b6e4 5811 #define RTC_PRER_PREDIV_S ((uint32_t)0x00007FFF)
mbed_official 381:5460fc57b6e4 5812
mbed_official 381:5460fc57b6e4 5813 /******************** Bits definition for RTC_WUTR register *****************/
mbed_official 381:5460fc57b6e4 5814 #define RTC_WUTR_WUT ((uint32_t)0x0000FFFF)
mbed_official 381:5460fc57b6e4 5815
mbed_official 381:5460fc57b6e4 5816 /******************** Bits definition for RTC_ALRMAR register ***************/
mbed_official 381:5460fc57b6e4 5817 #define RTC_ALRMAR_MSK4 ((uint32_t)0x80000000)
mbed_official 381:5460fc57b6e4 5818 #define RTC_ALRMAR_WDSEL ((uint32_t)0x40000000)
mbed_official 381:5460fc57b6e4 5819 #define RTC_ALRMAR_DT ((uint32_t)0x30000000)
mbed_official 381:5460fc57b6e4 5820 #define RTC_ALRMAR_DT_0 ((uint32_t)0x10000000)
mbed_official 381:5460fc57b6e4 5821 #define RTC_ALRMAR_DT_1 ((uint32_t)0x20000000)
mbed_official 381:5460fc57b6e4 5822 #define RTC_ALRMAR_DU ((uint32_t)0x0F000000)
mbed_official 381:5460fc57b6e4 5823 #define RTC_ALRMAR_DU_0 ((uint32_t)0x01000000)
mbed_official 381:5460fc57b6e4 5824 #define RTC_ALRMAR_DU_1 ((uint32_t)0x02000000)
mbed_official 381:5460fc57b6e4 5825 #define RTC_ALRMAR_DU_2 ((uint32_t)0x04000000)
mbed_official 381:5460fc57b6e4 5826 #define RTC_ALRMAR_DU_3 ((uint32_t)0x08000000)
mbed_official 381:5460fc57b6e4 5827 #define RTC_ALRMAR_MSK3 ((uint32_t)0x00800000)
mbed_official 381:5460fc57b6e4 5828 #define RTC_ALRMAR_PM ((uint32_t)0x00400000)
mbed_official 381:5460fc57b6e4 5829 #define RTC_ALRMAR_HT ((uint32_t)0x00300000)
mbed_official 381:5460fc57b6e4 5830 #define RTC_ALRMAR_HT_0 ((uint32_t)0x00100000)
mbed_official 381:5460fc57b6e4 5831 #define RTC_ALRMAR_HT_1 ((uint32_t)0x00200000)
mbed_official 381:5460fc57b6e4 5832 #define RTC_ALRMAR_HU ((uint32_t)0x000F0000)
mbed_official 381:5460fc57b6e4 5833 #define RTC_ALRMAR_HU_0 ((uint32_t)0x00010000)
mbed_official 381:5460fc57b6e4 5834 #define RTC_ALRMAR_HU_1 ((uint32_t)0x00020000)
mbed_official 381:5460fc57b6e4 5835 #define RTC_ALRMAR_HU_2 ((uint32_t)0x00040000)
mbed_official 381:5460fc57b6e4 5836 #define RTC_ALRMAR_HU_3 ((uint32_t)0x00080000)
mbed_official 381:5460fc57b6e4 5837 #define RTC_ALRMAR_MSK2 ((uint32_t)0x00008000)
mbed_official 381:5460fc57b6e4 5838 #define RTC_ALRMAR_MNT ((uint32_t)0x00007000)
mbed_official 381:5460fc57b6e4 5839 #define RTC_ALRMAR_MNT_0 ((uint32_t)0x00001000)
mbed_official 381:5460fc57b6e4 5840 #define RTC_ALRMAR_MNT_1 ((uint32_t)0x00002000)
mbed_official 381:5460fc57b6e4 5841 #define RTC_ALRMAR_MNT_2 ((uint32_t)0x00004000)
mbed_official 381:5460fc57b6e4 5842 #define RTC_ALRMAR_MNU ((uint32_t)0x00000F00)
mbed_official 381:5460fc57b6e4 5843 #define RTC_ALRMAR_MNU_0 ((uint32_t)0x00000100)
mbed_official 381:5460fc57b6e4 5844 #define RTC_ALRMAR_MNU_1 ((uint32_t)0x00000200)
mbed_official 381:5460fc57b6e4 5845 #define RTC_ALRMAR_MNU_2 ((uint32_t)0x00000400)
mbed_official 381:5460fc57b6e4 5846 #define RTC_ALRMAR_MNU_3 ((uint32_t)0x00000800)
mbed_official 381:5460fc57b6e4 5847 #define RTC_ALRMAR_MSK1 ((uint32_t)0x00000080)
mbed_official 381:5460fc57b6e4 5848 #define RTC_ALRMAR_ST ((uint32_t)0x00000070)
mbed_official 381:5460fc57b6e4 5849 #define RTC_ALRMAR_ST_0 ((uint32_t)0x00000010)
mbed_official 381:5460fc57b6e4 5850 #define RTC_ALRMAR_ST_1 ((uint32_t)0x00000020)
mbed_official 381:5460fc57b6e4 5851 #define RTC_ALRMAR_ST_2 ((uint32_t)0x00000040)
mbed_official 381:5460fc57b6e4 5852 #define RTC_ALRMAR_SU ((uint32_t)0x0000000F)
mbed_official 381:5460fc57b6e4 5853 #define RTC_ALRMAR_SU_0 ((uint32_t)0x00000001)
mbed_official 381:5460fc57b6e4 5854 #define RTC_ALRMAR_SU_1 ((uint32_t)0x00000002)
mbed_official 381:5460fc57b6e4 5855 #define RTC_ALRMAR_SU_2 ((uint32_t)0x00000004)
mbed_official 381:5460fc57b6e4 5856 #define RTC_ALRMAR_SU_3 ((uint32_t)0x00000008)
mbed_official 381:5460fc57b6e4 5857
mbed_official 381:5460fc57b6e4 5858 /******************** Bits definition for RTC_ALRMBR register ***************/
mbed_official 381:5460fc57b6e4 5859 #define RTC_ALRMBR_MSK4 ((uint32_t)0x80000000)
mbed_official 381:5460fc57b6e4 5860 #define RTC_ALRMBR_WDSEL ((uint32_t)0x40000000)
mbed_official 381:5460fc57b6e4 5861 #define RTC_ALRMBR_DT ((uint32_t)0x30000000)
mbed_official 381:5460fc57b6e4 5862 #define RTC_ALRMBR_DT_0 ((uint32_t)0x10000000)
mbed_official 381:5460fc57b6e4 5863 #define RTC_ALRMBR_DT_1 ((uint32_t)0x20000000)
mbed_official 381:5460fc57b6e4 5864 #define RTC_ALRMBR_DU ((uint32_t)0x0F000000)
mbed_official 381:5460fc57b6e4 5865 #define RTC_ALRMBR_DU_0 ((uint32_t)0x01000000)
mbed_official 381:5460fc57b6e4 5866 #define RTC_ALRMBR_DU_1 ((uint32_t)0x02000000)
mbed_official 381:5460fc57b6e4 5867 #define RTC_ALRMBR_DU_2 ((uint32_t)0x04000000)
mbed_official 381:5460fc57b6e4 5868 #define RTC_ALRMBR_DU_3 ((uint32_t)0x08000000)
mbed_official 381:5460fc57b6e4 5869 #define RTC_ALRMBR_MSK3 ((uint32_t)0x00800000)
mbed_official 381:5460fc57b6e4 5870 #define RTC_ALRMBR_PM ((uint32_t)0x00400000)
mbed_official 381:5460fc57b6e4 5871 #define RTC_ALRMBR_HT ((uint32_t)0x00300000)
mbed_official 381:5460fc57b6e4 5872 #define RTC_ALRMBR_HT_0 ((uint32_t)0x00100000)
mbed_official 381:5460fc57b6e4 5873 #define RTC_ALRMBR_HT_1 ((uint32_t)0x00200000)
mbed_official 381:5460fc57b6e4 5874 #define RTC_ALRMBR_HU ((uint32_t)0x000F0000)
mbed_official 381:5460fc57b6e4 5875 #define RTC_ALRMBR_HU_0 ((uint32_t)0x00010000)
mbed_official 381:5460fc57b6e4 5876 #define RTC_ALRMBR_HU_1 ((uint32_t)0x00020000)
mbed_official 381:5460fc57b6e4 5877 #define RTC_ALRMBR_HU_2 ((uint32_t)0x00040000)
mbed_official 381:5460fc57b6e4 5878 #define RTC_ALRMBR_HU_3 ((uint32_t)0x00080000)
mbed_official 381:5460fc57b6e4 5879 #define RTC_ALRMBR_MSK2 ((uint32_t)0x00008000)
mbed_official 381:5460fc57b6e4 5880 #define RTC_ALRMBR_MNT ((uint32_t)0x00007000)
mbed_official 381:5460fc57b6e4 5881 #define RTC_ALRMBR_MNT_0 ((uint32_t)0x00001000)
mbed_official 381:5460fc57b6e4 5882 #define RTC_ALRMBR_MNT_1 ((uint32_t)0x00002000)
mbed_official 381:5460fc57b6e4 5883 #define RTC_ALRMBR_MNT_2 ((uint32_t)0x00004000)
mbed_official 381:5460fc57b6e4 5884 #define RTC_ALRMBR_MNU ((uint32_t)0x00000F00)
mbed_official 381:5460fc57b6e4 5885 #define RTC_ALRMBR_MNU_0 ((uint32_t)0x00000100)
mbed_official 381:5460fc57b6e4 5886 #define RTC_ALRMBR_MNU_1 ((uint32_t)0x00000200)
mbed_official 381:5460fc57b6e4 5887 #define RTC_ALRMBR_MNU_2 ((uint32_t)0x00000400)
mbed_official 381:5460fc57b6e4 5888 #define RTC_ALRMBR_MNU_3 ((uint32_t)0x00000800)
mbed_official 381:5460fc57b6e4 5889 #define RTC_ALRMBR_MSK1 ((uint32_t)0x00000080)
mbed_official 381:5460fc57b6e4 5890 #define RTC_ALRMBR_ST ((uint32_t)0x00000070)
mbed_official 381:5460fc57b6e4 5891 #define RTC_ALRMBR_ST_0 ((uint32_t)0x00000010)
mbed_official 381:5460fc57b6e4 5892 #define RTC_ALRMBR_ST_1 ((uint32_t)0x00000020)
mbed_official 381:5460fc57b6e4 5893 #define RTC_ALRMBR_ST_2 ((uint32_t)0x00000040)
mbed_official 381:5460fc57b6e4 5894 #define RTC_ALRMBR_SU ((uint32_t)0x0000000F)
mbed_official 381:5460fc57b6e4 5895 #define RTC_ALRMBR_SU_0 ((uint32_t)0x00000001)
mbed_official 381:5460fc57b6e4 5896 #define RTC_ALRMBR_SU_1 ((uint32_t)0x00000002)
mbed_official 381:5460fc57b6e4 5897 #define RTC_ALRMBR_SU_2 ((uint32_t)0x00000004)
mbed_official 381:5460fc57b6e4 5898 #define RTC_ALRMBR_SU_3 ((uint32_t)0x00000008)
mbed_official 381:5460fc57b6e4 5899
mbed_official 381:5460fc57b6e4 5900 /******************** Bits definition for RTC_WPR register ******************/
mbed_official 381:5460fc57b6e4 5901 #define RTC_WPR_KEY ((uint32_t)0x000000FF)
mbed_official 381:5460fc57b6e4 5902
mbed_official 381:5460fc57b6e4 5903 /******************** Bits definition for RTC_SSR register ******************/
mbed_official 381:5460fc57b6e4 5904 #define RTC_SSR_SS ((uint32_t)0x0000FFFF)
mbed_official 381:5460fc57b6e4 5905
mbed_official 381:5460fc57b6e4 5906 /******************** Bits definition for RTC_SHIFTR register ***************/
mbed_official 381:5460fc57b6e4 5907 #define RTC_SHIFTR_SUBFS ((uint32_t)0x00007FFF)
mbed_official 381:5460fc57b6e4 5908 #define RTC_SHIFTR_ADD1S ((uint32_t)0x80000000)
mbed_official 381:5460fc57b6e4 5909
mbed_official 381:5460fc57b6e4 5910 /******************** Bits definition for RTC_TSTR register *****************/
mbed_official 381:5460fc57b6e4 5911 #define RTC_TSTR_PM ((uint32_t)0x00400000)
mbed_official 381:5460fc57b6e4 5912 #define RTC_TSTR_HT ((uint32_t)0x00300000)
mbed_official 381:5460fc57b6e4 5913 #define RTC_TSTR_HT_0 ((uint32_t)0x00100000)
mbed_official 381:5460fc57b6e4 5914 #define RTC_TSTR_HT_1 ((uint32_t)0x00200000)
mbed_official 381:5460fc57b6e4 5915 #define RTC_TSTR_HU ((uint32_t)0x000F0000)
mbed_official 381:5460fc57b6e4 5916 #define RTC_TSTR_HU_0 ((uint32_t)0x00010000)
mbed_official 381:5460fc57b6e4 5917 #define RTC_TSTR_HU_1 ((uint32_t)0x00020000)
mbed_official 381:5460fc57b6e4 5918 #define RTC_TSTR_HU_2 ((uint32_t)0x00040000)
mbed_official 381:5460fc57b6e4 5919 #define RTC_TSTR_HU_3 ((uint32_t)0x00080000)
mbed_official 381:5460fc57b6e4 5920 #define RTC_TSTR_MNT ((uint32_t)0x00007000)
mbed_official 381:5460fc57b6e4 5921 #define RTC_TSTR_MNT_0 ((uint32_t)0x00001000)
mbed_official 381:5460fc57b6e4 5922 #define RTC_TSTR_MNT_1 ((uint32_t)0x00002000)
mbed_official 381:5460fc57b6e4 5923 #define RTC_TSTR_MNT_2 ((uint32_t)0x00004000)
mbed_official 381:5460fc57b6e4 5924 #define RTC_TSTR_MNU ((uint32_t)0x00000F00)
mbed_official 381:5460fc57b6e4 5925 #define RTC_TSTR_MNU_0 ((uint32_t)0x00000100)
mbed_official 381:5460fc57b6e4 5926 #define RTC_TSTR_MNU_1 ((uint32_t)0x00000200)
mbed_official 381:5460fc57b6e4 5927 #define RTC_TSTR_MNU_2 ((uint32_t)0x00000400)
mbed_official 381:5460fc57b6e4 5928 #define RTC_TSTR_MNU_3 ((uint32_t)0x00000800)
mbed_official 381:5460fc57b6e4 5929 #define RTC_TSTR_ST ((uint32_t)0x00000070)
mbed_official 381:5460fc57b6e4 5930 #define RTC_TSTR_ST_0 ((uint32_t)0x00000010)
mbed_official 381:5460fc57b6e4 5931 #define RTC_TSTR_ST_1 ((uint32_t)0x00000020)
mbed_official 381:5460fc57b6e4 5932 #define RTC_TSTR_ST_2 ((uint32_t)0x00000040)
mbed_official 381:5460fc57b6e4 5933 #define RTC_TSTR_SU ((uint32_t)0x0000000F)
mbed_official 381:5460fc57b6e4 5934 #define RTC_TSTR_SU_0 ((uint32_t)0x00000001)
mbed_official 381:5460fc57b6e4 5935 #define RTC_TSTR_SU_1 ((uint32_t)0x00000002)
mbed_official 381:5460fc57b6e4 5936 #define RTC_TSTR_SU_2 ((uint32_t)0x00000004)
mbed_official 381:5460fc57b6e4 5937 #define RTC_TSTR_SU_3 ((uint32_t)0x00000008)
mbed_official 381:5460fc57b6e4 5938
mbed_official 381:5460fc57b6e4 5939 /******************** Bits definition for RTC_TSDR register *****************/
mbed_official 381:5460fc57b6e4 5940 #define RTC_TSDR_WDU ((uint32_t)0x0000E000)
mbed_official 381:5460fc57b6e4 5941 #define RTC_TSDR_WDU_0 ((uint32_t)0x00002000)
mbed_official 381:5460fc57b6e4 5942 #define RTC_TSDR_WDU_1 ((uint32_t)0x00004000)
mbed_official 381:5460fc57b6e4 5943 #define RTC_TSDR_WDU_2 ((uint32_t)0x00008000)
mbed_official 381:5460fc57b6e4 5944 #define RTC_TSDR_MT ((uint32_t)0x00001000)
mbed_official 381:5460fc57b6e4 5945 #define RTC_TSDR_MU ((uint32_t)0x00000F00)
mbed_official 381:5460fc57b6e4 5946 #define RTC_TSDR_MU_0 ((uint32_t)0x00000100)
mbed_official 381:5460fc57b6e4 5947 #define RTC_TSDR_MU_1 ((uint32_t)0x00000200)
mbed_official 381:5460fc57b6e4 5948 #define RTC_TSDR_MU_2 ((uint32_t)0x00000400)
mbed_official 381:5460fc57b6e4 5949 #define RTC_TSDR_MU_3 ((uint32_t)0x00000800)
mbed_official 381:5460fc57b6e4 5950 #define RTC_TSDR_DT ((uint32_t)0x00000030)
mbed_official 381:5460fc57b6e4 5951 #define RTC_TSDR_DT_0 ((uint32_t)0x00000010)
mbed_official 381:5460fc57b6e4 5952 #define RTC_TSDR_DT_1 ((uint32_t)0x00000020)
mbed_official 381:5460fc57b6e4 5953 #define RTC_TSDR_DU ((uint32_t)0x0000000F)
mbed_official 381:5460fc57b6e4 5954 #define RTC_TSDR_DU_0 ((uint32_t)0x00000001)
mbed_official 381:5460fc57b6e4 5955 #define RTC_TSDR_DU_1 ((uint32_t)0x00000002)
mbed_official 381:5460fc57b6e4 5956 #define RTC_TSDR_DU_2 ((uint32_t)0x00000004)
mbed_official 381:5460fc57b6e4 5957 #define RTC_TSDR_DU_3 ((uint32_t)0x00000008)
mbed_official 381:5460fc57b6e4 5958
mbed_official 381:5460fc57b6e4 5959 /******************** Bits definition for RTC_TSSSR register ****************/
mbed_official 381:5460fc57b6e4 5960 #define RTC_TSSSR_SS ((uint32_t)0x0000FFFF)
mbed_official 381:5460fc57b6e4 5961
mbed_official 381:5460fc57b6e4 5962 /******************** Bits definition for RTC_CAL register *****************/
mbed_official 381:5460fc57b6e4 5963 #define RTC_CALR_CALP ((uint32_t)0x00008000)
mbed_official 381:5460fc57b6e4 5964 #define RTC_CALR_CALW8 ((uint32_t)0x00004000)
mbed_official 381:5460fc57b6e4 5965 #define RTC_CALR_CALW16 ((uint32_t)0x00002000)
mbed_official 381:5460fc57b6e4 5966 #define RTC_CALR_CALM ((uint32_t)0x000001FF)
mbed_official 381:5460fc57b6e4 5967 #define RTC_CALR_CALM_0 ((uint32_t)0x00000001)
mbed_official 381:5460fc57b6e4 5968 #define RTC_CALR_CALM_1 ((uint32_t)0x00000002)
mbed_official 381:5460fc57b6e4 5969 #define RTC_CALR_CALM_2 ((uint32_t)0x00000004)
mbed_official 381:5460fc57b6e4 5970 #define RTC_CALR_CALM_3 ((uint32_t)0x00000008)
mbed_official 381:5460fc57b6e4 5971 #define RTC_CALR_CALM_4 ((uint32_t)0x00000010)
mbed_official 381:5460fc57b6e4 5972 #define RTC_CALR_CALM_5 ((uint32_t)0x00000020)
mbed_official 381:5460fc57b6e4 5973 #define RTC_CALR_CALM_6 ((uint32_t)0x00000040)
mbed_official 381:5460fc57b6e4 5974 #define RTC_CALR_CALM_7 ((uint32_t)0x00000080)
mbed_official 381:5460fc57b6e4 5975 #define RTC_CALR_CALM_8 ((uint32_t)0x00000100)
mbed_official 381:5460fc57b6e4 5976
mbed_official 381:5460fc57b6e4 5977 /******************** Bits definition for RTC_TAFCR register ****************/
mbed_official 381:5460fc57b6e4 5978 #define RTC_TAFCR_ALARMOUTTYPE ((uint32_t)0x00040000)
mbed_official 381:5460fc57b6e4 5979 #define RTC_TAFCR_TAMPPUDIS ((uint32_t)0x00008000)
mbed_official 381:5460fc57b6e4 5980 #define RTC_TAFCR_TAMPPRCH ((uint32_t)0x00006000)
mbed_official 381:5460fc57b6e4 5981 #define RTC_TAFCR_TAMPPRCH_0 ((uint32_t)0x00002000)
mbed_official 381:5460fc57b6e4 5982 #define RTC_TAFCR_TAMPPRCH_1 ((uint32_t)0x00004000)
mbed_official 381:5460fc57b6e4 5983 #define RTC_TAFCR_TAMPFLT ((uint32_t)0x00001800)
mbed_official 381:5460fc57b6e4 5984 #define RTC_TAFCR_TAMPFLT_0 ((uint32_t)0x00000800)
mbed_official 381:5460fc57b6e4 5985 #define RTC_TAFCR_TAMPFLT_1 ((uint32_t)0x00001000)
mbed_official 381:5460fc57b6e4 5986 #define RTC_TAFCR_TAMPFREQ ((uint32_t)0x00000700)
mbed_official 381:5460fc57b6e4 5987 #define RTC_TAFCR_TAMPFREQ_0 ((uint32_t)0x00000100)
mbed_official 381:5460fc57b6e4 5988 #define RTC_TAFCR_TAMPFREQ_1 ((uint32_t)0x00000200)
mbed_official 381:5460fc57b6e4 5989 #define RTC_TAFCR_TAMPFREQ_2 ((uint32_t)0x00000400)
mbed_official 381:5460fc57b6e4 5990 #define RTC_TAFCR_TAMPTS ((uint32_t)0x00000080)
mbed_official 381:5460fc57b6e4 5991 #define RTC_TAFCR_TAMP3TRG ((uint32_t)0x00000040)
mbed_official 381:5460fc57b6e4 5992 #define RTC_TAFCR_TAMP3E ((uint32_t)0x00000020)
mbed_official 381:5460fc57b6e4 5993 #define RTC_TAFCR_TAMP2TRG ((uint32_t)0x00000010)
mbed_official 381:5460fc57b6e4 5994 #define RTC_TAFCR_TAMP2E ((uint32_t)0x00000008)
mbed_official 381:5460fc57b6e4 5995 #define RTC_TAFCR_TAMPIE ((uint32_t)0x00000004)
mbed_official 381:5460fc57b6e4 5996 #define RTC_TAFCR_TAMP1TRG ((uint32_t)0x00000002)
mbed_official 381:5460fc57b6e4 5997 #define RTC_TAFCR_TAMP1E ((uint32_t)0x00000001)
mbed_official 381:5460fc57b6e4 5998
mbed_official 381:5460fc57b6e4 5999 /******************** Bits definition for RTC_ALRMASSR register *************/
mbed_official 381:5460fc57b6e4 6000 #define RTC_ALRMASSR_MASKSS ((uint32_t)0x0F000000)
mbed_official 381:5460fc57b6e4 6001 #define RTC_ALRMASSR_MASKSS_0 ((uint32_t)0x01000000)
mbed_official 381:5460fc57b6e4 6002 #define RTC_ALRMASSR_MASKSS_1 ((uint32_t)0x02000000)
mbed_official 381:5460fc57b6e4 6003 #define RTC_ALRMASSR_MASKSS_2 ((uint32_t)0x04000000)
mbed_official 381:5460fc57b6e4 6004 #define RTC_ALRMASSR_MASKSS_3 ((uint32_t)0x08000000)
mbed_official 381:5460fc57b6e4 6005 #define RTC_ALRMASSR_SS ((uint32_t)0x00007FFF)
mbed_official 381:5460fc57b6e4 6006
mbed_official 381:5460fc57b6e4 6007 /******************** Bits definition for RTC_ALRMBSSR register *************/
mbed_official 381:5460fc57b6e4 6008 #define RTC_ALRMBSSR_MASKSS ((uint32_t)0x0F000000)
mbed_official 381:5460fc57b6e4 6009 #define RTC_ALRMBSSR_MASKSS_0 ((uint32_t)0x01000000)
mbed_official 381:5460fc57b6e4 6010 #define RTC_ALRMBSSR_MASKSS_1 ((uint32_t)0x02000000)
mbed_official 381:5460fc57b6e4 6011 #define RTC_ALRMBSSR_MASKSS_2 ((uint32_t)0x04000000)
mbed_official 381:5460fc57b6e4 6012 #define RTC_ALRMBSSR_MASKSS_3 ((uint32_t)0x08000000)
mbed_official 381:5460fc57b6e4 6013 #define RTC_ALRMBSSR_SS ((uint32_t)0x00007FFF)
mbed_official 381:5460fc57b6e4 6014
mbed_official 381:5460fc57b6e4 6015 /******************** Bits definition for RTC_BKP0R register ****************/
mbed_official 381:5460fc57b6e4 6016 #define RTC_BKP0R ((uint32_t)0xFFFFFFFF)
mbed_official 381:5460fc57b6e4 6017
mbed_official 381:5460fc57b6e4 6018 /******************** Bits definition for RTC_BKP1R register ****************/
mbed_official 381:5460fc57b6e4 6019 #define RTC_BKP1R ((uint32_t)0xFFFFFFFF)
mbed_official 381:5460fc57b6e4 6020
mbed_official 381:5460fc57b6e4 6021 /******************** Bits definition for RTC_BKP2R register ****************/
mbed_official 381:5460fc57b6e4 6022 #define RTC_BKP2R ((uint32_t)0xFFFFFFFF)
mbed_official 381:5460fc57b6e4 6023
mbed_official 381:5460fc57b6e4 6024 /******************** Bits definition for RTC_BKP3R register ****************/
mbed_official 381:5460fc57b6e4 6025 #define RTC_BKP3R ((uint32_t)0xFFFFFFFF)
mbed_official 381:5460fc57b6e4 6026
mbed_official 381:5460fc57b6e4 6027 /******************** Bits definition for RTC_BKP4R register ****************/
mbed_official 381:5460fc57b6e4 6028 #define RTC_BKP4R ((uint32_t)0xFFFFFFFF)
mbed_official 381:5460fc57b6e4 6029
mbed_official 381:5460fc57b6e4 6030 /******************** Bits definition for RTC_BKP5R register ****************/
mbed_official 381:5460fc57b6e4 6031 #define RTC_BKP5R ((uint32_t)0xFFFFFFFF)
mbed_official 381:5460fc57b6e4 6032
mbed_official 381:5460fc57b6e4 6033 /******************** Bits definition for RTC_BKP6R register ****************/
mbed_official 381:5460fc57b6e4 6034 #define RTC_BKP6R ((uint32_t)0xFFFFFFFF)
mbed_official 381:5460fc57b6e4 6035
mbed_official 381:5460fc57b6e4 6036 /******************** Bits definition for RTC_BKP7R register ****************/
mbed_official 381:5460fc57b6e4 6037 #define RTC_BKP7R ((uint32_t)0xFFFFFFFF)
mbed_official 381:5460fc57b6e4 6038
mbed_official 381:5460fc57b6e4 6039 /******************** Bits definition for RTC_BKP8R register ****************/
mbed_official 381:5460fc57b6e4 6040 #define RTC_BKP8R ((uint32_t)0xFFFFFFFF)
mbed_official 381:5460fc57b6e4 6041
mbed_official 381:5460fc57b6e4 6042 /******************** Bits definition for RTC_BKP9R register ****************/
mbed_official 381:5460fc57b6e4 6043 #define RTC_BKP9R ((uint32_t)0xFFFFFFFF)
mbed_official 381:5460fc57b6e4 6044
mbed_official 381:5460fc57b6e4 6045 /******************** Bits definition for RTC_BKP10R register ***************/
mbed_official 381:5460fc57b6e4 6046 #define RTC_BKP10R ((uint32_t)0xFFFFFFFF)
mbed_official 381:5460fc57b6e4 6047
mbed_official 381:5460fc57b6e4 6048 /******************** Bits definition for RTC_BKP11R register ***************/
mbed_official 381:5460fc57b6e4 6049 #define RTC_BKP11R ((uint32_t)0xFFFFFFFF)
mbed_official 381:5460fc57b6e4 6050
mbed_official 381:5460fc57b6e4 6051 /******************** Bits definition for RTC_BKP12R register ***************/
mbed_official 381:5460fc57b6e4 6052 #define RTC_BKP12R ((uint32_t)0xFFFFFFFF)
mbed_official 381:5460fc57b6e4 6053
mbed_official 381:5460fc57b6e4 6054 /******************** Bits definition for RTC_BKP13R register ***************/
mbed_official 381:5460fc57b6e4 6055 #define RTC_BKP13R ((uint32_t)0xFFFFFFFF)
mbed_official 381:5460fc57b6e4 6056
mbed_official 381:5460fc57b6e4 6057 /******************** Bits definition for RTC_BKP14R register ***************/
mbed_official 381:5460fc57b6e4 6058 #define RTC_BKP14R ((uint32_t)0xFFFFFFFF)
mbed_official 381:5460fc57b6e4 6059
mbed_official 381:5460fc57b6e4 6060 /******************** Bits definition for RTC_BKP15R register ***************/
mbed_official 381:5460fc57b6e4 6061 #define RTC_BKP15R ((uint32_t)0xFFFFFFFF)
mbed_official 381:5460fc57b6e4 6062
mbed_official 381:5460fc57b6e4 6063 /******************** Number of backup registers ******************************/
mbed_official 381:5460fc57b6e4 6064 #define RTC_BKP_NUMBER ((uint32_t)0x00000010)
mbed_official 381:5460fc57b6e4 6065
mbed_official 381:5460fc57b6e4 6066 /******************************************************************************/
mbed_official 381:5460fc57b6e4 6067 /* */
mbed_official 381:5460fc57b6e4 6068 /* Serial Peripheral Interface (SPI) */
mbed_official 381:5460fc57b6e4 6069 /* */
mbed_official 381:5460fc57b6e4 6070 /******************************************************************************/
mbed_official 381:5460fc57b6e4 6071 /******************* Bit definition for SPI_CR1 register ********************/
mbed_official 381:5460fc57b6e4 6072 #define SPI_CR1_CPHA ((uint32_t)0x00000001) /*!< Clock Phase */
mbed_official 381:5460fc57b6e4 6073 #define SPI_CR1_CPOL ((uint32_t)0x00000002) /*!< Clock Polarity */
mbed_official 381:5460fc57b6e4 6074 #define SPI_CR1_MSTR ((uint32_t)0x00000004) /*!< Master Selection */
mbed_official 381:5460fc57b6e4 6075 #define SPI_CR1_BR ((uint32_t)0x00000038) /*!< BR[2:0] bits (Baud Rate Control) */
mbed_official 381:5460fc57b6e4 6076 #define SPI_CR1_BR_0 ((uint32_t)0x00000008) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 6077 #define SPI_CR1_BR_1 ((uint32_t)0x00000010) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 6078 #define SPI_CR1_BR_2 ((uint32_t)0x00000020) /*!< Bit 2 */
mbed_official 381:5460fc57b6e4 6079 #define SPI_CR1_SPE ((uint32_t)0x00000040) /*!< SPI Enable */
mbed_official 381:5460fc57b6e4 6080 #define SPI_CR1_LSBFIRST ((uint32_t)0x00000080) /*!< Frame Format */
mbed_official 381:5460fc57b6e4 6081 #define SPI_CR1_SSI ((uint32_t)0x00000100) /*!< Internal slave select */
mbed_official 381:5460fc57b6e4 6082 #define SPI_CR1_SSM ((uint32_t)0x00000200) /*!< Software slave management */
mbed_official 381:5460fc57b6e4 6083 #define SPI_CR1_RXONLY ((uint32_t)0x00000400) /*!< Receive only */
mbed_official 381:5460fc57b6e4 6084 #define SPI_CR1_CRCL ((uint32_t)0x00000800) /*!< CRC Length */
mbed_official 381:5460fc57b6e4 6085 #define SPI_CR1_CRCNEXT ((uint32_t)0x00001000) /*!< Transmit CRC next */
mbed_official 381:5460fc57b6e4 6086 #define SPI_CR1_CRCEN ((uint32_t)0x00002000) /*!< Hardware CRC calculation enable */
mbed_official 381:5460fc57b6e4 6087 #define SPI_CR1_BIDIOE ((uint32_t)0x00004000) /*!< Output enable in bidirectional mode */
mbed_official 381:5460fc57b6e4 6088 #define SPI_CR1_BIDIMODE ((uint32_t)0x00008000) /*!< Bidirectional data mode enable */
mbed_official 381:5460fc57b6e4 6089
mbed_official 381:5460fc57b6e4 6090 /******************* Bit definition for SPI_CR2 register ********************/
mbed_official 381:5460fc57b6e4 6091 #define SPI_CR2_RXDMAEN ((uint32_t)0x00000001) /*!< Rx Buffer DMA Enable */
mbed_official 381:5460fc57b6e4 6092 #define SPI_CR2_TXDMAEN ((uint32_t)0x00000002) /*!< Tx Buffer DMA Enable */
mbed_official 381:5460fc57b6e4 6093 #define SPI_CR2_SSOE ((uint32_t)0x00000004) /*!< SS Output Enable */
mbed_official 381:5460fc57b6e4 6094 #define SPI_CR2_NSSP ((uint32_t)0x00000008) /*!< NSS pulse management Enable */
mbed_official 381:5460fc57b6e4 6095 #define SPI_CR2_FRF ((uint32_t)0x00000010) /*!< Frame Format Enable */
mbed_official 381:5460fc57b6e4 6096 #define SPI_CR2_ERRIE ((uint32_t)0x00000020) /*!< Error Interrupt Enable */
mbed_official 381:5460fc57b6e4 6097 #define SPI_CR2_RXNEIE ((uint32_t)0x00000040) /*!< RX buffer Not Empty Interrupt Enable */
mbed_official 381:5460fc57b6e4 6098 #define SPI_CR2_TXEIE ((uint32_t)0x00000080) /*!< Tx buffer Empty Interrupt Enable */
mbed_official 381:5460fc57b6e4 6099 #define SPI_CR2_DS ((uint32_t)0x00000F00) /*!< DS[3:0] Data Size */
mbed_official 381:5460fc57b6e4 6100 #define SPI_CR2_DS_0 ((uint32_t)0x00000100) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 6101 #define SPI_CR2_DS_1 ((uint32_t)0x00000200) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 6102 #define SPI_CR2_DS_2 ((uint32_t)0x00000400) /*!< Bit 2 */
mbed_official 381:5460fc57b6e4 6103 #define SPI_CR2_DS_3 ((uint32_t)0x00000800) /*!< Bit 3 */
mbed_official 381:5460fc57b6e4 6104 #define SPI_CR2_FRXTH ((uint32_t)0x00001000) /*!< FIFO reception Threshold */
mbed_official 381:5460fc57b6e4 6105 #define SPI_CR2_LDMARX ((uint32_t)0x00002000) /*!< Last DMA transfer for reception */
mbed_official 381:5460fc57b6e4 6106 #define SPI_CR2_LDMATX ((uint32_t)0x00004000) /*!< Last DMA transfer for transmission */
mbed_official 381:5460fc57b6e4 6107
mbed_official 381:5460fc57b6e4 6108 /******************** Bit definition for SPI_SR register ********************/
mbed_official 381:5460fc57b6e4 6109 #define SPI_SR_RXNE ((uint32_t)0x00000001) /*!< Receive buffer Not Empty */
mbed_official 381:5460fc57b6e4 6110 #define SPI_SR_TXE ((uint32_t)0x00000002) /*!< Transmit buffer Empty */
mbed_official 381:5460fc57b6e4 6111 #define SPI_SR_CHSIDE ((uint32_t)0x00000004) /*!< Channel side */
mbed_official 381:5460fc57b6e4 6112 #define SPI_SR_UDR ((uint32_t)0x00000008) /*!< Underrun flag */
mbed_official 381:5460fc57b6e4 6113 #define SPI_SR_CRCERR ((uint32_t)0x00000010) /*!< CRC Error flag */
mbed_official 381:5460fc57b6e4 6114 #define SPI_SR_MODF ((uint32_t)0x00000020) /*!< Mode fault */
mbed_official 381:5460fc57b6e4 6115 #define SPI_SR_OVR ((uint32_t)0x00000040) /*!< Overrun flag */
mbed_official 381:5460fc57b6e4 6116 #define SPI_SR_BSY ((uint32_t)0x00000080) /*!< Busy flag */
mbed_official 381:5460fc57b6e4 6117 #define SPI_SR_FRE ((uint32_t)0x00000100) /*!< TI frame format error */
mbed_official 381:5460fc57b6e4 6118 #define SPI_SR_FRLVL ((uint32_t)0x00000600) /*!< FIFO Reception Level */
mbed_official 381:5460fc57b6e4 6119 #define SPI_SR_FRLVL_0 ((uint32_t)0x00000200) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 6120 #define SPI_SR_FRLVL_1 ((uint32_t)0x00000400) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 6121 #define SPI_SR_FTLVL ((uint32_t)0x00001800) /*!< FIFO Transmission Level */
mbed_official 381:5460fc57b6e4 6122 #define SPI_SR_FTLVL_0 ((uint32_t)0x00000800) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 6123 #define SPI_SR_FTLVL_1 ((uint32_t)0x00001000) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 6124
mbed_official 381:5460fc57b6e4 6125 /******************** Bit definition for SPI_DR register ********************/
mbed_official 381:5460fc57b6e4 6126 #define SPI_DR_DR ((uint32_t)0x0000FFFF) /*!< Data Register */
mbed_official 381:5460fc57b6e4 6127
mbed_official 381:5460fc57b6e4 6128 /******************* Bit definition for SPI_CRCPR register ******************/
mbed_official 381:5460fc57b6e4 6129 #define SPI_CRCPR_CRCPOLY ((uint32_t)0x0000FFFF) /*!< CRC polynomial register */
mbed_official 381:5460fc57b6e4 6130
mbed_official 381:5460fc57b6e4 6131 /****************** Bit definition for SPI_RXCRCR register ******************/
mbed_official 381:5460fc57b6e4 6132 #define SPI_RXCRCR_RXCRC ((uint32_t)0x0000FFFF) /*!< Rx CRC Register */
mbed_official 381:5460fc57b6e4 6133
mbed_official 381:5460fc57b6e4 6134 /****************** Bit definition for SPI_TXCRCR register ******************/
mbed_official 381:5460fc57b6e4 6135 #define SPI_TXCRCR_TXCRC ((uint32_t)0x0000FFFF) /*!< Tx CRC Register */
mbed_official 381:5460fc57b6e4 6136
mbed_official 381:5460fc57b6e4 6137 /******************************************************************************/
mbed_official 381:5460fc57b6e4 6138 /* */
mbed_official 381:5460fc57b6e4 6139 /* System Configuration(SYSCFG) */
mbed_official 381:5460fc57b6e4 6140 /* */
mbed_official 381:5460fc57b6e4 6141 /******************************************************************************/
mbed_official 381:5460fc57b6e4 6142 /***************** Bit definition for SYSCFG_CFGR1 register *****************/
mbed_official 381:5460fc57b6e4 6143 #define SYSCFG_CFGR1_MEM_MODE ((uint32_t)0x00000003) /*!< SYSCFG_Memory Remap Config */
mbed_official 381:5460fc57b6e4 6144 #define SYSCFG_CFGR1_MEM_MODE_0 ((uint32_t)0x00000001) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 6145 #define SYSCFG_CFGR1_MEM_MODE_1 ((uint32_t)0x00000002) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 6146 #define SYSCFG_CFGR1_TIM1_ITR3_RMP ((uint32_t)0x00000040) /*!< Timer 1 ITR3 selection */
mbed_official 381:5460fc57b6e4 6147 #define SYSCFG_CFGR1_DAC1_TRIG1_RMP ((uint32_t)0x00000080) /*!< DAC1 Trigger1 remap */
mbed_official 381:5460fc57b6e4 6148 #define SYSCFG_CFGR1_DMA_RMP ((uint32_t)0x0000F800) /*!< DMA remap mask */
mbed_official 381:5460fc57b6e4 6149 #define SYSCFG_CFGR1_TIM16_DMA_RMP ((uint32_t)0x00000800) /*!< Timer 16 DMA remap */
mbed_official 381:5460fc57b6e4 6150 #define SYSCFG_CFGR1_TIM17_DMA_RMP ((uint32_t)0x00001000) /*!< Timer 17 DMA remap */
mbed_official 381:5460fc57b6e4 6151 #define SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP ((uint32_t)0x00002000) /*!< Timer 6 / DAC1 CH1 DMA remap */
mbed_official 381:5460fc57b6e4 6152 #define SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP ((uint32_t)0x00004000) /*!< Timer 7 / DAC1 CH2 DMA remap */
mbed_official 381:5460fc57b6e4 6153 #define SYSCFG_CFGR1_DAC2Ch1_DMA_RMP ((uint32_t)0x00008000) /*!< DAC2 CH1 DMA remap */
mbed_official 381:5460fc57b6e4 6154 #define SYSCFG_CFGR1_I2C_PB6_FMP ((uint32_t)0x00010000) /*!< I2C PB6 Fast mode plus */
mbed_official 381:5460fc57b6e4 6155 #define SYSCFG_CFGR1_I2C_PB7_FMP ((uint32_t)0x00020000) /*!< I2C PB7 Fast mode plus */
mbed_official 381:5460fc57b6e4 6156 #define SYSCFG_CFGR1_I2C_PB8_FMP ((uint32_t)0x00040000) /*!< I2C PB8 Fast mode plus */
mbed_official 381:5460fc57b6e4 6157 #define SYSCFG_CFGR1_I2C_PB9_FMP ((uint32_t)0x00080000) /*!< I2C PB9 Fast mode plus */
mbed_official 381:5460fc57b6e4 6158 #define SYSCFG_CFGR1_I2C1_FMP ((uint32_t)0x00100000) /*!< I2C1 Fast mode plus */
mbed_official 381:5460fc57b6e4 6159 #define SYSCFG_CFGR1_ENCODER_MODE ((uint32_t)0x00C00000) /*!< Encoder Mode */
mbed_official 381:5460fc57b6e4 6160 #define SYSCFG_CFGR1_ENCODER_MODE_0 ((uint32_t)0x00400000) /*!< Encoder Mode 0 */
mbed_official 381:5460fc57b6e4 6161 #define SYSCFG_CFGR1_ENCODER_MODE_1 ((uint32_t)0x00800000) /*!< Encoder Mode 1 */
mbed_official 381:5460fc57b6e4 6162 #define SYSCFG_CFGR1_FPU_IE ((uint32_t)0xFC000000) /*!< Floating Point Unit Interrupt Enable */
mbed_official 381:5460fc57b6e4 6163 #define SYSCFG_CFGR1_FPU_IE_0 ((uint32_t)0x04000000) /*!< Floating Point Unit Interrupt Enable 0 */
mbed_official 381:5460fc57b6e4 6164 #define SYSCFG_CFGR1_FPU_IE_1 ((uint32_t)0x08000000) /*!< Floating Point Unit Interrupt Enable 1 */
mbed_official 381:5460fc57b6e4 6165 #define SYSCFG_CFGR1_FPU_IE_2 ((uint32_t)0x10000000) /*!< Floating Point Unit Interrupt Enable 2 */
mbed_official 381:5460fc57b6e4 6166 #define SYSCFG_CFGR1_FPU_IE_3 ((uint32_t)0x20000000) /*!< Floating Point Unit Interrupt Enable 3 */
mbed_official 381:5460fc57b6e4 6167 #define SYSCFG_CFGR1_FPU_IE_4 ((uint32_t)0x40000000) /*!< Floating Point Unit Interrupt Enable 4 */
mbed_official 381:5460fc57b6e4 6168 #define SYSCFG_CFGR1_FPU_IE_5 ((uint32_t)0x80000000) /*!< Floating Point Unit Interrupt Enable 5 */
mbed_official 381:5460fc57b6e4 6169
mbed_official 381:5460fc57b6e4 6170 /***************** Bit definition for SYSCFG_RCR register *******************/
mbed_official 381:5460fc57b6e4 6171 #define SYSCFG_RCR_PAGE0 ((uint32_t)0x00000001) /*!< ICODE SRAM Write protection page 0 */
mbed_official 381:5460fc57b6e4 6172 #define SYSCFG_RCR_PAGE1 ((uint32_t)0x00000002) /*!< ICODE SRAM Write protection page 1 */
mbed_official 381:5460fc57b6e4 6173 #define SYSCFG_RCR_PAGE2 ((uint32_t)0x00000004) /*!< ICODE SRAM Write protection page 2 */
mbed_official 381:5460fc57b6e4 6174 #define SYSCFG_RCR_PAGE3 ((uint32_t)0x00000008) /*!< ICODE SRAM Write protection page 3 */
mbed_official 381:5460fc57b6e4 6175
mbed_official 381:5460fc57b6e4 6176 /***************** Bit definition for SYSCFG_EXTICR1 register ***************/
mbed_official 381:5460fc57b6e4 6177 #define SYSCFG_EXTICR1_EXTI0 ((uint32_t)0x0000000F) /*!< EXTI 0 configuration */
mbed_official 381:5460fc57b6e4 6178 #define SYSCFG_EXTICR1_EXTI1 ((uint32_t)0x000000F0) /*!< EXTI 1 configuration */
mbed_official 381:5460fc57b6e4 6179 #define SYSCFG_EXTICR1_EXTI2 ((uint32_t)0x00000F00) /*!< EXTI 2 configuration */
mbed_official 381:5460fc57b6e4 6180 #define SYSCFG_EXTICR1_EXTI3 ((uint32_t)0x0000F000) /*!< EXTI 3 configuration */
mbed_official 381:5460fc57b6e4 6181
mbed_official 381:5460fc57b6e4 6182 /*!<*
mbed_official 381:5460fc57b6e4 6183 * @brief EXTI0 configuration
mbed_official 381:5460fc57b6e4 6184 */
mbed_official 381:5460fc57b6e4 6185 #define SYSCFG_EXTICR1_EXTI0_PA ((uint32_t)0x00000000) /*!< PA[0] pin */
mbed_official 381:5460fc57b6e4 6186 #define SYSCFG_EXTICR1_EXTI0_PB ((uint32_t)0x00000001) /*!< PB[0] pin */
mbed_official 381:5460fc57b6e4 6187 #define SYSCFG_EXTICR1_EXTI0_PC ((uint32_t)0x00000002) /*!< PC[0] pin */
mbed_official 381:5460fc57b6e4 6188 #define SYSCFG_EXTICR1_EXTI0_PD ((uint32_t)0x00000003) /*!< PD[0] pin */
mbed_official 381:5460fc57b6e4 6189 #define SYSCFG_EXTICR1_EXTI0_PE ((uint32_t)0x00000004) /*!< PE[0] pin */
mbed_official 381:5460fc57b6e4 6190 #define SYSCFG_EXTICR1_EXTI0_PF ((uint32_t)0x00000005) /*!< PF[0] pin */
mbed_official 381:5460fc57b6e4 6191
mbed_official 381:5460fc57b6e4 6192 /*!<*
mbed_official 381:5460fc57b6e4 6193 * @brief EXTI1 configuration
mbed_official 381:5460fc57b6e4 6194 */
mbed_official 381:5460fc57b6e4 6195 #define SYSCFG_EXTICR1_EXTI1_PA ((uint32_t)0x00000000) /*!< PA[1] pin */
mbed_official 381:5460fc57b6e4 6196 #define SYSCFG_EXTICR1_EXTI1_PB ((uint32_t)0x00000010) /*!< PB[1] pin */
mbed_official 381:5460fc57b6e4 6197 #define SYSCFG_EXTICR1_EXTI1_PC ((uint32_t)0x00000020) /*!< PC[1] pin */
mbed_official 381:5460fc57b6e4 6198 #define SYSCFG_EXTICR1_EXTI1_PD ((uint32_t)0x00000030) /*!< PD[1] pin */
mbed_official 381:5460fc57b6e4 6199 #define SYSCFG_EXTICR1_EXTI1_PE ((uint32_t)0x00000040) /*!< PE[1] pin */
mbed_official 381:5460fc57b6e4 6200 #define SYSCFG_EXTICR1_EXTI1_PF ((uint32_t)0x00000050) /*!< PF[1] pin */
mbed_official 381:5460fc57b6e4 6201
mbed_official 381:5460fc57b6e4 6202 /*!<*
mbed_official 381:5460fc57b6e4 6203 * @brief EXTI2 configuration
mbed_official 381:5460fc57b6e4 6204 */
mbed_official 381:5460fc57b6e4 6205 #define SYSCFG_EXTICR1_EXTI2_PA ((uint32_t)0x00000000) /*!< PA[2] pin */
mbed_official 381:5460fc57b6e4 6206 #define SYSCFG_EXTICR1_EXTI2_PB ((uint32_t)0x00000100) /*!< PB[2] pin */
mbed_official 381:5460fc57b6e4 6207 #define SYSCFG_EXTICR1_EXTI2_PC ((uint32_t)0x00000200) /*!< PC[2] pin */
mbed_official 381:5460fc57b6e4 6208 #define SYSCFG_EXTICR1_EXTI2_PD ((uint32_t)0x00000300) /*!< PD[2] pin */
mbed_official 381:5460fc57b6e4 6209 #define SYSCFG_EXTICR1_EXTI2_PE ((uint32_t)0x00000400) /*!< PE[2] pin */
mbed_official 381:5460fc57b6e4 6210 #define SYSCFG_EXTICR1_EXTI2_PF ((uint32_t)0x00000500) /*!< PF[2] pin */
mbed_official 381:5460fc57b6e4 6211
mbed_official 381:5460fc57b6e4 6212 /*!<*
mbed_official 381:5460fc57b6e4 6213 * @brief EXTI3 configuration
mbed_official 381:5460fc57b6e4 6214 */
mbed_official 381:5460fc57b6e4 6215 #define SYSCFG_EXTICR1_EXTI3_PA ((uint32_t)0x00000000) /*!< PA[3] pin */
mbed_official 381:5460fc57b6e4 6216 #define SYSCFG_EXTICR1_EXTI3_PB ((uint32_t)0x00001000) /*!< PB[3] pin */
mbed_official 381:5460fc57b6e4 6217 #define SYSCFG_EXTICR1_EXTI3_PC ((uint32_t)0x00002000) /*!< PC[3] pin */
mbed_official 381:5460fc57b6e4 6218 #define SYSCFG_EXTICR1_EXTI3_PD ((uint32_t)0x00003000) /*!< PD[3] pin */
mbed_official 381:5460fc57b6e4 6219 #define SYSCFG_EXTICR1_EXTI3_PE ((uint32_t)0x00004000) /*!< PE[3] pin */
mbed_official 381:5460fc57b6e4 6220
mbed_official 381:5460fc57b6e4 6221 /***************** Bit definition for SYSCFG_EXTICR2 register ***************/
mbed_official 381:5460fc57b6e4 6222 #define SYSCFG_EXTICR2_EXTI4 ((uint32_t)0x0000000F) /*!< EXTI 4 configuration */
mbed_official 381:5460fc57b6e4 6223 #define SYSCFG_EXTICR2_EXTI5 ((uint32_t)0x000000F0) /*!< EXTI 5 configuration */
mbed_official 381:5460fc57b6e4 6224 #define SYSCFG_EXTICR2_EXTI6 ((uint32_t)0x00000F00) /*!< EXTI 6 configuration */
mbed_official 381:5460fc57b6e4 6225 #define SYSCFG_EXTICR2_EXTI7 ((uint32_t)0x0000F000) /*!< EXTI 7 configuration */
mbed_official 381:5460fc57b6e4 6226
mbed_official 381:5460fc57b6e4 6227 /*!<*
mbed_official 381:5460fc57b6e4 6228 * @brief EXTI4 configuration
mbed_official 381:5460fc57b6e4 6229 */
mbed_official 381:5460fc57b6e4 6230 #define SYSCFG_EXTICR2_EXTI4_PA ((uint32_t)0x00000000) /*!< PA[4] pin */
mbed_official 381:5460fc57b6e4 6231 #define SYSCFG_EXTICR2_EXTI4_PB ((uint32_t)0x00000001) /*!< PB[4] pin */
mbed_official 381:5460fc57b6e4 6232 #define SYSCFG_EXTICR2_EXTI4_PC ((uint32_t)0x00000002) /*!< PC[4] pin */
mbed_official 381:5460fc57b6e4 6233 #define SYSCFG_EXTICR2_EXTI4_PD ((uint32_t)0x00000003) /*!< PD[4] pin */
mbed_official 381:5460fc57b6e4 6234 #define SYSCFG_EXTICR2_EXTI4_PE ((uint32_t)0x00000004) /*!< PE[4] pin */
mbed_official 381:5460fc57b6e4 6235 #define SYSCFG_EXTICR2_EXTI4_PF ((uint32_t)0x00000005) /*!< PF[4] pin */
mbed_official 381:5460fc57b6e4 6236
mbed_official 381:5460fc57b6e4 6237 /*!<*
mbed_official 381:5460fc57b6e4 6238 * @brief EXTI5 configuration
mbed_official 381:5460fc57b6e4 6239 */
mbed_official 381:5460fc57b6e4 6240 #define SYSCFG_EXTICR2_EXTI5_PA ((uint32_t)0x00000000) /*!< PA[5] pin */
mbed_official 381:5460fc57b6e4 6241 #define SYSCFG_EXTICR2_EXTI5_PB ((uint32_t)0x00000010) /*!< PB[5] pin */
mbed_official 381:5460fc57b6e4 6242 #define SYSCFG_EXTICR2_EXTI5_PC ((uint32_t)0x00000020) /*!< PC[5] pin */
mbed_official 381:5460fc57b6e4 6243 #define SYSCFG_EXTICR2_EXTI5_PD ((uint32_t)0x00000030) /*!< PD[5] pin */
mbed_official 381:5460fc57b6e4 6244 #define SYSCFG_EXTICR2_EXTI5_PE ((uint32_t)0x00000040) /*!< PE[5] pin */
mbed_official 381:5460fc57b6e4 6245 #define SYSCFG_EXTICR2_EXTI5_PF ((uint32_t)0x00000050) /*!< PF[5] pin */
mbed_official 381:5460fc57b6e4 6246
mbed_official 381:5460fc57b6e4 6247 /*!<*
mbed_official 381:5460fc57b6e4 6248 * @brief EXTI6 configuration
mbed_official 381:5460fc57b6e4 6249 */
mbed_official 381:5460fc57b6e4 6250 #define SYSCFG_EXTICR2_EXTI6_PA ((uint32_t)0x00000000) /*!< PA[6] pin */
mbed_official 381:5460fc57b6e4 6251 #define SYSCFG_EXTICR2_EXTI6_PB ((uint32_t)0x00000100) /*!< PB[6] pin */
mbed_official 381:5460fc57b6e4 6252 #define SYSCFG_EXTICR2_EXTI6_PC ((uint32_t)0x00000200) /*!< PC[6] pin */
mbed_official 381:5460fc57b6e4 6253 #define SYSCFG_EXTICR2_EXTI6_PD ((uint32_t)0x00000300) /*!< PD[6] pin */
mbed_official 381:5460fc57b6e4 6254 #define SYSCFG_EXTICR2_EXTI6_PE ((uint32_t)0x00000400) /*!< PE[6] pin */
mbed_official 381:5460fc57b6e4 6255 #define SYSCFG_EXTICR2_EXTI6_PF ((uint32_t)0x00000500) /*!< PF[6] pin */
mbed_official 381:5460fc57b6e4 6256
mbed_official 381:5460fc57b6e4 6257 /*!<*
mbed_official 381:5460fc57b6e4 6258 * @brief EXTI7 configuration
mbed_official 381:5460fc57b6e4 6259 */
mbed_official 381:5460fc57b6e4 6260 #define SYSCFG_EXTICR2_EXTI7_PA ((uint32_t)0x00000000) /*!< PA[7] pin */
mbed_official 381:5460fc57b6e4 6261 #define SYSCFG_EXTICR2_EXTI7_PB ((uint32_t)0x00001000) /*!< PB[7] pin */
mbed_official 381:5460fc57b6e4 6262 #define SYSCFG_EXTICR2_EXTI7_PC ((uint32_t)0x00002000) /*!< PC[7] pin */
mbed_official 381:5460fc57b6e4 6263 #define SYSCFG_EXTICR2_EXTI7_PD ((uint32_t)0x00003000) /*!< PD[7] pin */
mbed_official 381:5460fc57b6e4 6264 #define SYSCFG_EXTICR2_EXTI7_PE ((uint32_t)0x00004000) /*!< PE[7] pin */
mbed_official 381:5460fc57b6e4 6265
mbed_official 381:5460fc57b6e4 6266 /***************** Bit definition for SYSCFG_EXTICR3 register ***************/
mbed_official 381:5460fc57b6e4 6267 #define SYSCFG_EXTICR3_EXTI8 ((uint32_t)0x0000000F) /*!< EXTI 8 configuration */
mbed_official 381:5460fc57b6e4 6268 #define SYSCFG_EXTICR3_EXTI9 ((uint32_t)0x000000F0) /*!< EXTI 9 configuration */
mbed_official 381:5460fc57b6e4 6269 #define SYSCFG_EXTICR3_EXTI10 ((uint32_t)0x00000F00) /*!< EXTI 10 configuration */
mbed_official 381:5460fc57b6e4 6270 #define SYSCFG_EXTICR3_EXTI11 ((uint32_t)0x0000F000) /*!< EXTI 11 configuration */
mbed_official 381:5460fc57b6e4 6271
mbed_official 381:5460fc57b6e4 6272 /*!<*
mbed_official 381:5460fc57b6e4 6273 * @brief EXTI8 configuration
mbed_official 381:5460fc57b6e4 6274 */
mbed_official 381:5460fc57b6e4 6275 #define SYSCFG_EXTICR3_EXTI8_PA ((uint32_t)0x00000000) /*!< PA[8] pin */
mbed_official 381:5460fc57b6e4 6276 #define SYSCFG_EXTICR3_EXTI8_PB ((uint32_t)0x00000001) /*!< PB[8] pin */
mbed_official 381:5460fc57b6e4 6277 #define SYSCFG_EXTICR3_EXTI8_PC ((uint32_t)0x00000002) /*!< PC[8] pin */
mbed_official 381:5460fc57b6e4 6278 #define SYSCFG_EXTICR3_EXTI8_PD ((uint32_t)0x00000003) /*!< PD[8] pin */
mbed_official 381:5460fc57b6e4 6279 #define SYSCFG_EXTICR3_EXTI8_PE ((uint32_t)0x00000004) /*!< PE[8] pin */
mbed_official 381:5460fc57b6e4 6280
mbed_official 381:5460fc57b6e4 6281 /*!<*
mbed_official 381:5460fc57b6e4 6282 * @brief EXTI9 configuration
mbed_official 381:5460fc57b6e4 6283 */
mbed_official 381:5460fc57b6e4 6284 #define SYSCFG_EXTICR3_EXTI9_PA ((uint32_t)0x00000000) /*!< PA[9] pin */
mbed_official 381:5460fc57b6e4 6285 #define SYSCFG_EXTICR3_EXTI9_PB ((uint32_t)0x00000010) /*!< PB[9] pin */
mbed_official 381:5460fc57b6e4 6286 #define SYSCFG_EXTICR3_EXTI9_PC ((uint32_t)0x00000020) /*!< PC[9] pin */
mbed_official 381:5460fc57b6e4 6287 #define SYSCFG_EXTICR3_EXTI9_PD ((uint32_t)0x00000030) /*!< PD[9] pin */
mbed_official 381:5460fc57b6e4 6288 #define SYSCFG_EXTICR3_EXTI9_PE ((uint32_t)0x00000040) /*!< PE[9] pin */
mbed_official 381:5460fc57b6e4 6289 #define SYSCFG_EXTICR3_EXTI9_PF ((uint32_t)0x00000050) /*!< PF[9] pin */
mbed_official 381:5460fc57b6e4 6290
mbed_official 381:5460fc57b6e4 6291 /*!<*
mbed_official 381:5460fc57b6e4 6292 * @brief EXTI10 configuration
mbed_official 381:5460fc57b6e4 6293 */
mbed_official 381:5460fc57b6e4 6294 #define SYSCFG_EXTICR3_EXTI10_PA ((uint32_t)0x00000000) /*!< PA[10] pin */
mbed_official 381:5460fc57b6e4 6295 #define SYSCFG_EXTICR3_EXTI10_PB ((uint32_t)0x00000100) /*!< PB[10] pin */
mbed_official 381:5460fc57b6e4 6296 #define SYSCFG_EXTICR3_EXTI10_PC ((uint32_t)0x00000200) /*!< PC[10] pin */
mbed_official 381:5460fc57b6e4 6297 #define SYSCFG_EXTICR3_EXTI10_PD ((uint32_t)0x00000300) /*!< PD[10] pin */
mbed_official 381:5460fc57b6e4 6298 #define SYSCFG_EXTICR3_EXTI10_PE ((uint32_t)0x00000400) /*!< PE[10] pin */
mbed_official 381:5460fc57b6e4 6299 #define SYSCFG_EXTICR3_EXTI10_PF ((uint32_t)0x00000500) /*!< PF[10] pin */
mbed_official 381:5460fc57b6e4 6300
mbed_official 381:5460fc57b6e4 6301 /*!<*
mbed_official 381:5460fc57b6e4 6302 * @brief EXTI11 configuration
mbed_official 381:5460fc57b6e4 6303 */
mbed_official 381:5460fc57b6e4 6304 #define SYSCFG_EXTICR3_EXTI11_PA ((uint32_t)0x00000000) /*!< PA[11] pin */
mbed_official 381:5460fc57b6e4 6305 #define SYSCFG_EXTICR3_EXTI11_PB ((uint32_t)0x00001000) /*!< PB[11] pin */
mbed_official 381:5460fc57b6e4 6306 #define SYSCFG_EXTICR3_EXTI11_PC ((uint32_t)0x00002000) /*!< PC[11] pin */
mbed_official 381:5460fc57b6e4 6307 #define SYSCFG_EXTICR3_EXTI11_PD ((uint32_t)0x00003000) /*!< PD[11] pin */
mbed_official 381:5460fc57b6e4 6308 #define SYSCFG_EXTICR3_EXTI11_PE ((uint32_t)0x00004000) /*!< PE[11] pin */
mbed_official 381:5460fc57b6e4 6309
mbed_official 381:5460fc57b6e4 6310 /***************** Bit definition for SYSCFG_EXTICR4 register *****************/
mbed_official 381:5460fc57b6e4 6311 #define SYSCFG_EXTICR4_EXTI12 ((uint32_t)0x0000000F) /*!< EXTI 12 configuration */
mbed_official 381:5460fc57b6e4 6312 #define SYSCFG_EXTICR4_EXTI13 ((uint32_t)0x000000F0) /*!< EXTI 13 configuration */
mbed_official 381:5460fc57b6e4 6313 #define SYSCFG_EXTICR4_EXTI14 ((uint32_t)0x00000F00) /*!< EXTI 14 configuration */
mbed_official 381:5460fc57b6e4 6314 #define SYSCFG_EXTICR4_EXTI15 ((uint32_t)0x0000F000) /*!< EXTI 15 configuration */
mbed_official 381:5460fc57b6e4 6315
mbed_official 381:5460fc57b6e4 6316 /*!<*
mbed_official 381:5460fc57b6e4 6317 * @brief EXTI12 configuration
mbed_official 381:5460fc57b6e4 6318 */
mbed_official 381:5460fc57b6e4 6319 #define SYSCFG_EXTICR4_EXTI12_PA ((uint32_t)0x00000000) /*!< PA[12] pin */
mbed_official 381:5460fc57b6e4 6320 #define SYSCFG_EXTICR4_EXTI12_PB ((uint32_t)0x00000001) /*!< PB[12] pin */
mbed_official 381:5460fc57b6e4 6321 #define SYSCFG_EXTICR4_EXTI12_PC ((uint32_t)0x00000002) /*!< PC[12] pin */
mbed_official 381:5460fc57b6e4 6322 #define SYSCFG_EXTICR4_EXTI12_PD ((uint32_t)0x00000003) /*!< PD[12] pin */
mbed_official 381:5460fc57b6e4 6323 #define SYSCFG_EXTICR4_EXTI12_PE ((uint32_t)0x00000004) /*!< PE[12] pin */
mbed_official 381:5460fc57b6e4 6324
mbed_official 381:5460fc57b6e4 6325 /*!<*
mbed_official 381:5460fc57b6e4 6326 * @brief EXTI13 configuration
mbed_official 381:5460fc57b6e4 6327 */
mbed_official 381:5460fc57b6e4 6328 #define SYSCFG_EXTICR4_EXTI13_PA ((uint32_t)0x00000000) /*!< PA[13] pin */
mbed_official 381:5460fc57b6e4 6329 #define SYSCFG_EXTICR4_EXTI13_PB ((uint32_t)0x00000010) /*!< PB[13] pin */
mbed_official 381:5460fc57b6e4 6330 #define SYSCFG_EXTICR4_EXTI13_PC ((uint32_t)0x00000020) /*!< PC[13] pin */
mbed_official 381:5460fc57b6e4 6331 #define SYSCFG_EXTICR4_EXTI13_PD ((uint32_t)0x00000030) /*!< PD[13] pin */
mbed_official 381:5460fc57b6e4 6332 #define SYSCFG_EXTICR4_EXTI13_PE ((uint32_t)0x00000040) /*!< PE[13] pin */
mbed_official 381:5460fc57b6e4 6333
mbed_official 381:5460fc57b6e4 6334 /*!<*
mbed_official 381:5460fc57b6e4 6335 * @brief EXTI14 configuration
mbed_official 381:5460fc57b6e4 6336 */
mbed_official 381:5460fc57b6e4 6337 #define SYSCFG_EXTICR4_EXTI14_PA ((uint32_t)0x00000000) /*!< PA[14] pin */
mbed_official 381:5460fc57b6e4 6338 #define SYSCFG_EXTICR4_EXTI14_PB ((uint32_t)0x00000100) /*!< PB[14] pin */
mbed_official 381:5460fc57b6e4 6339 #define SYSCFG_EXTICR4_EXTI14_PC ((uint32_t)0x00000200) /*!< PC[14] pin */
mbed_official 381:5460fc57b6e4 6340 #define SYSCFG_EXTICR4_EXTI14_PD ((uint32_t)0x00000300) /*!< PD[14] pin */
mbed_official 381:5460fc57b6e4 6341 #define SYSCFG_EXTICR4_EXTI14_PE ((uint32_t)0x00000400) /*!< PE[14] pin */
mbed_official 381:5460fc57b6e4 6342
mbed_official 381:5460fc57b6e4 6343 /*!<*
mbed_official 381:5460fc57b6e4 6344 * @brief EXTI15 configuration
mbed_official 381:5460fc57b6e4 6345 */
mbed_official 381:5460fc57b6e4 6346 #define SYSCFG_EXTICR4_EXTI15_PA ((uint32_t)0x00000000) /*!< PA[15] pin */
mbed_official 381:5460fc57b6e4 6347 #define SYSCFG_EXTICR4_EXTI15_PB ((uint32_t)0x00001000) /*!< PB[15] pin */
mbed_official 381:5460fc57b6e4 6348 #define SYSCFG_EXTICR4_EXTI15_PC ((uint32_t)0x00002000) /*!< PC[15] pin */
mbed_official 381:5460fc57b6e4 6349 #define SYSCFG_EXTICR4_EXTI15_PD ((uint32_t)0x00003000) /*!< PD[15] pin */
mbed_official 381:5460fc57b6e4 6350 #define SYSCFG_EXTICR4_EXTI15_PE ((uint32_t)0x00004000) /*!< PE[15] pin */
mbed_official 381:5460fc57b6e4 6351
mbed_official 381:5460fc57b6e4 6352 /***************** Bit definition for SYSCFG_CFGR2 register *****************/
mbed_official 381:5460fc57b6e4 6353 #define SYSCFG_CFGR2_LOCKUP_LOCK ((uint32_t)0x00000001) /*!< Enables and locks the LOCKUP (Hardfault) output of CortexM4 with Break Input of TIM1/15/16/17 */
mbed_official 381:5460fc57b6e4 6354 #define SYSCFG_CFGR2_SRAM_PARITY_LOCK ((uint32_t)0x00000002) /*!< Enables and locks the SRAM_PARITY error signal with Break Input of TIM1/15/16/17 */
mbed_official 381:5460fc57b6e4 6355 #define SYSCFG_CFGR2_PVD_LOCK ((uint32_t)0x00000004) /*!< Enables and locks the PVD connection with TIM1/15/16/17 Break Input, as well as the PVDE and PLS[2:0] in the PWR_CR register */
mbed_official 381:5460fc57b6e4 6356 #define SYSCFG_CFGR2_BYP_ADDR_PAR ((uint32_t)0x00000010) /*!< Disables the adddress parity check on RAM */
mbed_official 381:5460fc57b6e4 6357 #define SYSCFG_CFGR2_SRAM_PE ((uint32_t)0x00000100) /*!< SRAM Parity error flag */
mbed_official 381:5460fc57b6e4 6358
mbed_official 381:5460fc57b6e4 6359 /***************** Bit definition for SYSCFG_CFGR3 register *****************/
mbed_official 381:5460fc57b6e4 6360 #define SYSCFG_CFGR3_DMA_RMP ((uint32_t)0x000003FF) /*!< DMA remap mask */
mbed_official 381:5460fc57b6e4 6361 #define SYSCFG_CFGR3_SPI1_RX_DMA_RMP ((uint32_t)0x00000003) /*!< SPI1 RX DMA remap */
mbed_official 381:5460fc57b6e4 6362 #define SYSCFG_CFGR3_SPI1_RX_DMA_RMP_0 ((uint32_t)0x00000001) /*!< SPI1 RX DMA remap bit 0 */
mbed_official 381:5460fc57b6e4 6363 #define SYSCFG_CFGR3_SPI1_RX_DMA_RMP_1 ((uint32_t)0x00000002) /*!< SPI1 RX DMA remap bit 1 */
mbed_official 381:5460fc57b6e4 6364 #define SYSCFG_CFGR3_SPI1_TX_DMA_RMP ((uint32_t)0x0000000C) /*!< SPI1 TX DMA remap */
mbed_official 381:5460fc57b6e4 6365 #define SYSCFG_CFGR3_SPI1_TX_DMA_RMP_0 ((uint32_t)0x00000004) /*!< SPI1 TX DMA remap bit 0 */
mbed_official 381:5460fc57b6e4 6366 #define SYSCFG_CFGR3_SPI1_TX_DMA_RMP_1 ((uint32_t)0x00000008) /*!< SPI1 TX DMA remap bit 1 */
mbed_official 381:5460fc57b6e4 6367 #define SYSCFG_CFGR3_I2C1_RX_DMA_RMP ((uint32_t)0x00000030) /*!< I2C1 RX DMA remap */
mbed_official 381:5460fc57b6e4 6368 #define SYSCFG_CFGR3_I2C1_RX_DMA_RMP_0 ((uint32_t)0x00000010) /*!< I2C1 RX DMA remap bit 0 */
mbed_official 381:5460fc57b6e4 6369 #define SYSCFG_CFGR3_I2C1_RX_DMA_RMP_1 ((uint32_t)0x00000020) /*!< I2C1 RX DMA remap bit 1 */
mbed_official 381:5460fc57b6e4 6370 #define SYSCFG_CFGR3_I2C1_TX_DMA_RMP ((uint32_t)0x000000C0) /*!< I2C1 RX DMA remap */
mbed_official 381:5460fc57b6e4 6371 #define SYSCFG_CFGR3_I2C1_TX_DMA_RMP_0 ((uint32_t)0x00000040) /*!< I2C1 TX DMA remap bit 0 */
mbed_official 381:5460fc57b6e4 6372 #define SYSCFG_CFGR3_I2C1_TX_DMA_RMP_1 ((uint32_t)0x00000080) /*!< I2C1 TX DMA remap bit 1 */
mbed_official 381:5460fc57b6e4 6373 #define SYSCFG_CFGR3_ADC2_DMA_RMP ((uint32_t)0x00000300) /*!< ADC2 DMA remap */
mbed_official 381:5460fc57b6e4 6374 #define SYSCFG_CFGR3_ADC2_DMA_RMP_0 ((uint32_t)0x00000100) /*!< ADC2 DMA remap bit 0 */
mbed_official 381:5460fc57b6e4 6375 #define SYSCFG_CFGR3_ADC2_DMA_RMP_1 ((uint32_t)0x00000200) /*!< ADC2 DMA remap bit 1 */
mbed_official 381:5460fc57b6e4 6376 #define SYSCFG_CFGR3_TRIGGER_RMP ((uint32_t)0x00030000) /*!< Trigger remap mask */
mbed_official 381:5460fc57b6e4 6377 #define SYSCFG_CFGR3_DAC1_TRG3_RMP ((uint32_t)0x00010000) /*!< DAC1 TRG3 remap */
mbed_official 381:5460fc57b6e4 6378 #define SYSCFG_CFGR3_DAC1_TRG5_RMP ((uint32_t)0x00020000) /*!< DAC1 TRG5 remap */
mbed_official 381:5460fc57b6e4 6379
mbed_official 381:5460fc57b6e4 6380 /******************************************************************************/
mbed_official 381:5460fc57b6e4 6381 /* */
mbed_official 381:5460fc57b6e4 6382 /* TIM */
mbed_official 381:5460fc57b6e4 6383 /* */
mbed_official 381:5460fc57b6e4 6384 /******************************************************************************/
mbed_official 381:5460fc57b6e4 6385 /******************* Bit definition for TIM_CR1 register ********************/
mbed_official 381:5460fc57b6e4 6386 #define TIM_CR1_CEN ((uint32_t)0x00000001) /*!<Counter enable */
mbed_official 381:5460fc57b6e4 6387 #define TIM_CR1_UDIS ((uint32_t)0x00000002) /*!<Update disable */
mbed_official 381:5460fc57b6e4 6388 #define TIM_CR1_URS ((uint32_t)0x00000004) /*!<Update request source */
mbed_official 381:5460fc57b6e4 6389 #define TIM_CR1_OPM ((uint32_t)0x00000008) /*!<One pulse mode */
mbed_official 381:5460fc57b6e4 6390 #define TIM_CR1_DIR ((uint32_t)0x00000010) /*!<Direction */
mbed_official 381:5460fc57b6e4 6391
mbed_official 381:5460fc57b6e4 6392 #define TIM_CR1_CMS ((uint32_t)0x00000060) /*!<CMS[1:0] bits (Center-aligned mode selection) */
mbed_official 381:5460fc57b6e4 6393 #define TIM_CR1_CMS_0 ((uint32_t)0x00000020) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 6394 #define TIM_CR1_CMS_1 ((uint32_t)0x00000040) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 6395
mbed_official 381:5460fc57b6e4 6396 #define TIM_CR1_ARPE ((uint32_t)0x00000080) /*!<Auto-reload preload enable */
mbed_official 381:5460fc57b6e4 6397
mbed_official 381:5460fc57b6e4 6398 #define TIM_CR1_CKD ((uint32_t)0x00000300) /*!<CKD[1:0] bits (clock division) */
mbed_official 381:5460fc57b6e4 6399 #define TIM_CR1_CKD_0 ((uint32_t)0x00000100) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 6400 #define TIM_CR1_CKD_1 ((uint32_t)0x00000200) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 6401
mbed_official 381:5460fc57b6e4 6402 #define TIM_CR1_UIFREMAP ((uint32_t)0x00000800) /*!<Update interrupt flag remap */
mbed_official 381:5460fc57b6e4 6403
mbed_official 381:5460fc57b6e4 6404 /******************* Bit definition for TIM_CR2 register ********************/
mbed_official 381:5460fc57b6e4 6405 #define TIM_CR2_CCPC ((uint32_t)0x00000001) /*!<Capture/Compare Preloaded Control */
mbed_official 381:5460fc57b6e4 6406 #define TIM_CR2_CCUS ((uint32_t)0x00000004) /*!<Capture/Compare Control Update Selection */
mbed_official 381:5460fc57b6e4 6407 #define TIM_CR2_CCDS ((uint32_t)0x00000008) /*!<Capture/Compare DMA Selection */
mbed_official 381:5460fc57b6e4 6408
mbed_official 381:5460fc57b6e4 6409 #define TIM_CR2_MMS ((uint32_t)0x00000070) /*!<MMS[2:0] bits (Master Mode Selection) */
mbed_official 381:5460fc57b6e4 6410 #define TIM_CR2_MMS_0 ((uint32_t)0x00000010) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 6411 #define TIM_CR2_MMS_1 ((uint32_t)0x00000020) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 6412 #define TIM_CR2_MMS_2 ((uint32_t)0x00000040) /*!<Bit 2 */
mbed_official 381:5460fc57b6e4 6413
mbed_official 381:5460fc57b6e4 6414 #define TIM_CR2_TI1S ((uint32_t)0x00000080) /*!<TI1 Selection */
mbed_official 381:5460fc57b6e4 6415 #define TIM_CR2_OIS1 ((uint32_t)0x00000100) /*!<Output Idle state 1 (OC1 output) */
mbed_official 381:5460fc57b6e4 6416 #define TIM_CR2_OIS1N ((uint32_t)0x00000200) /*!<Output Idle state 1 (OC1N output) */
mbed_official 381:5460fc57b6e4 6417 #define TIM_CR2_OIS2 ((uint32_t)0x00000400) /*!<Output Idle state 2 (OC2 output) */
mbed_official 381:5460fc57b6e4 6418 #define TIM_CR2_OIS2N ((uint32_t)0x00000800) /*!<Output Idle state 2 (OC2N output) */
mbed_official 381:5460fc57b6e4 6419 #define TIM_CR2_OIS3 ((uint32_t)0x00001000) /*!<Output Idle state 3 (OC3 output) */
mbed_official 381:5460fc57b6e4 6420 #define TIM_CR2_OIS3N ((uint32_t)0x00002000) /*!<Output Idle state 3 (OC3N output) */
mbed_official 381:5460fc57b6e4 6421 #define TIM_CR2_OIS4 ((uint32_t)0x00004000) /*!<Output Idle state 4 (OC4 output) */
mbed_official 381:5460fc57b6e4 6422 #define TIM_CR2_OIS5 ((uint32_t)0x00010000) /*!<Output Idle state 4 (OC4 output) */
mbed_official 381:5460fc57b6e4 6423 #define TIM_CR2_OIS6 ((uint32_t)0x00040000) /*!<Output Idle state 4 (OC4 output) */
mbed_official 381:5460fc57b6e4 6424
mbed_official 381:5460fc57b6e4 6425 #define TIM_CR2_MMS2 ((uint32_t)0x00F00000) /*!<MMS[2:0] bits (Master Mode Selection) */
mbed_official 381:5460fc57b6e4 6426 #define TIM_CR2_MMS2_0 ((uint32_t)0x00100000) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 6427 #define TIM_CR2_MMS2_1 ((uint32_t)0x00200000) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 6428 #define TIM_CR2_MMS2_2 ((uint32_t)0x00400000) /*!<Bit 2 */
mbed_official 381:5460fc57b6e4 6429 #define TIM_CR2_MMS2_3 ((uint32_t)0x00800000) /*!<Bit 2 */
mbed_official 381:5460fc57b6e4 6430
mbed_official 381:5460fc57b6e4 6431 /******************* Bit definition for TIM_SMCR register *******************/
mbed_official 381:5460fc57b6e4 6432 #define TIM_SMCR_SMS ((uint32_t)0x00010007) /*!<SMS[2:0] bits (Slave mode selection) */
mbed_official 381:5460fc57b6e4 6433 #define TIM_SMCR_SMS_0 ((uint32_t)0x00000001) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 6434 #define TIM_SMCR_SMS_1 ((uint32_t)0x00000002) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 6435 #define TIM_SMCR_SMS_2 ((uint32_t)0x00000004) /*!<Bit 2 */
mbed_official 381:5460fc57b6e4 6436 #define TIM_SMCR_SMS_3 ((uint32_t)0x00010000) /*!<Bit 3 */
mbed_official 381:5460fc57b6e4 6437
mbed_official 381:5460fc57b6e4 6438 #define TIM_SMCR_OCCS ((uint32_t)0x00000008) /*!< OCREF clear selection */
mbed_official 381:5460fc57b6e4 6439
mbed_official 381:5460fc57b6e4 6440 #define TIM_SMCR_TS ((uint32_t)0x00000070) /*!<TS[2:0] bits (Trigger selection) */
mbed_official 381:5460fc57b6e4 6441 #define TIM_SMCR_TS_0 ((uint32_t)0x00000010) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 6442 #define TIM_SMCR_TS_1 ((uint32_t)0x00000020) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 6443 #define TIM_SMCR_TS_2 ((uint32_t)0x00000040) /*!<Bit 2 */
mbed_official 381:5460fc57b6e4 6444
mbed_official 381:5460fc57b6e4 6445 #define TIM_SMCR_MSM ((uint32_t)0x00000080) /*!<Master/slave mode */
mbed_official 381:5460fc57b6e4 6446
mbed_official 381:5460fc57b6e4 6447 #define TIM_SMCR_ETF ((uint32_t)0x00000F00) /*!<ETF[3:0] bits (External trigger filter) */
mbed_official 381:5460fc57b6e4 6448 #define TIM_SMCR_ETF_0 ((uint32_t)0x00000100) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 6449 #define TIM_SMCR_ETF_1 ((uint32_t)0x00000200) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 6450 #define TIM_SMCR_ETF_2 ((uint32_t)0x00000400) /*!<Bit 2 */
mbed_official 381:5460fc57b6e4 6451 #define TIM_SMCR_ETF_3 ((uint32_t)0x00000800) /*!<Bit 3 */
mbed_official 381:5460fc57b6e4 6452
mbed_official 381:5460fc57b6e4 6453 #define TIM_SMCR_ETPS ((uint32_t)0x00003000) /*!<ETPS[1:0] bits (External trigger prescaler) */
mbed_official 381:5460fc57b6e4 6454 #define TIM_SMCR_ETPS_0 ((uint32_t)0x00001000) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 6455 #define TIM_SMCR_ETPS_1 ((uint32_t)0x00002000) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 6456
mbed_official 381:5460fc57b6e4 6457 #define TIM_SMCR_ECE ((uint32_t)0x00004000) /*!<External clock enable */
mbed_official 381:5460fc57b6e4 6458 #define TIM_SMCR_ETP ((uint32_t)0x00008000) /*!<External trigger polarity */
mbed_official 381:5460fc57b6e4 6459
mbed_official 381:5460fc57b6e4 6460 /******************* Bit definition for TIM_DIER register *******************/
mbed_official 381:5460fc57b6e4 6461 #define TIM_DIER_UIE ((uint32_t)0x00000001) /*!<Update interrupt enable */
mbed_official 381:5460fc57b6e4 6462 #define TIM_DIER_CC1IE ((uint32_t)0x00000002) /*!<Capture/Compare 1 interrupt enable */
mbed_official 381:5460fc57b6e4 6463 #define TIM_DIER_CC2IE ((uint32_t)0x00000004) /*!<Capture/Compare 2 interrupt enable */
mbed_official 381:5460fc57b6e4 6464 #define TIM_DIER_CC3IE ((uint32_t)0x00000008) /*!<Capture/Compare 3 interrupt enable */
mbed_official 381:5460fc57b6e4 6465 #define TIM_DIER_CC4IE ((uint32_t)0x00000010) /*!<Capture/Compare 4 interrupt enable */
mbed_official 381:5460fc57b6e4 6466 #define TIM_DIER_COMIE ((uint32_t)0x00000020) /*!<COM interrupt enable */
mbed_official 381:5460fc57b6e4 6467 #define TIM_DIER_TIE ((uint32_t)0x00000040) /*!<Trigger interrupt enable */
mbed_official 381:5460fc57b6e4 6468 #define TIM_DIER_BIE ((uint32_t)0x00000080) /*!<Break interrupt enable */
mbed_official 381:5460fc57b6e4 6469 #define TIM_DIER_UDE ((uint32_t)0x00000100) /*!<Update DMA request enable */
mbed_official 381:5460fc57b6e4 6470 #define TIM_DIER_CC1DE ((uint32_t)0x00000200) /*!<Capture/Compare 1 DMA request enable */
mbed_official 381:5460fc57b6e4 6471 #define TIM_DIER_CC2DE ((uint32_t)0x00000400) /*!<Capture/Compare 2 DMA request enable */
mbed_official 381:5460fc57b6e4 6472 #define TIM_DIER_CC3DE ((uint32_t)0x00000800) /*!<Capture/Compare 3 DMA request enable */
mbed_official 381:5460fc57b6e4 6473 #define TIM_DIER_CC4DE ((uint32_t)0x00001000) /*!<Capture/Compare 4 DMA request enable */
mbed_official 381:5460fc57b6e4 6474 #define TIM_DIER_COMDE ((uint32_t)0x00002000) /*!<COM DMA request enable */
mbed_official 381:5460fc57b6e4 6475 #define TIM_DIER_TDE ((uint32_t)0x00004000) /*!<Trigger DMA request enable */
mbed_official 381:5460fc57b6e4 6476
mbed_official 381:5460fc57b6e4 6477 /******************** Bit definition for TIM_SR register ********************/
mbed_official 381:5460fc57b6e4 6478 #define TIM_SR_UIF ((uint32_t)0x00000001) /*!<Update interrupt Flag */
mbed_official 381:5460fc57b6e4 6479 #define TIM_SR_CC1IF ((uint32_t)0x00000002) /*!<Capture/Compare 1 interrupt Flag */
mbed_official 381:5460fc57b6e4 6480 #define TIM_SR_CC2IF ((uint32_t)0x00000004) /*!<Capture/Compare 2 interrupt Flag */
mbed_official 381:5460fc57b6e4 6481 #define TIM_SR_CC3IF ((uint32_t)0x00000008) /*!<Capture/Compare 3 interrupt Flag */
mbed_official 381:5460fc57b6e4 6482 #define TIM_SR_CC4IF ((uint32_t)0x00000010) /*!<Capture/Compare 4 interrupt Flag */
mbed_official 381:5460fc57b6e4 6483 #define TIM_SR_COMIF ((uint32_t)0x00000020) /*!<COM interrupt Flag */
mbed_official 381:5460fc57b6e4 6484 #define TIM_SR_TIF ((uint32_t)0x00000040) /*!<Trigger interrupt Flag */
mbed_official 381:5460fc57b6e4 6485 #define TIM_SR_BIF ((uint32_t)0x00000080) /*!<Break interrupt Flag */
mbed_official 381:5460fc57b6e4 6486 #define TIM_SR_B2IF ((uint32_t)0x00000100) /*!<Break2 interrupt Flag */
mbed_official 381:5460fc57b6e4 6487 #define TIM_SR_CC1OF ((uint32_t)0x00000200) /*!<Capture/Compare 1 Overcapture Flag */
mbed_official 381:5460fc57b6e4 6488 #define TIM_SR_CC2OF ((uint32_t)0x00000400) /*!<Capture/Compare 2 Overcapture Flag */
mbed_official 381:5460fc57b6e4 6489 #define TIM_SR_CC3OF ((uint32_t)0x00000800) /*!<Capture/Compare 3 Overcapture Flag */
mbed_official 381:5460fc57b6e4 6490 #define TIM_SR_CC4OF ((uint32_t)0x00001000) /*!<Capture/Compare 4 Overcapture Flag */
mbed_official 381:5460fc57b6e4 6491 #define TIM_SR_CC5IF ((uint32_t)0x00010000) /*!<Capture/Compare 5 interrupt Flag */
mbed_official 381:5460fc57b6e4 6492 #define TIM_SR_CC6IF ((uint32_t)0x00020000) /*!<Capture/Compare 6 interrupt Flag */
mbed_official 381:5460fc57b6e4 6493
mbed_official 381:5460fc57b6e4 6494 /******************* Bit definition for TIM_EGR register ********************/
mbed_official 381:5460fc57b6e4 6495 #define TIM_EGR_UG ((uint32_t)0x00000001) /*!<Update Generation */
mbed_official 381:5460fc57b6e4 6496 #define TIM_EGR_CC1G ((uint32_t)0x00000002) /*!<Capture/Compare 1 Generation */
mbed_official 381:5460fc57b6e4 6497 #define TIM_EGR_CC2G ((uint32_t)0x00000004) /*!<Capture/Compare 2 Generation */
mbed_official 381:5460fc57b6e4 6498 #define TIM_EGR_CC3G ((uint32_t)0x00000008) /*!<Capture/Compare 3 Generation */
mbed_official 381:5460fc57b6e4 6499 #define TIM_EGR_CC4G ((uint32_t)0x00000010) /*!<Capture/Compare 4 Generation */
mbed_official 381:5460fc57b6e4 6500 #define TIM_EGR_COMG ((uint32_t)0x00000020) /*!<Capture/Compare Control Update Generation */
mbed_official 381:5460fc57b6e4 6501 #define TIM_EGR_TG ((uint32_t)0x00000040) /*!<Trigger Generation */
mbed_official 381:5460fc57b6e4 6502 #define TIM_EGR_BG ((uint32_t)0x00000080) /*!<Break Generation */
mbed_official 381:5460fc57b6e4 6503 #define TIM_EGR_B2G ((uint32_t)0x00000100) /*!<Break Generation */
mbed_official 381:5460fc57b6e4 6504
mbed_official 381:5460fc57b6e4 6505 /****************** Bit definition for TIM_CCMR1 register *******************/
mbed_official 381:5460fc57b6e4 6506 #define TIM_CCMR1_CC1S ((uint32_t)0x00000003) /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */
mbed_official 381:5460fc57b6e4 6507 #define TIM_CCMR1_CC1S_0 ((uint32_t)0x00000001) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 6508 #define TIM_CCMR1_CC1S_1 ((uint32_t)0x00000002) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 6509
mbed_official 381:5460fc57b6e4 6510 #define TIM_CCMR1_OC1FE ((uint32_t)0x00000004) /*!<Output Compare 1 Fast enable */
mbed_official 381:5460fc57b6e4 6511 #define TIM_CCMR1_OC1PE ((uint32_t)0x00000008) /*!<Output Compare 1 Preload enable */
mbed_official 381:5460fc57b6e4 6512
mbed_official 381:5460fc57b6e4 6513 #define TIM_CCMR1_OC1M ((uint32_t)0x00010070) /*!<OC1M[2:0] bits (Output Compare 1 Mode) */
mbed_official 381:5460fc57b6e4 6514 #define TIM_CCMR1_OC1M_0 ((uint32_t)0x00000010) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 6515 #define TIM_CCMR1_OC1M_1 ((uint32_t)0x00000020) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 6516 #define TIM_CCMR1_OC1M_2 ((uint32_t)0x00000040) /*!<Bit 2 */
mbed_official 381:5460fc57b6e4 6517 #define TIM_CCMR1_OC1M_3 ((uint32_t)0x00010000) /*!<Bit 3 */
mbed_official 381:5460fc57b6e4 6518
mbed_official 381:5460fc57b6e4 6519 #define TIM_CCMR1_OC1CE ((uint32_t)0x00000080) /*!<Output Compare 1Clear Enable */
mbed_official 381:5460fc57b6e4 6520
mbed_official 381:5460fc57b6e4 6521 #define TIM_CCMR1_CC2S ((uint32_t)0x00000300) /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */
mbed_official 381:5460fc57b6e4 6522 #define TIM_CCMR1_CC2S_0 ((uint32_t)0x00000100) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 6523 #define TIM_CCMR1_CC2S_1 ((uint32_t)0x00000200) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 6524
mbed_official 381:5460fc57b6e4 6525 #define TIM_CCMR1_OC2FE ((uint32_t)0x00000400) /*!<Output Compare 2 Fast enable */
mbed_official 381:5460fc57b6e4 6526 #define TIM_CCMR1_OC2PE ((uint32_t)0x00000800) /*!<Output Compare 2 Preload enable */
mbed_official 381:5460fc57b6e4 6527
mbed_official 381:5460fc57b6e4 6528 #define TIM_CCMR1_OC2M ((uint32_t)0x01007000) /*!<OC2M[2:0] bits (Output Compare 2 Mode) */
mbed_official 381:5460fc57b6e4 6529 #define TIM_CCMR1_OC2M_0 ((uint32_t)0x00001000) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 6530 #define TIM_CCMR1_OC2M_1 ((uint32_t)0x00002000) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 6531 #define TIM_CCMR1_OC2M_2 ((uint32_t)0x00004000) /*!<Bit 2 */
mbed_official 381:5460fc57b6e4 6532 #define TIM_CCMR1_OC2M_3 ((uint32_t)0x01000000) /*!<Bit 3 */
mbed_official 381:5460fc57b6e4 6533
mbed_official 381:5460fc57b6e4 6534 #define TIM_CCMR1_OC2CE ((uint32_t)0x00008000) /*!<Output Compare 2 Clear Enable */
mbed_official 381:5460fc57b6e4 6535
mbed_official 381:5460fc57b6e4 6536 /*----------------------------------------------------------------------------*/
mbed_official 381:5460fc57b6e4 6537
mbed_official 381:5460fc57b6e4 6538 #define TIM_CCMR1_IC1PSC ((uint32_t)0x0000000C) /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */
mbed_official 381:5460fc57b6e4 6539 #define TIM_CCMR1_IC1PSC_0 ((uint32_t)0x00000004) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 6540 #define TIM_CCMR1_IC1PSC_1 ((uint32_t)0x00000008) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 6541
mbed_official 381:5460fc57b6e4 6542 #define TIM_CCMR1_IC1F ((uint32_t)0x000000F0) /*!<IC1F[3:0] bits (Input Capture 1 Filter) */
mbed_official 381:5460fc57b6e4 6543 #define TIM_CCMR1_IC1F_0 ((uint32_t)0x00000010) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 6544 #define TIM_CCMR1_IC1F_1 ((uint32_t)0x00000020) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 6545 #define TIM_CCMR1_IC1F_2 ((uint32_t)0x00000040) /*!<Bit 2 */
mbed_official 381:5460fc57b6e4 6546 #define TIM_CCMR1_IC1F_3 ((uint32_t)0x00000080) /*!<Bit 3 */
mbed_official 381:5460fc57b6e4 6547
mbed_official 381:5460fc57b6e4 6548 #define TIM_CCMR1_IC2PSC ((uint32_t)0x00000C00) /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler) */
mbed_official 381:5460fc57b6e4 6549 #define TIM_CCMR1_IC2PSC_0 ((uint32_t)0x00000400) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 6550 #define TIM_CCMR1_IC2PSC_1 ((uint32_t)0x00000800) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 6551
mbed_official 381:5460fc57b6e4 6552 #define TIM_CCMR1_IC2F ((uint32_t)0x0000F000) /*!<IC2F[3:0] bits (Input Capture 2 Filter) */
mbed_official 381:5460fc57b6e4 6553 #define TIM_CCMR1_IC2F_0 ((uint32_t)0x00001000) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 6554 #define TIM_CCMR1_IC2F_1 ((uint32_t)0x00002000) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 6555 #define TIM_CCMR1_IC2F_2 ((uint32_t)0x00004000) /*!<Bit 2 */
mbed_official 381:5460fc57b6e4 6556 #define TIM_CCMR1_IC2F_3 ((uint32_t)0x00008000) /*!<Bit 3 */
mbed_official 381:5460fc57b6e4 6557
mbed_official 381:5460fc57b6e4 6558 /****************** Bit definition for TIM_CCMR2 register *******************/
mbed_official 381:5460fc57b6e4 6559 #define TIM_CCMR2_CC3S ((uint32_t)0x00000003) /*!<CC3S[1:0] bits (Capture/Compare 3 Selection) */
mbed_official 381:5460fc57b6e4 6560 #define TIM_CCMR2_CC3S_0 ((uint32_t)0x00000001) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 6561 #define TIM_CCMR2_CC3S_1 ((uint32_t)0x00000002) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 6562
mbed_official 381:5460fc57b6e4 6563 #define TIM_CCMR2_OC3FE ((uint32_t)0x00000004) /*!<Output Compare 3 Fast enable */
mbed_official 381:5460fc57b6e4 6564 #define TIM_CCMR2_OC3PE ((uint32_t)0x00000008) /*!<Output Compare 3 Preload enable */
mbed_official 381:5460fc57b6e4 6565
mbed_official 381:5460fc57b6e4 6566 #define TIM_CCMR2_OC3M ((uint32_t)0x00010070) /*!<OC3M[2:0] bits (Output Compare 3 Mode) */
mbed_official 381:5460fc57b6e4 6567 #define TIM_CCMR2_OC3M_0 ((uint32_t)0x00000010) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 6568 #define TIM_CCMR2_OC3M_1 ((uint32_t)0x00000020) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 6569 #define TIM_CCMR2_OC3M_2 ((uint32_t)0x00000040) /*!<Bit 2 */
mbed_official 381:5460fc57b6e4 6570 #define TIM_CCMR2_OC3M_3 ((uint32_t)0x00010000) /*!<Bit 3 */
mbed_official 381:5460fc57b6e4 6571
mbed_official 381:5460fc57b6e4 6572 #define TIM_CCMR2_OC3CE ((uint32_t)0x00000080) /*!<Output Compare 3 Clear Enable */
mbed_official 381:5460fc57b6e4 6573
mbed_official 381:5460fc57b6e4 6574 #define TIM_CCMR2_CC4S ((uint32_t)0x00000300) /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */
mbed_official 381:5460fc57b6e4 6575 #define TIM_CCMR2_CC4S_0 ((uint32_t)0x00000100) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 6576 #define TIM_CCMR2_CC4S_1 ((uint32_t)0x00000200) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 6577
mbed_official 381:5460fc57b6e4 6578 #define TIM_CCMR2_OC4FE ((uint32_t)0x00000400) /*!<Output Compare 4 Fast enable */
mbed_official 381:5460fc57b6e4 6579 #define TIM_CCMR2_OC4PE ((uint32_t)0x00000800) /*!<Output Compare 4 Preload enable */
mbed_official 381:5460fc57b6e4 6580
mbed_official 381:5460fc57b6e4 6581 #define TIM_CCMR2_OC4M ((uint32_t)0x01007000) /*!<OC4M[2:0] bits (Output Compare 4 Mode) */
mbed_official 381:5460fc57b6e4 6582 #define TIM_CCMR2_OC4M_0 ((uint32_t)0x00001000) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 6583 #define TIM_CCMR2_OC4M_1 ((uint32_t)0x00002000) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 6584 #define TIM_CCMR2_OC4M_2 ((uint32_t)0x00004000) /*!<Bit 2 */
mbed_official 381:5460fc57b6e4 6585 #define TIM_CCMR2_OC4M_3 ((uint32_t)0x01000000) /*!<Bit 3 */
mbed_official 381:5460fc57b6e4 6586
mbed_official 381:5460fc57b6e4 6587 #define TIM_CCMR2_OC4CE ((uint32_t)0x00008000) /*!<Output Compare 4 Clear Enable */
mbed_official 381:5460fc57b6e4 6588
mbed_official 381:5460fc57b6e4 6589 /*----------------------------------------------------------------------------*/
mbed_official 381:5460fc57b6e4 6590
mbed_official 381:5460fc57b6e4 6591 #define TIM_CCMR2_IC3PSC ((uint32_t)0x00000000000C) /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */
mbed_official 381:5460fc57b6e4 6592 #define TIM_CCMR2_IC3PSC_0 ((uint32_t)0x000000000004) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 6593 #define TIM_CCMR2_IC3PSC_1 ((uint32_t)0x000000000008) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 6594
mbed_official 381:5460fc57b6e4 6595 #define TIM_CCMR2_IC3F ((uint32_t)0x0000000000F0) /*!<IC3F[3:0] bits (Input Capture 3 Filter) */
mbed_official 381:5460fc57b6e4 6596 #define TIM_CCMR2_IC3F_0 ((uint32_t)0x000000000010) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 6597 #define TIM_CCMR2_IC3F_1 ((uint32_t)0x000000000020) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 6598 #define TIM_CCMR2_IC3F_2 ((uint32_t)0x000000000040) /*!<Bit 2 */
mbed_official 381:5460fc57b6e4 6599 #define TIM_CCMR2_IC3F_3 ((uint32_t)0x000000000080) /*!<Bit 3 */
mbed_official 381:5460fc57b6e4 6600
mbed_official 381:5460fc57b6e4 6601 #define TIM_CCMR2_IC4PSC ((uint32_t)0x000000000C00) /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */
mbed_official 381:5460fc57b6e4 6602 #define TIM_CCMR2_IC4PSC_0 ((uint32_t)0x000000000400) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 6603 #define TIM_CCMR2_IC4PSC_1 ((uint32_t)0x000000000800) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 6604
mbed_official 381:5460fc57b6e4 6605 #define TIM_CCMR2_IC4F ((uint32_t)0x00000000F000) /*!<IC4F[3:0] bits (Input Capture 4 Filter) */
mbed_official 381:5460fc57b6e4 6606 #define TIM_CCMR2_IC4F_0 ((uint32_t)0x000000001000) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 6607 #define TIM_CCMR2_IC4F_1 ((uint32_t)0x000000002000) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 6608 #define TIM_CCMR2_IC4F_2 ((uint32_t)0x000000004000) /*!<Bit 2 */
mbed_official 381:5460fc57b6e4 6609 #define TIM_CCMR2_IC4F_3 ((uint32_t)0x000000008000) /*!<Bit 3 */
mbed_official 381:5460fc57b6e4 6610
mbed_official 381:5460fc57b6e4 6611 /******************* Bit definition for TIM_CCER register *******************/
mbed_official 381:5460fc57b6e4 6612 #define TIM_CCER_CC1E ((uint32_t)0x00000001) /*!<Capture/Compare 1 output enable */
mbed_official 381:5460fc57b6e4 6613 #define TIM_CCER_CC1P ((uint32_t)0x00000002) /*!<Capture/Compare 1 output Polarity */
mbed_official 381:5460fc57b6e4 6614 #define TIM_CCER_CC1NE ((uint32_t)0x00000004) /*!<Capture/Compare 1 Complementary output enable */
mbed_official 381:5460fc57b6e4 6615 #define TIM_CCER_CC1NP ((uint32_t)0x00000008) /*!<Capture/Compare 1 Complementary output Polarity */
mbed_official 381:5460fc57b6e4 6616 #define TIM_CCER_CC2E ((uint32_t)0x00000010) /*!<Capture/Compare 2 output enable */
mbed_official 381:5460fc57b6e4 6617 #define TIM_CCER_CC2P ((uint32_t)0x00000020) /*!<Capture/Compare 2 output Polarity */
mbed_official 381:5460fc57b6e4 6618 #define TIM_CCER_CC2NE ((uint32_t)0x00000040) /*!<Capture/Compare 2 Complementary output enable */
mbed_official 381:5460fc57b6e4 6619 #define TIM_CCER_CC2NP ((uint32_t)0x00000080) /*!<Capture/Compare 2 Complementary output Polarity */
mbed_official 381:5460fc57b6e4 6620 #define TIM_CCER_CC3E ((uint32_t)0x00000100) /*!<Capture/Compare 3 output enable */
mbed_official 381:5460fc57b6e4 6621 #define TIM_CCER_CC3P ((uint32_t)0x00000200) /*!<Capture/Compare 3 output Polarity */
mbed_official 381:5460fc57b6e4 6622 #define TIM_CCER_CC3NE ((uint32_t)0x00000400) /*!<Capture/Compare 3 Complementary output enable */
mbed_official 381:5460fc57b6e4 6623 #define TIM_CCER_CC3NP ((uint32_t)0x00000800) /*!<Capture/Compare 3 Complementary output Polarity */
mbed_official 381:5460fc57b6e4 6624 #define TIM_CCER_CC4E ((uint32_t)0x00001000) /*!<Capture/Compare 4 output enable */
mbed_official 381:5460fc57b6e4 6625 #define TIM_CCER_CC4P ((uint32_t)0x00002000) /*!<Capture/Compare 4 output Polarity */
mbed_official 381:5460fc57b6e4 6626 #define TIM_CCER_CC4NP ((uint32_t)0x00008000) /*!<Capture/Compare 4 Complementary output Polarity */
mbed_official 381:5460fc57b6e4 6627 #define TIM_CCER_CC5E ((uint32_t)0x00010000) /*!<Capture/Compare 5 output enable */
mbed_official 381:5460fc57b6e4 6628 #define TIM_CCER_CC5P ((uint32_t)0x00020000) /*!<Capture/Compare 5 output Polarity */
mbed_official 381:5460fc57b6e4 6629 #define TIM_CCER_CC6E ((uint32_t)0x00100000) /*!<Capture/Compare 6 output enable */
mbed_official 381:5460fc57b6e4 6630 #define TIM_CCER_CC6P ((uint32_t)0x00200000) /*!<Capture/Compare 6 output Polarity */
mbed_official 381:5460fc57b6e4 6631
mbed_official 381:5460fc57b6e4 6632 /******************* Bit definition for TIM_CNT register ********************/
mbed_official 381:5460fc57b6e4 6633 #define TIM_CNT_CNT ((uint32_t)0xFFFFFFFF) /*!<Counter Value */
mbed_official 381:5460fc57b6e4 6634 #define TIM_CNT_UIFCPY ((uint32_t)0x80000000) /*!<Update interrupt flag copy */
mbed_official 381:5460fc57b6e4 6635
mbed_official 381:5460fc57b6e4 6636 /******************* Bit definition for TIM_PSC register ********************/
mbed_official 381:5460fc57b6e4 6637 #define TIM_PSC_PSC ((uint32_t)0x0000FFFF) /*!<Prescaler Value */
mbed_official 381:5460fc57b6e4 6638
mbed_official 381:5460fc57b6e4 6639 /******************* Bit definition for TIM_ARR register ********************/
mbed_official 381:5460fc57b6e4 6640 #define TIM_ARR_ARR ((uint32_t)0xFFFFFFFF) /*!<actual auto-reload Value */
mbed_official 381:5460fc57b6e4 6641
mbed_official 381:5460fc57b6e4 6642 /******************* Bit definition for TIM_RCR register ********************/
mbed_official 381:5460fc57b6e4 6643 #define TIM_RCR_REP ((uint32_t)0x000000FF) /*!<Repetition Counter Value */
mbed_official 381:5460fc57b6e4 6644
mbed_official 381:5460fc57b6e4 6645 /******************* Bit definition for TIM_CCR1 register *******************/
mbed_official 381:5460fc57b6e4 6646 #define TIM_CCR1_CCR1 ((uint32_t)0x0000FFFF) /*!<Capture/Compare 1 Value */
mbed_official 381:5460fc57b6e4 6647
mbed_official 381:5460fc57b6e4 6648 /******************* Bit definition for TIM_CCR2 register *******************/
mbed_official 381:5460fc57b6e4 6649 #define TIM_CCR2_CCR2 ((uint32_t)0x0000FFFF) /*!<Capture/Compare 2 Value */
mbed_official 381:5460fc57b6e4 6650
mbed_official 381:5460fc57b6e4 6651 /******************* Bit definition for TIM_CCR3 register *******************/
mbed_official 381:5460fc57b6e4 6652 #define TIM_CCR3_CCR3 ((uint32_t)0x0000FFFF) /*!<Capture/Compare 3 Value */
mbed_official 381:5460fc57b6e4 6653
mbed_official 381:5460fc57b6e4 6654 /******************* Bit definition for TIM_CCR4 register *******************/
mbed_official 381:5460fc57b6e4 6655 #define TIM_CCR4_CCR4 ((uint32_t)0x0000FFFF) /*!<Capture/Compare 4 Value */
mbed_official 381:5460fc57b6e4 6656
mbed_official 381:5460fc57b6e4 6657 /******************* Bit definition for TIM_CCR5 register *******************/
mbed_official 381:5460fc57b6e4 6658 #define TIM_CCR5_CCR5 ((uint32_t)0xFFFFFFFF) /*!<Capture/Compare 5 Value */
mbed_official 381:5460fc57b6e4 6659 #define TIM_CCR5_GC5C1 ((uint32_t)0x20000000) /*!<Group Channel 5 and Channel 1 */
mbed_official 381:5460fc57b6e4 6660 #define TIM_CCR5_GC5C2 ((uint32_t)0x40000000) /*!<Group Channel 5 and Channel 2 */
mbed_official 381:5460fc57b6e4 6661 #define TIM_CCR5_GC5C3 ((uint32_t)0x80000000) /*!<Group Channel 5 and Channel 3 */
mbed_official 381:5460fc57b6e4 6662
mbed_official 381:5460fc57b6e4 6663 /******************* Bit definition for TIM_CCR6 register *******************/
mbed_official 381:5460fc57b6e4 6664 #define TIM_CCR6_CCR6 ((uint32_t)0x0000FFFF) /*!<Capture/Compare 6 Value */
mbed_official 381:5460fc57b6e4 6665
mbed_official 381:5460fc57b6e4 6666 /******************* Bit definition for TIM_BDTR register *******************/
mbed_official 381:5460fc57b6e4 6667 #define TIM_BDTR_DTG ((uint32_t)0x000000FF) /*!<DTG[0:7] bits (Dead-Time Generator set-up) */
mbed_official 381:5460fc57b6e4 6668 #define TIM_BDTR_DTG_0 ((uint32_t)0x00000001) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 6669 #define TIM_BDTR_DTG_1 ((uint32_t)0x00000002) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 6670 #define TIM_BDTR_DTG_2 ((uint32_t)0x00000004) /*!<Bit 2 */
mbed_official 381:5460fc57b6e4 6671 #define TIM_BDTR_DTG_3 ((uint32_t)0x00000008) /*!<Bit 3 */
mbed_official 381:5460fc57b6e4 6672 #define TIM_BDTR_DTG_4 ((uint32_t)0x00000010) /*!<Bit 4 */
mbed_official 381:5460fc57b6e4 6673 #define TIM_BDTR_DTG_5 ((uint32_t)0x00000020) /*!<Bit 5 */
mbed_official 381:5460fc57b6e4 6674 #define TIM_BDTR_DTG_6 ((uint32_t)0x00000040) /*!<Bit 6 */
mbed_official 381:5460fc57b6e4 6675 #define TIM_BDTR_DTG_7 ((uint32_t)0x00000080) /*!<Bit 7 */
mbed_official 381:5460fc57b6e4 6676
mbed_official 381:5460fc57b6e4 6677 #define TIM_BDTR_LOCK ((uint32_t)0x00000300) /*!<LOCK[1:0] bits (Lock Configuration) */
mbed_official 381:5460fc57b6e4 6678 #define TIM_BDTR_LOCK_0 ((uint32_t)0x00000100) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 6679 #define TIM_BDTR_LOCK_1 ((uint32_t)0x00000200) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 6680
mbed_official 381:5460fc57b6e4 6681 #define TIM_BDTR_OSSI ((uint32_t)0x00000400) /*!<Off-State Selection for Idle mode */
mbed_official 381:5460fc57b6e4 6682 #define TIM_BDTR_OSSR ((uint32_t)0x00000800) /*!<Off-State Selection for Run mode */
mbed_official 381:5460fc57b6e4 6683 #define TIM_BDTR_BKE ((uint32_t)0x00001000) /*!<Break enable for Break1 */
mbed_official 381:5460fc57b6e4 6684 #define TIM_BDTR_BKP ((uint32_t)0x00002000) /*!<Break Polarity for Break1 */
mbed_official 381:5460fc57b6e4 6685 #define TIM_BDTR_AOE ((uint32_t)0x00004000) /*!<Automatic Output enable */
mbed_official 381:5460fc57b6e4 6686 #define TIM_BDTR_MOE ((uint32_t)0x00008000) /*!<Main Output enable */
mbed_official 381:5460fc57b6e4 6687
mbed_official 381:5460fc57b6e4 6688 #define TIM_BDTR_BKF ((uint32_t)0x000F0000) /*!<Break Filter for Break1 */
mbed_official 381:5460fc57b6e4 6689 #define TIM_BDTR_BK2F ((uint32_t)0x00F00000) /*!<Break Filter for Break2 */
mbed_official 381:5460fc57b6e4 6690
mbed_official 381:5460fc57b6e4 6691 #define TIM_BDTR_BK2E ((uint32_t)0x01000000) /*!<Break enable for Break2 */
mbed_official 381:5460fc57b6e4 6692 #define TIM_BDTR_BK2P ((uint32_t)0x02000000) /*!<Break Polarity for Break2 */
mbed_official 381:5460fc57b6e4 6693
mbed_official 381:5460fc57b6e4 6694 /******************* Bit definition for TIM_DCR register ********************/
mbed_official 381:5460fc57b6e4 6695 #define TIM_DCR_DBA ((uint32_t)0x0000001F) /*!<DBA[4:0] bits (DMA Base Address) */
mbed_official 381:5460fc57b6e4 6696 #define TIM_DCR_DBA_0 ((uint32_t)0x00000001) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 6697 #define TIM_DCR_DBA_1 ((uint32_t)0x00000002) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 6698 #define TIM_DCR_DBA_2 ((uint32_t)0x00000004) /*!<Bit 2 */
mbed_official 381:5460fc57b6e4 6699 #define TIM_DCR_DBA_3 ((uint32_t)0x00000008) /*!<Bit 3 */
mbed_official 381:5460fc57b6e4 6700 #define TIM_DCR_DBA_4 ((uint32_t)0x00000010) /*!<Bit 4 */
mbed_official 381:5460fc57b6e4 6701
mbed_official 381:5460fc57b6e4 6702 #define TIM_DCR_DBL ((uint32_t)0x00001F00) /*!<DBL[4:0] bits (DMA Burst Length) */
mbed_official 381:5460fc57b6e4 6703 #define TIM_DCR_DBL_0 ((uint32_t)0x00000100) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 6704 #define TIM_DCR_DBL_1 ((uint32_t)0x00000200) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 6705 #define TIM_DCR_DBL_2 ((uint32_t)0x00000400) /*!<Bit 2 */
mbed_official 381:5460fc57b6e4 6706 #define TIM_DCR_DBL_3 ((uint32_t)0x00000800) /*!<Bit 3 */
mbed_official 381:5460fc57b6e4 6707 #define TIM_DCR_DBL_4 ((uint32_t)0x00001000) /*!<Bit 4 */
mbed_official 381:5460fc57b6e4 6708
mbed_official 381:5460fc57b6e4 6709 /******************* Bit definition for TIM_DMAR register *******************/
mbed_official 381:5460fc57b6e4 6710 #define TIM_DMAR_DMAB ((uint32_t)0x0000FFFF) /*!<DMA register for burst accesses */
mbed_official 381:5460fc57b6e4 6711
mbed_official 381:5460fc57b6e4 6712 /******************* Bit definition for TIM16_OR register *********************/
mbed_official 381:5460fc57b6e4 6713 #define TIM16_OR_TI1_RMP ((uint32_t)0x000000C0) /*!<TI1_RMP[1:0] bits (TIM16 Input 1 remap) */
mbed_official 381:5460fc57b6e4 6714 #define TIM16_OR_TI1_RMP_0 ((uint32_t)0x00000040) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 6715 #define TIM16_OR_TI1_RMP_1 ((uint32_t)0x00000080) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 6716
mbed_official 381:5460fc57b6e4 6717 /******************* Bit definition for TIM1_OR register *********************/
mbed_official 381:5460fc57b6e4 6718 #define TIM1_OR_ETR_RMP ((uint32_t)0x0000000F) /*!<ETR_RMP[3:0] bits (TIM1 ETR remap) */
mbed_official 381:5460fc57b6e4 6719 #define TIM1_OR_ETR_RMP_0 ((uint32_t)0x00000001) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 6720 #define TIM1_OR_ETR_RMP_1 ((uint32_t)0x00000002) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 6721 #define TIM1_OR_ETR_RMP_2 ((uint32_t)0x00000004) /*!<Bit 2 */
mbed_official 381:5460fc57b6e4 6722 #define TIM1_OR_ETR_RMP_3 ((uint32_t)0x00000008) /*!<Bit 3 */
mbed_official 381:5460fc57b6e4 6723
mbed_official 381:5460fc57b6e4 6724 /****************** Bit definition for TIM_CCMR3 register *******************/
mbed_official 381:5460fc57b6e4 6725 #define TIM_CCMR3_OC5FE ((uint32_t)0x00000004) /*!<Output Compare 5 Fast enable */
mbed_official 381:5460fc57b6e4 6726 #define TIM_CCMR3_OC5PE ((uint32_t)0x00000008) /*!<Output Compare 5 Preload enable */
mbed_official 381:5460fc57b6e4 6727
mbed_official 381:5460fc57b6e4 6728 #define TIM_CCMR3_OC5M ((uint32_t)0x00010070) /*!<OC5M[2:0] bits (Output Compare 5 Mode) */
mbed_official 381:5460fc57b6e4 6729 #define TIM_CCMR3_OC5M_0 ((uint32_t)0x00000010) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 6730 #define TIM_CCMR3_OC5M_1 ((uint32_t)0x00000020) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 6731 #define TIM_CCMR3_OC5M_2 ((uint32_t)0x00000040) /*!<Bit 2 */
mbed_official 381:5460fc57b6e4 6732 #define TIM_CCMR3_OC5M_3 ((uint32_t)0x00010000) /*!<Bit 3 */
mbed_official 381:5460fc57b6e4 6733
mbed_official 381:5460fc57b6e4 6734 #define TIM_CCMR3_OC5CE ((uint32_t)0x00000080) /*!<Output Compare 5 Clear Enable */
mbed_official 381:5460fc57b6e4 6735
mbed_official 381:5460fc57b6e4 6736 #define TIM_CCMR3_OC6FE ((uint32_t)0x00000400) /*!<Output Compare 6 Fast enable */
mbed_official 381:5460fc57b6e4 6737 #define TIM_CCMR3_OC6PE ((uint32_t)0x00000800) /*!<Output Compare 6 Preload enable */
mbed_official 381:5460fc57b6e4 6738
mbed_official 381:5460fc57b6e4 6739 #define TIM_CCMR3_OC6M ((uint32_t)0x01007000) /*!<OC6M[2:0] bits (Output Compare 6 Mode) */
mbed_official 381:5460fc57b6e4 6740 #define TIM_CCMR3_OC6M_0 ((uint32_t)0x00001000) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 6741 #define TIM_CCMR3_OC6M_1 ((uint32_t)0x00002000) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 6742 #define TIM_CCMR3_OC6M_2 ((uint32_t)0x00004000) /*!<Bit 2 */
mbed_official 381:5460fc57b6e4 6743 #define TIM_CCMR3_OC6M_3 ((uint32_t)0x01000000) /*!<Bit 3 */
mbed_official 381:5460fc57b6e4 6744
mbed_official 381:5460fc57b6e4 6745 #define TIM_CCMR3_OC6CE ((uint32_t)0x00008000) /*!<Output Compare 6 Clear Enable */
mbed_official 381:5460fc57b6e4 6746
mbed_official 381:5460fc57b6e4 6747 /******************************************************************************/
mbed_official 381:5460fc57b6e4 6748 /* */
mbed_official 381:5460fc57b6e4 6749 /* Touch Sensing Controller (TSC) */
mbed_official 381:5460fc57b6e4 6750 /* */
mbed_official 381:5460fc57b6e4 6751 /******************************************************************************/
mbed_official 381:5460fc57b6e4 6752 /******************* Bit definition for TSC_CR register *********************/
mbed_official 381:5460fc57b6e4 6753 #define TSC_CR_TSCE ((uint32_t)0x00000001) /*!<Touch sensing controller enable */
mbed_official 381:5460fc57b6e4 6754 #define TSC_CR_START ((uint32_t)0x00000002) /*!<Start acquisition */
mbed_official 381:5460fc57b6e4 6755 #define TSC_CR_AM ((uint32_t)0x00000004) /*!<Acquisition mode */
mbed_official 381:5460fc57b6e4 6756 #define TSC_CR_SYNCPOL ((uint32_t)0x00000008) /*!<Synchronization pin polarity */
mbed_official 381:5460fc57b6e4 6757 #define TSC_CR_IODEF ((uint32_t)0x00000010) /*!<IO default mode */
mbed_official 381:5460fc57b6e4 6758
mbed_official 381:5460fc57b6e4 6759 #define TSC_CR_MCV ((uint32_t)0x000000E0) /*!<MCV[2:0] bits (Max Count Value) */
mbed_official 381:5460fc57b6e4 6760 #define TSC_CR_MCV_0 ((uint32_t)0x00000020) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 6761 #define TSC_CR_MCV_1 ((uint32_t)0x00000040) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 6762 #define TSC_CR_MCV_2 ((uint32_t)0x00000080) /*!<Bit 2 */
mbed_official 381:5460fc57b6e4 6763
mbed_official 381:5460fc57b6e4 6764 #define TSC_CR_PGPSC ((uint32_t)0x00007000) /*!<PGPSC[2:0] bits (Pulse Generator Prescaler) */
mbed_official 381:5460fc57b6e4 6765 #define TSC_CR_PGPSC_0 ((uint32_t)0x00001000) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 6766 #define TSC_CR_PGPSC_1 ((uint32_t)0x00002000) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 6767 #define TSC_CR_PGPSC_2 ((uint32_t)0x00004000) /*!<Bit 2 */
mbed_official 381:5460fc57b6e4 6768
mbed_official 381:5460fc57b6e4 6769 #define TSC_CR_SSPSC ((uint32_t)0x00008000) /*!<Spread Spectrum Prescaler */
mbed_official 381:5460fc57b6e4 6770 #define TSC_CR_SSE ((uint32_t)0x00010000) /*!<Spread Spectrum Enable */
mbed_official 381:5460fc57b6e4 6771
mbed_official 381:5460fc57b6e4 6772 #define TSC_CR_SSD ((uint32_t)0x00FE0000) /*!<SSD[6:0] bits (Spread Spectrum Deviation) */
mbed_official 381:5460fc57b6e4 6773 #define TSC_CR_SSD_0 ((uint32_t)0x00020000) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 6774 #define TSC_CR_SSD_1 ((uint32_t)0x00040000) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 6775 #define TSC_CR_SSD_2 ((uint32_t)0x00080000) /*!<Bit 2 */
mbed_official 381:5460fc57b6e4 6776 #define TSC_CR_SSD_3 ((uint32_t)0x00100000) /*!<Bit 3 */
mbed_official 381:5460fc57b6e4 6777 #define TSC_CR_SSD_4 ((uint32_t)0x00200000) /*!<Bit 4 */
mbed_official 381:5460fc57b6e4 6778 #define TSC_CR_SSD_5 ((uint32_t)0x00400000) /*!<Bit 5 */
mbed_official 381:5460fc57b6e4 6779 #define TSC_CR_SSD_6 ((uint32_t)0x00800000) /*!<Bit 6 */
mbed_official 381:5460fc57b6e4 6780
mbed_official 381:5460fc57b6e4 6781 #define TSC_CR_CTPL ((uint32_t)0x0F000000) /*!<CTPL[3:0] bits (Charge Transfer pulse low) */
mbed_official 381:5460fc57b6e4 6782 #define TSC_CR_CTPL_0 ((uint32_t)0x01000000) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 6783 #define TSC_CR_CTPL_1 ((uint32_t)0x02000000) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 6784 #define TSC_CR_CTPL_2 ((uint32_t)0x04000000) /*!<Bit 2 */
mbed_official 381:5460fc57b6e4 6785 #define TSC_CR_CTPL_3 ((uint32_t)0x08000000) /*!<Bit 3 */
mbed_official 381:5460fc57b6e4 6786
mbed_official 381:5460fc57b6e4 6787 #define TSC_CR_CTPH ((uint32_t)0xF0000000) /*!<CTPH[3:0] bits (Charge Transfer pulse high) */
mbed_official 381:5460fc57b6e4 6788 #define TSC_CR_CTPH_0 ((uint32_t)0x10000000) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 6789 #define TSC_CR_CTPH_1 ((uint32_t)0x20000000) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 6790 #define TSC_CR_CTPH_2 ((uint32_t)0x40000000) /*!<Bit 2 */
mbed_official 381:5460fc57b6e4 6791 #define TSC_CR_CTPH_3 ((uint32_t)0x80000000) /*!<Bit 3 */
mbed_official 381:5460fc57b6e4 6792
mbed_official 381:5460fc57b6e4 6793 /******************* Bit definition for TSC_IER register ********************/
mbed_official 381:5460fc57b6e4 6794 #define TSC_IER_EOAIE ((uint32_t)0x00000001) /*!<End of acquisition interrupt enable */
mbed_official 381:5460fc57b6e4 6795 #define TSC_IER_MCEIE ((uint32_t)0x00000002) /*!<Max count error interrupt enable */
mbed_official 381:5460fc57b6e4 6796
mbed_official 381:5460fc57b6e4 6797 /******************* Bit definition for TSC_ICR register ********************/
mbed_official 381:5460fc57b6e4 6798 #define TSC_ICR_EOAIC ((uint32_t)0x00000001) /*!<End of acquisition interrupt clear */
mbed_official 381:5460fc57b6e4 6799 #define TSC_ICR_MCEIC ((uint32_t)0x00000002) /*!<Max count error interrupt clear */
mbed_official 381:5460fc57b6e4 6800
mbed_official 381:5460fc57b6e4 6801 /******************* Bit definition for TSC_ISR register ********************/
mbed_official 381:5460fc57b6e4 6802 #define TSC_ISR_EOAF ((uint32_t)0x00000001) /*!<End of acquisition flag */
mbed_official 381:5460fc57b6e4 6803 #define TSC_ISR_MCEF ((uint32_t)0x00000002) /*!<Max count error flag */
mbed_official 381:5460fc57b6e4 6804
mbed_official 381:5460fc57b6e4 6805 /******************* Bit definition for TSC_IOHCR register ******************/
mbed_official 381:5460fc57b6e4 6806 #define TSC_IOHCR_G1_IO1 ((uint32_t)0x00000001) /*!<GROUP1_IO1 schmitt trigger hysteresis mode */
mbed_official 381:5460fc57b6e4 6807 #define TSC_IOHCR_G1_IO2 ((uint32_t)0x00000002) /*!<GROUP1_IO2 schmitt trigger hysteresis mode */
mbed_official 381:5460fc57b6e4 6808 #define TSC_IOHCR_G1_IO3 ((uint32_t)0x00000004) /*!<GROUP1_IO3 schmitt trigger hysteresis mode */
mbed_official 381:5460fc57b6e4 6809 #define TSC_IOHCR_G1_IO4 ((uint32_t)0x00000008) /*!<GROUP1_IO4 schmitt trigger hysteresis mode */
mbed_official 381:5460fc57b6e4 6810 #define TSC_IOHCR_G2_IO1 ((uint32_t)0x00000010) /*!<GROUP2_IO1 schmitt trigger hysteresis mode */
mbed_official 381:5460fc57b6e4 6811 #define TSC_IOHCR_G2_IO2 ((uint32_t)0x00000020) /*!<GROUP2_IO2 schmitt trigger hysteresis mode */
mbed_official 381:5460fc57b6e4 6812 #define TSC_IOHCR_G2_IO3 ((uint32_t)0x00000040) /*!<GROUP2_IO3 schmitt trigger hysteresis mode */
mbed_official 381:5460fc57b6e4 6813 #define TSC_IOHCR_G2_IO4 ((uint32_t)0x00000080) /*!<GROUP2_IO4 schmitt trigger hysteresis mode */
mbed_official 381:5460fc57b6e4 6814 #define TSC_IOHCR_G3_IO1 ((uint32_t)0x00000100) /*!<GROUP3_IO1 schmitt trigger hysteresis mode */
mbed_official 381:5460fc57b6e4 6815 #define TSC_IOHCR_G3_IO2 ((uint32_t)0x00000200) /*!<GROUP3_IO2 schmitt trigger hysteresis mode */
mbed_official 381:5460fc57b6e4 6816 #define TSC_IOHCR_G3_IO3 ((uint32_t)0x00000400) /*!<GROUP3_IO3 schmitt trigger hysteresis mode */
mbed_official 381:5460fc57b6e4 6817 #define TSC_IOHCR_G3_IO4 ((uint32_t)0x00000800) /*!<GROUP3_IO4 schmitt trigger hysteresis mode */
mbed_official 381:5460fc57b6e4 6818 #define TSC_IOHCR_G4_IO1 ((uint32_t)0x00001000) /*!<GROUP4_IO1 schmitt trigger hysteresis mode */
mbed_official 381:5460fc57b6e4 6819 #define TSC_IOHCR_G4_IO2 ((uint32_t)0x00002000) /*!<GROUP4_IO2 schmitt trigger hysteresis mode */
mbed_official 381:5460fc57b6e4 6820 #define TSC_IOHCR_G4_IO3 ((uint32_t)0x00004000) /*!<GROUP4_IO3 schmitt trigger hysteresis mode */
mbed_official 381:5460fc57b6e4 6821 #define TSC_IOHCR_G4_IO4 ((uint32_t)0x00008000) /*!<GROUP4_IO4 schmitt trigger hysteresis mode */
mbed_official 381:5460fc57b6e4 6822 #define TSC_IOHCR_G5_IO1 ((uint32_t)0x00010000) /*!<GROUP5_IO1 schmitt trigger hysteresis mode */
mbed_official 381:5460fc57b6e4 6823 #define TSC_IOHCR_G5_IO2 ((uint32_t)0x00020000) /*!<GROUP5_IO2 schmitt trigger hysteresis mode */
mbed_official 381:5460fc57b6e4 6824 #define TSC_IOHCR_G5_IO3 ((uint32_t)0x00040000) /*!<GROUP5_IO3 schmitt trigger hysteresis mode */
mbed_official 381:5460fc57b6e4 6825 #define TSC_IOHCR_G5_IO4 ((uint32_t)0x00080000) /*!<GROUP5_IO4 schmitt trigger hysteresis mode */
mbed_official 381:5460fc57b6e4 6826 #define TSC_IOHCR_G6_IO1 ((uint32_t)0x00100000) /*!<GROUP6_IO1 schmitt trigger hysteresis mode */
mbed_official 381:5460fc57b6e4 6827 #define TSC_IOHCR_G6_IO2 ((uint32_t)0x00200000) /*!<GROUP6_IO2 schmitt trigger hysteresis mode */
mbed_official 381:5460fc57b6e4 6828 #define TSC_IOHCR_G6_IO3 ((uint32_t)0x00400000) /*!<GROUP6_IO3 schmitt trigger hysteresis mode */
mbed_official 381:5460fc57b6e4 6829 #define TSC_IOHCR_G6_IO4 ((uint32_t)0x00800000) /*!<GROUP6_IO4 schmitt trigger hysteresis mode */
mbed_official 381:5460fc57b6e4 6830 #define TSC_IOHCR_G7_IO1 ((uint32_t)0x01000000) /*!<GROUP7_IO1 schmitt trigger hysteresis mode */
mbed_official 381:5460fc57b6e4 6831 #define TSC_IOHCR_G7_IO2 ((uint32_t)0x02000000) /*!<GROUP7_IO2 schmitt trigger hysteresis mode */
mbed_official 381:5460fc57b6e4 6832 #define TSC_IOHCR_G7_IO3 ((uint32_t)0x04000000) /*!<GROUP7_IO3 schmitt trigger hysteresis mode */
mbed_official 381:5460fc57b6e4 6833 #define TSC_IOHCR_G7_IO4 ((uint32_t)0x08000000) /*!<GROUP7_IO4 schmitt trigger hysteresis mode */
mbed_official 381:5460fc57b6e4 6834 #define TSC_IOHCR_G8_IO1 ((uint32_t)0x10000000) /*!<GROUP8_IO1 schmitt trigger hysteresis mode */
mbed_official 381:5460fc57b6e4 6835 #define TSC_IOHCR_G8_IO2 ((uint32_t)0x20000000) /*!<GROUP8_IO2 schmitt trigger hysteresis mode */
mbed_official 381:5460fc57b6e4 6836 #define TSC_IOHCR_G8_IO3 ((uint32_t)0x40000000) /*!<GROUP8_IO3 schmitt trigger hysteresis mode */
mbed_official 381:5460fc57b6e4 6837 #define TSC_IOHCR_G8_IO4 ((uint32_t)0x80000000) /*!<GROUP8_IO4 schmitt trigger hysteresis mode */
mbed_official 381:5460fc57b6e4 6838
mbed_official 381:5460fc57b6e4 6839 /******************* Bit definition for TSC_IOASCR register *****************/
mbed_official 381:5460fc57b6e4 6840 #define TSC_IOASCR_G1_IO1 ((uint32_t)0x00000001) /*!<GROUP1_IO1 analog switch enable */
mbed_official 381:5460fc57b6e4 6841 #define TSC_IOASCR_G1_IO2 ((uint32_t)0x00000002) /*!<GROUP1_IO2 analog switch enable */
mbed_official 381:5460fc57b6e4 6842 #define TSC_IOASCR_G1_IO3 ((uint32_t)0x00000004) /*!<GROUP1_IO3 analog switch enable */
mbed_official 381:5460fc57b6e4 6843 #define TSC_IOASCR_G1_IO4 ((uint32_t)0x00000008) /*!<GROUP1_IO4 analog switch enable */
mbed_official 381:5460fc57b6e4 6844 #define TSC_IOASCR_G2_IO1 ((uint32_t)0x00000010) /*!<GROUP2_IO1 analog switch enable */
mbed_official 381:5460fc57b6e4 6845 #define TSC_IOASCR_G2_IO2 ((uint32_t)0x00000020) /*!<GROUP2_IO2 analog switch enable */
mbed_official 381:5460fc57b6e4 6846 #define TSC_IOASCR_G2_IO3 ((uint32_t)0x00000040) /*!<GROUP2_IO3 analog switch enable */
mbed_official 381:5460fc57b6e4 6847 #define TSC_IOASCR_G2_IO4 ((uint32_t)0x00000080) /*!<GROUP2_IO4 analog switch enable */
mbed_official 381:5460fc57b6e4 6848 #define TSC_IOASCR_G3_IO1 ((uint32_t)0x00000100) /*!<GROUP3_IO1 analog switch enable */
mbed_official 381:5460fc57b6e4 6849 #define TSC_IOASCR_G3_IO2 ((uint32_t)0x00000200) /*!<GROUP3_IO2 analog switch enable */
mbed_official 381:5460fc57b6e4 6850 #define TSC_IOASCR_G3_IO3 ((uint32_t)0x00000400) /*!<GROUP3_IO3 analog switch enable */
mbed_official 381:5460fc57b6e4 6851 #define TSC_IOASCR_G3_IO4 ((uint32_t)0x00000800) /*!<GROUP3_IO4 analog switch enable */
mbed_official 381:5460fc57b6e4 6852 #define TSC_IOASCR_G4_IO1 ((uint32_t)0x00001000) /*!<GROUP4_IO1 analog switch enable */
mbed_official 381:5460fc57b6e4 6853 #define TSC_IOASCR_G4_IO2 ((uint32_t)0x00002000) /*!<GROUP4_IO2 analog switch enable */
mbed_official 381:5460fc57b6e4 6854 #define TSC_IOASCR_G4_IO3 ((uint32_t)0x00004000) /*!<GROUP4_IO3 analog switch enable */
mbed_official 381:5460fc57b6e4 6855 #define TSC_IOASCR_G4_IO4 ((uint32_t)0x00008000) /*!<GROUP4_IO4 analog switch enable */
mbed_official 381:5460fc57b6e4 6856 #define TSC_IOASCR_G5_IO1 ((uint32_t)0x00010000) /*!<GROUP5_IO1 analog switch enable */
mbed_official 381:5460fc57b6e4 6857 #define TSC_IOASCR_G5_IO2 ((uint32_t)0x00020000) /*!<GROUP5_IO2 analog switch enable */
mbed_official 381:5460fc57b6e4 6858 #define TSC_IOASCR_G5_IO3 ((uint32_t)0x00040000) /*!<GROUP5_IO3 analog switch enable */
mbed_official 381:5460fc57b6e4 6859 #define TSC_IOASCR_G5_IO4 ((uint32_t)0x00080000) /*!<GROUP5_IO4 analog switch enable */
mbed_official 381:5460fc57b6e4 6860 #define TSC_IOASCR_G6_IO1 ((uint32_t)0x00100000) /*!<GROUP6_IO1 analog switch enable */
mbed_official 381:5460fc57b6e4 6861 #define TSC_IOASCR_G6_IO2 ((uint32_t)0x00200000) /*!<GROUP6_IO2 analog switch enable */
mbed_official 381:5460fc57b6e4 6862 #define TSC_IOASCR_G6_IO3 ((uint32_t)0x00400000) /*!<GROUP6_IO3 analog switch enable */
mbed_official 381:5460fc57b6e4 6863 #define TSC_IOASCR_G6_IO4 ((uint32_t)0x00800000) /*!<GROUP6_IO4 analog switch enable */
mbed_official 381:5460fc57b6e4 6864 #define TSC_IOASCR_G7_IO1 ((uint32_t)0x01000000) /*!<GROUP7_IO1 analog switch enable */
mbed_official 381:5460fc57b6e4 6865 #define TSC_IOASCR_G7_IO2 ((uint32_t)0x02000000) /*!<GROUP7_IO2 analog switch enable */
mbed_official 381:5460fc57b6e4 6866 #define TSC_IOASCR_G7_IO3 ((uint32_t)0x04000000) /*!<GROUP7_IO3 analog switch enable */
mbed_official 381:5460fc57b6e4 6867 #define TSC_IOASCR_G7_IO4 ((uint32_t)0x08000000) /*!<GROUP7_IO4 analog switch enable */
mbed_official 381:5460fc57b6e4 6868 #define TSC_IOASCR_G8_IO1 ((uint32_t)0x10000000) /*!<GROUP8_IO1 analog switch enable */
mbed_official 381:5460fc57b6e4 6869 #define TSC_IOASCR_G8_IO2 ((uint32_t)0x20000000) /*!<GROUP8_IO2 analog switch enable */
mbed_official 381:5460fc57b6e4 6870 #define TSC_IOASCR_G8_IO3 ((uint32_t)0x40000000) /*!<GROUP8_IO3 analog switch enable */
mbed_official 381:5460fc57b6e4 6871 #define TSC_IOASCR_G8_IO4 ((uint32_t)0x80000000) /*!<GROUP8_IO4 analog switch enable */
mbed_official 381:5460fc57b6e4 6872
mbed_official 381:5460fc57b6e4 6873 /******************* Bit definition for TSC_IOSCR register ******************/
mbed_official 381:5460fc57b6e4 6874 #define TSC_IOSCR_G1_IO1 ((uint32_t)0x00000001) /*!<GROUP1_IO1 sampling mode */
mbed_official 381:5460fc57b6e4 6875 #define TSC_IOSCR_G1_IO2 ((uint32_t)0x00000002) /*!<GROUP1_IO2 sampling mode */
mbed_official 381:5460fc57b6e4 6876 #define TSC_IOSCR_G1_IO3 ((uint32_t)0x00000004) /*!<GROUP1_IO3 sampling mode */
mbed_official 381:5460fc57b6e4 6877 #define TSC_IOSCR_G1_IO4 ((uint32_t)0x00000008) /*!<GROUP1_IO4 sampling mode */
mbed_official 381:5460fc57b6e4 6878 #define TSC_IOSCR_G2_IO1 ((uint32_t)0x00000010) /*!<GROUP2_IO1 sampling mode */
mbed_official 381:5460fc57b6e4 6879 #define TSC_IOSCR_G2_IO2 ((uint32_t)0x00000020) /*!<GROUP2_IO2 sampling mode */
mbed_official 381:5460fc57b6e4 6880 #define TSC_IOSCR_G2_IO3 ((uint32_t)0x00000040) /*!<GROUP2_IO3 sampling mode */
mbed_official 381:5460fc57b6e4 6881 #define TSC_IOSCR_G2_IO4 ((uint32_t)0x00000080) /*!<GROUP2_IO4 sampling mode */
mbed_official 381:5460fc57b6e4 6882 #define TSC_IOSCR_G3_IO1 ((uint32_t)0x00000100) /*!<GROUP3_IO1 sampling mode */
mbed_official 381:5460fc57b6e4 6883 #define TSC_IOSCR_G3_IO2 ((uint32_t)0x00000200) /*!<GROUP3_IO2 sampling mode */
mbed_official 381:5460fc57b6e4 6884 #define TSC_IOSCR_G3_IO3 ((uint32_t)0x00000400) /*!<GROUP3_IO3 sampling mode */
mbed_official 381:5460fc57b6e4 6885 #define TSC_IOSCR_G3_IO4 ((uint32_t)0x00000800) /*!<GROUP3_IO4 sampling mode */
mbed_official 381:5460fc57b6e4 6886 #define TSC_IOSCR_G4_IO1 ((uint32_t)0x00001000) /*!<GROUP4_IO1 sampling mode */
mbed_official 381:5460fc57b6e4 6887 #define TSC_IOSCR_G4_IO2 ((uint32_t)0x00002000) /*!<GROUP4_IO2 sampling mode */
mbed_official 381:5460fc57b6e4 6888 #define TSC_IOSCR_G4_IO3 ((uint32_t)0x00004000) /*!<GROUP4_IO3 sampling mode */
mbed_official 381:5460fc57b6e4 6889 #define TSC_IOSCR_G4_IO4 ((uint32_t)0x00008000) /*!<GROUP4_IO4 sampling mode */
mbed_official 381:5460fc57b6e4 6890 #define TSC_IOSCR_G5_IO1 ((uint32_t)0x00010000) /*!<GROUP5_IO1 sampling mode */
mbed_official 381:5460fc57b6e4 6891 #define TSC_IOSCR_G5_IO2 ((uint32_t)0x00020000) /*!<GROUP5_IO2 sampling mode */
mbed_official 381:5460fc57b6e4 6892 #define TSC_IOSCR_G5_IO3 ((uint32_t)0x00040000) /*!<GROUP5_IO3 sampling mode */
mbed_official 381:5460fc57b6e4 6893 #define TSC_IOSCR_G5_IO4 ((uint32_t)0x00080000) /*!<GROUP5_IO4 sampling mode */
mbed_official 381:5460fc57b6e4 6894 #define TSC_IOSCR_G6_IO1 ((uint32_t)0x00100000) /*!<GROUP6_IO1 sampling mode */
mbed_official 381:5460fc57b6e4 6895 #define TSC_IOSCR_G6_IO2 ((uint32_t)0x00200000) /*!<GROUP6_IO2 sampling mode */
mbed_official 381:5460fc57b6e4 6896 #define TSC_IOSCR_G6_IO3 ((uint32_t)0x00400000) /*!<GROUP6_IO3 sampling mode */
mbed_official 381:5460fc57b6e4 6897 #define TSC_IOSCR_G6_IO4 ((uint32_t)0x00800000) /*!<GROUP6_IO4 sampling mode */
mbed_official 381:5460fc57b6e4 6898 #define TSC_IOSCR_G7_IO1 ((uint32_t)0x01000000) /*!<GROUP7_IO1 sampling mode */
mbed_official 381:5460fc57b6e4 6899 #define TSC_IOSCR_G7_IO2 ((uint32_t)0x02000000) /*!<GROUP7_IO2 sampling mode */
mbed_official 381:5460fc57b6e4 6900 #define TSC_IOSCR_G7_IO3 ((uint32_t)0x04000000) /*!<GROUP7_IO3 sampling mode */
mbed_official 381:5460fc57b6e4 6901 #define TSC_IOSCR_G7_IO4 ((uint32_t)0x08000000) /*!<GROUP7_IO4 sampling mode */
mbed_official 381:5460fc57b6e4 6902 #define TSC_IOSCR_G8_IO1 ((uint32_t)0x10000000) /*!<GROUP8_IO1 sampling mode */
mbed_official 381:5460fc57b6e4 6903 #define TSC_IOSCR_G8_IO2 ((uint32_t)0x20000000) /*!<GROUP8_IO2 sampling mode */
mbed_official 381:5460fc57b6e4 6904 #define TSC_IOSCR_G8_IO3 ((uint32_t)0x40000000) /*!<GROUP8_IO3 sampling mode */
mbed_official 381:5460fc57b6e4 6905 #define TSC_IOSCR_G8_IO4 ((uint32_t)0x80000000) /*!<GROUP8_IO4 sampling mode */
mbed_official 381:5460fc57b6e4 6906
mbed_official 381:5460fc57b6e4 6907 /******************* Bit definition for TSC_IOCCR register ******************/
mbed_official 381:5460fc57b6e4 6908 #define TSC_IOCCR_G1_IO1 ((uint32_t)0x00000001) /*!<GROUP1_IO1 channel mode */
mbed_official 381:5460fc57b6e4 6909 #define TSC_IOCCR_G1_IO2 ((uint32_t)0x00000002) /*!<GROUP1_IO2 channel mode */
mbed_official 381:5460fc57b6e4 6910 #define TSC_IOCCR_G1_IO3 ((uint32_t)0x00000004) /*!<GROUP1_IO3 channel mode */
mbed_official 381:5460fc57b6e4 6911 #define TSC_IOCCR_G1_IO4 ((uint32_t)0x00000008) /*!<GROUP1_IO4 channel mode */
mbed_official 381:5460fc57b6e4 6912 #define TSC_IOCCR_G2_IO1 ((uint32_t)0x00000010) /*!<GROUP2_IO1 channel mode */
mbed_official 381:5460fc57b6e4 6913 #define TSC_IOCCR_G2_IO2 ((uint32_t)0x00000020) /*!<GROUP2_IO2 channel mode */
mbed_official 381:5460fc57b6e4 6914 #define TSC_IOCCR_G2_IO3 ((uint32_t)0x00000040) /*!<GROUP2_IO3 channel mode */
mbed_official 381:5460fc57b6e4 6915 #define TSC_IOCCR_G2_IO4 ((uint32_t)0x00000080) /*!<GROUP2_IO4 channel mode */
mbed_official 381:5460fc57b6e4 6916 #define TSC_IOCCR_G3_IO1 ((uint32_t)0x00000100) /*!<GROUP3_IO1 channel mode */
mbed_official 381:5460fc57b6e4 6917 #define TSC_IOCCR_G3_IO2 ((uint32_t)0x00000200) /*!<GROUP3_IO2 channel mode */
mbed_official 381:5460fc57b6e4 6918 #define TSC_IOCCR_G3_IO3 ((uint32_t)0x00000400) /*!<GROUP3_IO3 channel mode */
mbed_official 381:5460fc57b6e4 6919 #define TSC_IOCCR_G3_IO4 ((uint32_t)0x00000800) /*!<GROUP3_IO4 channel mode */
mbed_official 381:5460fc57b6e4 6920 #define TSC_IOCCR_G4_IO1 ((uint32_t)0x00001000) /*!<GROUP4_IO1 channel mode */
mbed_official 381:5460fc57b6e4 6921 #define TSC_IOCCR_G4_IO2 ((uint32_t)0x00002000) /*!<GROUP4_IO2 channel mode */
mbed_official 381:5460fc57b6e4 6922 #define TSC_IOCCR_G4_IO3 ((uint32_t)0x00004000) /*!<GROUP4_IO3 channel mode */
mbed_official 381:5460fc57b6e4 6923 #define TSC_IOCCR_G4_IO4 ((uint32_t)0x00008000) /*!<GROUP4_IO4 channel mode */
mbed_official 381:5460fc57b6e4 6924 #define TSC_IOCCR_G5_IO1 ((uint32_t)0x00010000) /*!<GROUP5_IO1 channel mode */
mbed_official 381:5460fc57b6e4 6925 #define TSC_IOCCR_G5_IO2 ((uint32_t)0x00020000) /*!<GROUP5_IO2 channel mode */
mbed_official 381:5460fc57b6e4 6926 #define TSC_IOCCR_G5_IO3 ((uint32_t)0x00040000) /*!<GROUP5_IO3 channel mode */
mbed_official 381:5460fc57b6e4 6927 #define TSC_IOCCR_G5_IO4 ((uint32_t)0x00080000) /*!<GROUP5_IO4 channel mode */
mbed_official 381:5460fc57b6e4 6928 #define TSC_IOCCR_G6_IO1 ((uint32_t)0x00100000) /*!<GROUP6_IO1 channel mode */
mbed_official 381:5460fc57b6e4 6929 #define TSC_IOCCR_G6_IO2 ((uint32_t)0x00200000) /*!<GROUP6_IO2 channel mode */
mbed_official 381:5460fc57b6e4 6930 #define TSC_IOCCR_G6_IO3 ((uint32_t)0x00400000) /*!<GROUP6_IO3 channel mode */
mbed_official 381:5460fc57b6e4 6931 #define TSC_IOCCR_G6_IO4 ((uint32_t)0x00800000) /*!<GROUP6_IO4 channel mode */
mbed_official 381:5460fc57b6e4 6932 #define TSC_IOCCR_G7_IO1 ((uint32_t)0x01000000) /*!<GROUP7_IO1 channel mode */
mbed_official 381:5460fc57b6e4 6933 #define TSC_IOCCR_G7_IO2 ((uint32_t)0x02000000) /*!<GROUP7_IO2 channel mode */
mbed_official 381:5460fc57b6e4 6934 #define TSC_IOCCR_G7_IO3 ((uint32_t)0x04000000) /*!<GROUP7_IO3 channel mode */
mbed_official 381:5460fc57b6e4 6935 #define TSC_IOCCR_G7_IO4 ((uint32_t)0x08000000) /*!<GROUP7_IO4 channel mode */
mbed_official 381:5460fc57b6e4 6936 #define TSC_IOCCR_G8_IO1 ((uint32_t)0x10000000) /*!<GROUP8_IO1 channel mode */
mbed_official 381:5460fc57b6e4 6937 #define TSC_IOCCR_G8_IO2 ((uint32_t)0x20000000) /*!<GROUP8_IO2 channel mode */
mbed_official 381:5460fc57b6e4 6938 #define TSC_IOCCR_G8_IO3 ((uint32_t)0x40000000) /*!<GROUP8_IO3 channel mode */
mbed_official 381:5460fc57b6e4 6939 #define TSC_IOCCR_G8_IO4 ((uint32_t)0x80000000) /*!<GROUP8_IO4 channel mode */
mbed_official 381:5460fc57b6e4 6940
mbed_official 381:5460fc57b6e4 6941 /******************* Bit definition for TSC_IOGCSR register *****************/
mbed_official 381:5460fc57b6e4 6942 #define TSC_IOGCSR_G1E ((uint32_t)0x00000001) /*!<Analog IO GROUP1 enable */
mbed_official 381:5460fc57b6e4 6943 #define TSC_IOGCSR_G2E ((uint32_t)0x00000002) /*!<Analog IO GROUP2 enable */
mbed_official 381:5460fc57b6e4 6944 #define TSC_IOGCSR_G3E ((uint32_t)0x00000004) /*!<Analog IO GROUP3 enable */
mbed_official 381:5460fc57b6e4 6945 #define TSC_IOGCSR_G4E ((uint32_t)0x00000008) /*!<Analog IO GROUP4 enable */
mbed_official 381:5460fc57b6e4 6946 #define TSC_IOGCSR_G5E ((uint32_t)0x00000010) /*!<Analog IO GROUP5 enable */
mbed_official 381:5460fc57b6e4 6947 #define TSC_IOGCSR_G6E ((uint32_t)0x00000020) /*!<Analog IO GROUP6 enable */
mbed_official 381:5460fc57b6e4 6948 #define TSC_IOGCSR_G7E ((uint32_t)0x00000040) /*!<Analog IO GROUP7 enable */
mbed_official 381:5460fc57b6e4 6949 #define TSC_IOGCSR_G8E ((uint32_t)0x00000080) /*!<Analog IO GROUP8 enable */
mbed_official 381:5460fc57b6e4 6950 #define TSC_IOGCSR_G1S ((uint32_t)0x00010000) /*!<Analog IO GROUP1 status */
mbed_official 381:5460fc57b6e4 6951 #define TSC_IOGCSR_G2S ((uint32_t)0x00020000) /*!<Analog IO GROUP2 status */
mbed_official 381:5460fc57b6e4 6952 #define TSC_IOGCSR_G3S ((uint32_t)0x00040000) /*!<Analog IO GROUP3 status */
mbed_official 381:5460fc57b6e4 6953 #define TSC_IOGCSR_G4S ((uint32_t)0x00080000) /*!<Analog IO GROUP4 status */
mbed_official 381:5460fc57b6e4 6954 #define TSC_IOGCSR_G5S ((uint32_t)0x00100000) /*!<Analog IO GROUP5 status */
mbed_official 381:5460fc57b6e4 6955 #define TSC_IOGCSR_G6S ((uint32_t)0x00200000) /*!<Analog IO GROUP6 status */
mbed_official 381:5460fc57b6e4 6956 #define TSC_IOGCSR_G7S ((uint32_t)0x00400000) /*!<Analog IO GROUP7 status */
mbed_official 381:5460fc57b6e4 6957 #define TSC_IOGCSR_G8S ((uint32_t)0x00800000) /*!<Analog IO GROUP8 status */
mbed_official 381:5460fc57b6e4 6958
mbed_official 381:5460fc57b6e4 6959 /******************* Bit definition for TSC_IOGXCR register *****************/
mbed_official 381:5460fc57b6e4 6960 #define TSC_IOGXCR_CNT ((uint32_t)0x00003FFF) /*!<CNT[13:0] bits (Counter value) */
mbed_official 381:5460fc57b6e4 6961
mbed_official 381:5460fc57b6e4 6962 /******************************************************************************/
mbed_official 381:5460fc57b6e4 6963 /* */
mbed_official 381:5460fc57b6e4 6964 /* Universal Synchronous Asynchronous Receiver Transmitter (USART) */
mbed_official 381:5460fc57b6e4 6965 /* */
mbed_official 381:5460fc57b6e4 6966 /******************************************************************************/
mbed_official 381:5460fc57b6e4 6967 /****************** Bit definition for USART_CR1 register *******************/
mbed_official 381:5460fc57b6e4 6968 #define USART_CR1_UE ((uint32_t)0x00000001) /*!< USART Enable */
mbed_official 381:5460fc57b6e4 6969 #define USART_CR1_UESM ((uint32_t)0x00000002) /*!< USART Enable in STOP Mode */
mbed_official 381:5460fc57b6e4 6970 #define USART_CR1_RE ((uint32_t)0x00000004) /*!< Receiver Enable */
mbed_official 381:5460fc57b6e4 6971 #define USART_CR1_TE ((uint32_t)0x00000008) /*!< Transmitter Enable */
mbed_official 381:5460fc57b6e4 6972 #define USART_CR1_IDLEIE ((uint32_t)0x00000010) /*!< IDLE Interrupt Enable */
mbed_official 381:5460fc57b6e4 6973 #define USART_CR1_RXNEIE ((uint32_t)0x00000020) /*!< RXNE Interrupt Enable */
mbed_official 381:5460fc57b6e4 6974 #define USART_CR1_TCIE ((uint32_t)0x00000040) /*!< Transmission Complete Interrupt Enable */
mbed_official 381:5460fc57b6e4 6975 #define USART_CR1_TXEIE ((uint32_t)0x00000080) /*!< TXE Interrupt Enable */
mbed_official 381:5460fc57b6e4 6976 #define USART_CR1_PEIE ((uint32_t)0x00000100) /*!< PE Interrupt Enable */
mbed_official 381:5460fc57b6e4 6977 #define USART_CR1_PS ((uint32_t)0x00000200) /*!< Parity Selection */
mbed_official 381:5460fc57b6e4 6978 #define USART_CR1_PCE ((uint32_t)0x00000400) /*!< Parity Control Enable */
mbed_official 381:5460fc57b6e4 6979 #define USART_CR1_WAKE ((uint32_t)0x00000800) /*!< Receiver Wakeup method */
mbed_official 381:5460fc57b6e4 6980 #define USART_CR1_M0 ((uint32_t)0x00001000) /*!< Word length bit 0 */
mbed_official 381:5460fc57b6e4 6981 #define USART_CR1_MME ((uint32_t)0x00002000) /*!< Mute Mode Enable */
mbed_official 381:5460fc57b6e4 6982 #define USART_CR1_CMIE ((uint32_t)0x00004000) /*!< Character match interrupt enable */
mbed_official 381:5460fc57b6e4 6983 #define USART_CR1_OVER8 ((uint32_t)0x00008000) /*!< Oversampling by 8-bit or 16-bit mode */
mbed_official 381:5460fc57b6e4 6984 #define USART_CR1_DEDT ((uint32_t)0x001F0000) /*!< DEDT[4:0] bits (Driver Enable Deassertion Time) */
mbed_official 381:5460fc57b6e4 6985 #define USART_CR1_DEDT_0 ((uint32_t)0x00010000) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 6986 #define USART_CR1_DEDT_1 ((uint32_t)0x00020000) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 6987 #define USART_CR1_DEDT_2 ((uint32_t)0x00040000) /*!< Bit 2 */
mbed_official 381:5460fc57b6e4 6988 #define USART_CR1_DEDT_3 ((uint32_t)0x00080000) /*!< Bit 3 */
mbed_official 381:5460fc57b6e4 6989 #define USART_CR1_DEDT_4 ((uint32_t)0x00100000) /*!< Bit 4 */
mbed_official 381:5460fc57b6e4 6990 #define USART_CR1_DEAT ((uint32_t)0x03E00000) /*!< DEAT[4:0] bits (Driver Enable Assertion Time) */
mbed_official 381:5460fc57b6e4 6991 #define USART_CR1_DEAT_0 ((uint32_t)0x00200000) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 6992 #define USART_CR1_DEAT_1 ((uint32_t)0x00400000) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 6993 #define USART_CR1_DEAT_2 ((uint32_t)0x00800000) /*!< Bit 2 */
mbed_official 381:5460fc57b6e4 6994 #define USART_CR1_DEAT_3 ((uint32_t)0x01000000) /*!< Bit 3 */
mbed_official 381:5460fc57b6e4 6995 #define USART_CR1_DEAT_4 ((uint32_t)0x02000000) /*!< Bit 4 */
mbed_official 381:5460fc57b6e4 6996 #define USART_CR1_RTOIE ((uint32_t)0x04000000) /*!< Receive Time Out interrupt enable */
mbed_official 381:5460fc57b6e4 6997 #define USART_CR1_EOBIE ((uint32_t)0x08000000) /*!< End of Block interrupt enable */
mbed_official 381:5460fc57b6e4 6998 #define USART_CR1_M1 ((uint32_t)0x10000000) /*!< Word length bit 1 */
mbed_official 381:5460fc57b6e4 6999 #define USART_CR1_M ((uint32_t)0x10001000) /*!< [M1:M0] Word length */
mbed_official 381:5460fc57b6e4 7000
mbed_official 381:5460fc57b6e4 7001 /****************** Bit definition for USART_CR2 register *******************/
mbed_official 381:5460fc57b6e4 7002 #define USART_CR2_ADDM7 ((uint32_t)0x00000010) /*!< 7-bit or 4-bit Address Detection */
mbed_official 381:5460fc57b6e4 7003 #define USART_CR2_LBDL ((uint32_t)0x00000020) /*!< LIN Break Detection Length */
mbed_official 381:5460fc57b6e4 7004 #define USART_CR2_LBDIE ((uint32_t)0x00000040) /*!< LIN Break Detection Interrupt Enable */
mbed_official 381:5460fc57b6e4 7005 #define USART_CR2_LBCL ((uint32_t)0x00000100) /*!< Last Bit Clock pulse */
mbed_official 381:5460fc57b6e4 7006 #define USART_CR2_CPHA ((uint32_t)0x00000200) /*!< Clock Phase */
mbed_official 381:5460fc57b6e4 7007 #define USART_CR2_CPOL ((uint32_t)0x00000400) /*!< Clock Polarity */
mbed_official 381:5460fc57b6e4 7008 #define USART_CR2_CLKEN ((uint32_t)0x00000800) /*!< Clock Enable */
mbed_official 381:5460fc57b6e4 7009 #define USART_CR2_STOP ((uint32_t)0x00003000) /*!< STOP[1:0] bits (STOP bits) */
mbed_official 381:5460fc57b6e4 7010 #define USART_CR2_STOP_0 ((uint32_t)0x00001000) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 7011 #define USART_CR2_STOP_1 ((uint32_t)0x00002000) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 7012 #define USART_CR2_LINEN ((uint32_t)0x00004000) /*!< LIN mode enable */
mbed_official 381:5460fc57b6e4 7013 #define USART_CR2_SWAP ((uint32_t)0x00008000) /*!< SWAP TX/RX pins */
mbed_official 381:5460fc57b6e4 7014 #define USART_CR2_RXINV ((uint32_t)0x00010000) /*!< RX pin active level inversion */
mbed_official 381:5460fc57b6e4 7015 #define USART_CR2_TXINV ((uint32_t)0x00020000) /*!< TX pin active level inversion */
mbed_official 381:5460fc57b6e4 7016 #define USART_CR2_DATAINV ((uint32_t)0x00040000) /*!< Binary data inversion */
mbed_official 381:5460fc57b6e4 7017 #define USART_CR2_MSBFIRST ((uint32_t)0x00080000) /*!< Most Significant Bit First */
mbed_official 381:5460fc57b6e4 7018 #define USART_CR2_ABREN ((uint32_t)0x00100000) /*!< Auto Baud-Rate Enable*/
mbed_official 381:5460fc57b6e4 7019 #define USART_CR2_ABRMODE ((uint32_t)0x00600000) /*!< ABRMOD[1:0] bits (Auto Baud-Rate Mode) */
mbed_official 381:5460fc57b6e4 7020 #define USART_CR2_ABRMODE_0 ((uint32_t)0x00200000) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 7021 #define USART_CR2_ABRMODE_1 ((uint32_t)0x00400000) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 7022 #define USART_CR2_RTOEN ((uint32_t)0x00800000) /*!< Receiver Time-Out enable */
mbed_official 381:5460fc57b6e4 7023 #define USART_CR2_ADD ((uint32_t)0xFF000000) /*!< Address of the USART node */
mbed_official 381:5460fc57b6e4 7024
mbed_official 381:5460fc57b6e4 7025 /****************** Bit definition for USART_CR3 register *******************/
mbed_official 381:5460fc57b6e4 7026 #define USART_CR3_EIE ((uint32_t)0x00000001) /*!< Error Interrupt Enable */
mbed_official 381:5460fc57b6e4 7027 #define USART_CR3_IREN ((uint32_t)0x00000002) /*!< IrDA mode Enable */
mbed_official 381:5460fc57b6e4 7028 #define USART_CR3_IRLP ((uint32_t)0x00000004) /*!< IrDA Low-Power */
mbed_official 381:5460fc57b6e4 7029 #define USART_CR3_HDSEL ((uint32_t)0x00000008) /*!< Half-Duplex Selection */
mbed_official 381:5460fc57b6e4 7030 #define USART_CR3_NACK ((uint32_t)0x00000010) /*!< SmartCard NACK enable */
mbed_official 381:5460fc57b6e4 7031 #define USART_CR3_SCEN ((uint32_t)0x00000020) /*!< SmartCard mode enable */
mbed_official 381:5460fc57b6e4 7032 #define USART_CR3_DMAR ((uint32_t)0x00000040) /*!< DMA Enable Receiver */
mbed_official 381:5460fc57b6e4 7033 #define USART_CR3_DMAT ((uint32_t)0x00000080) /*!< DMA Enable Transmitter */
mbed_official 381:5460fc57b6e4 7034 #define USART_CR3_RTSE ((uint32_t)0x00000100) /*!< RTS Enable */
mbed_official 381:5460fc57b6e4 7035 #define USART_CR3_CTSE ((uint32_t)0x00000200) /*!< CTS Enable */
mbed_official 381:5460fc57b6e4 7036 #define USART_CR3_CTSIE ((uint32_t)0x00000400) /*!< CTS Interrupt Enable */
mbed_official 381:5460fc57b6e4 7037 #define USART_CR3_ONEBIT ((uint32_t)0x00000800) /*!< One sample bit method enable */
mbed_official 381:5460fc57b6e4 7038 #define USART_CR3_OVRDIS ((uint32_t)0x00001000) /*!< Overrun Disable */
mbed_official 381:5460fc57b6e4 7039 #define USART_CR3_DDRE ((uint32_t)0x00002000) /*!< DMA Disable on Reception Error */
mbed_official 381:5460fc57b6e4 7040 #define USART_CR3_DEM ((uint32_t)0x00004000) /*!< Driver Enable Mode */
mbed_official 381:5460fc57b6e4 7041 #define USART_CR3_DEP ((uint32_t)0x00008000) /*!< Driver Enable Polarity Selection */
mbed_official 381:5460fc57b6e4 7042 #define USART_CR3_SCARCNT ((uint32_t)0x000E0000) /*!< SCARCNT[2:0] bits (SmartCard Auto-Retry Count) */
mbed_official 381:5460fc57b6e4 7043 #define USART_CR3_SCARCNT_0 ((uint32_t)0x00020000) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 7044 #define USART_CR3_SCARCNT_1 ((uint32_t)0x00040000) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 7045 #define USART_CR3_SCARCNT_2 ((uint32_t)0x00080000) /*!< Bit 2 */
mbed_official 381:5460fc57b6e4 7046 #define USART_CR3_WUS ((uint32_t)0x00300000) /*!< WUS[1:0] bits (Wake UP Interrupt Flag Selection) */
mbed_official 381:5460fc57b6e4 7047 #define USART_CR3_WUS_0 ((uint32_t)0x00100000) /*!< Bit 0 */
mbed_official 381:5460fc57b6e4 7048 #define USART_CR3_WUS_1 ((uint32_t)0x00200000) /*!< Bit 1 */
mbed_official 381:5460fc57b6e4 7049 #define USART_CR3_WUFIE ((uint32_t)0x00400000) /*!< Wake Up Interrupt Enable */
mbed_official 381:5460fc57b6e4 7050
mbed_official 381:5460fc57b6e4 7051 /****************** Bit definition for USART_BRR register *******************/
mbed_official 381:5460fc57b6e4 7052 #define USART_BRR_DIV_FRACTION ((uint32_t)0x0000000F) /*!< Fraction of USARTDIV */
mbed_official 381:5460fc57b6e4 7053 #define USART_BRR_DIV_MANTISSA ((uint32_t)0x0000FFF0) /*!< Mantissa of USARTDIV */
mbed_official 381:5460fc57b6e4 7054
mbed_official 381:5460fc57b6e4 7055 /****************** Bit definition for USART_GTPR register ******************/
mbed_official 381:5460fc57b6e4 7056 #define USART_GTPR_PSC ((uint32_t)0x000000FF) /*!< PSC[7:0] bits (Prescaler value) */
mbed_official 381:5460fc57b6e4 7057 #define USART_GTPR_GT ((uint32_t)0x0000FF00) /*!< GT[7:0] bits (Guard time value) */
mbed_official 381:5460fc57b6e4 7058
mbed_official 381:5460fc57b6e4 7059
mbed_official 381:5460fc57b6e4 7060 /******************* Bit definition for USART_RTOR register *****************/
mbed_official 381:5460fc57b6e4 7061 #define USART_RTOR_RTO ((uint32_t)0x00FFFFFF) /*!< Receiver Time Out Value */
mbed_official 381:5460fc57b6e4 7062 #define USART_RTOR_BLEN ((uint32_t)0xFF000000) /*!< Block Length */
mbed_official 381:5460fc57b6e4 7063
mbed_official 381:5460fc57b6e4 7064 /******************* Bit definition for USART_RQR register ******************/
mbed_official 381:5460fc57b6e4 7065 #define USART_RQR_ABRRQ ((uint32_t)0x00000001) /*!< Auto-Baud Rate Request */
mbed_official 381:5460fc57b6e4 7066 #define USART_RQR_SBKRQ ((uint32_t)0x00000002) /*!< Send Break Request */
mbed_official 381:5460fc57b6e4 7067 #define USART_RQR_MMRQ ((uint32_t)0x00000004) /*!< Mute Mode Request */
mbed_official 381:5460fc57b6e4 7068 #define USART_RQR_RXFRQ ((uint32_t)0x00000008) /*!< Receive Data flush Request */
mbed_official 381:5460fc57b6e4 7069 #define USART_RQR_TXFRQ ((uint32_t)0x00000010) /*!< Transmit data flush Request */
mbed_official 381:5460fc57b6e4 7070
mbed_official 381:5460fc57b6e4 7071 /******************* Bit definition for USART_ISR register ******************/
mbed_official 381:5460fc57b6e4 7072 #define USART_ISR_PE ((uint32_t)0x00000001) /*!< Parity Error */
mbed_official 381:5460fc57b6e4 7073 #define USART_ISR_FE ((uint32_t)0x00000002) /*!< Framing Error */
mbed_official 381:5460fc57b6e4 7074 #define USART_ISR_NE ((uint32_t)0x00000004) /*!< Noise detected Flag */
mbed_official 381:5460fc57b6e4 7075 #define USART_ISR_ORE ((uint32_t)0x00000008) /*!< OverRun Error */
mbed_official 381:5460fc57b6e4 7076 #define USART_ISR_IDLE ((uint32_t)0x00000010) /*!< IDLE line detected */
mbed_official 381:5460fc57b6e4 7077 #define USART_ISR_RXNE ((uint32_t)0x00000020) /*!< Read Data Register Not Empty */
mbed_official 381:5460fc57b6e4 7078 #define USART_ISR_TC ((uint32_t)0x00000040) /*!< Transmission Complete */
mbed_official 381:5460fc57b6e4 7079 #define USART_ISR_TXE ((uint32_t)0x00000080) /*!< Transmit Data Register Empty */
mbed_official 381:5460fc57b6e4 7080 #define USART_ISR_LBDF ((uint32_t)0x00000100) /*!< LIN Break Detection Flag */
mbed_official 381:5460fc57b6e4 7081 #define USART_ISR_CTSIF ((uint32_t)0x00000200) /*!< CTS interrupt flag */
mbed_official 381:5460fc57b6e4 7082 #define USART_ISR_CTS ((uint32_t)0x00000400) /*!< CTS flag */
mbed_official 381:5460fc57b6e4 7083 #define USART_ISR_RTOF ((uint32_t)0x00000800) /*!< Receiver Time Out */
mbed_official 381:5460fc57b6e4 7084 #define USART_ISR_EOBF ((uint32_t)0x00001000) /*!< End Of Block Flag */
mbed_official 381:5460fc57b6e4 7085 #define USART_ISR_ABRE ((uint32_t)0x00004000) /*!< Auto-Baud Rate Error */
mbed_official 381:5460fc57b6e4 7086 #define USART_ISR_ABRF ((uint32_t)0x00008000) /*!< Auto-Baud Rate Flag */
mbed_official 381:5460fc57b6e4 7087 #define USART_ISR_BUSY ((uint32_t)0x00010000) /*!< Busy Flag */
mbed_official 381:5460fc57b6e4 7088 #define USART_ISR_CMF ((uint32_t)0x00020000) /*!< Character Match Flag */
mbed_official 381:5460fc57b6e4 7089 #define USART_ISR_SBKF ((uint32_t)0x00040000) /*!< Send Break Flag */
mbed_official 381:5460fc57b6e4 7090 #define USART_ISR_RWU ((uint32_t)0x00080000) /*!< Receive Wake Up from mute mode Flag */
mbed_official 381:5460fc57b6e4 7091 #define USART_ISR_WUF ((uint32_t)0x00100000) /*!< Wake Up from stop mode Flag */
mbed_official 381:5460fc57b6e4 7092 #define USART_ISR_TEACK ((uint32_t)0x00200000) /*!< Transmit Enable Acknowledge Flag */
mbed_official 381:5460fc57b6e4 7093 #define USART_ISR_REACK ((uint32_t)0x00400000) /*!< Receive Enable Acknowledge Flag */
mbed_official 381:5460fc57b6e4 7094
mbed_official 381:5460fc57b6e4 7095 /******************* Bit definition for USART_ICR register ******************/
mbed_official 381:5460fc57b6e4 7096 #define USART_ICR_PECF ((uint32_t)0x00000001) /*!< Parity Error Clear Flag */
mbed_official 381:5460fc57b6e4 7097 #define USART_ICR_FECF ((uint32_t)0x00000002) /*!< Framing Error Clear Flag */
mbed_official 381:5460fc57b6e4 7098 #define USART_ICR_NCF ((uint32_t)0x00000004) /*!< Noise detected Clear Flag */
mbed_official 381:5460fc57b6e4 7099 #define USART_ICR_ORECF ((uint32_t)0x00000008) /*!< OverRun Error Clear Flag */
mbed_official 381:5460fc57b6e4 7100 #define USART_ICR_IDLECF ((uint32_t)0x00000010) /*!< IDLE line detected Clear Flag */
mbed_official 381:5460fc57b6e4 7101 #define USART_ICR_TCCF ((uint32_t)0x00000040) /*!< Transmission Complete Clear Flag */
mbed_official 381:5460fc57b6e4 7102 #define USART_ICR_LBDCF ((uint32_t)0x00000100) /*!< LIN Break Detection Clear Flag */
mbed_official 381:5460fc57b6e4 7103 #define USART_ICR_CTSCF ((uint32_t)0x00000200) /*!< CTS Interrupt Clear Flag */
mbed_official 381:5460fc57b6e4 7104 #define USART_ICR_RTOCF ((uint32_t)0x00000800) /*!< Receiver Time Out Clear Flag */
mbed_official 381:5460fc57b6e4 7105 #define USART_ICR_EOBCF ((uint32_t)0x00001000) /*!< End Of Block Clear Flag */
mbed_official 381:5460fc57b6e4 7106 #define USART_ICR_CMCF ((uint32_t)0x00020000) /*!< Character Match Clear Flag */
mbed_official 381:5460fc57b6e4 7107 #define USART_ICR_WUCF ((uint32_t)0x00100000) /*!< Wake Up from stop mode Clear Flag */
mbed_official 381:5460fc57b6e4 7108
mbed_official 381:5460fc57b6e4 7109 /******************* Bit definition for USART_RDR register ******************/
mbed_official 381:5460fc57b6e4 7110 #define USART_RDR_RDR ((uint32_t)0x000001FF) /*!< RDR[8:0] bits (Receive Data value) */
mbed_official 381:5460fc57b6e4 7111
mbed_official 381:5460fc57b6e4 7112 /******************* Bit definition for USART_TDR register ******************/
mbed_official 381:5460fc57b6e4 7113 #define USART_TDR_TDR ((uint32_t)0x000001FF) /*!< TDR[8:0] bits (Transmit Data value) */
mbed_official 381:5460fc57b6e4 7114
mbed_official 381:5460fc57b6e4 7115 /******************************************************************************/
mbed_official 381:5460fc57b6e4 7116 /* */
mbed_official 381:5460fc57b6e4 7117 /* Window WATCHDOG */
mbed_official 381:5460fc57b6e4 7118 /* */
mbed_official 381:5460fc57b6e4 7119 /******************************************************************************/
mbed_official 381:5460fc57b6e4 7120 /******************* Bit definition for WWDG_CR register ********************/
mbed_official 381:5460fc57b6e4 7121 #define WWDG_CR_T ((uint32_t)0x0000007F) /*!<T[6:0] bits (7-Bit counter (MSB to LSB)) */
mbed_official 381:5460fc57b6e4 7122 #define WWDG_CR_T0 ((uint32_t)0x00000001) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 7123 #define WWDG_CR_T1 ((uint32_t)0x00000002) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 7124 #define WWDG_CR_T2 ((uint32_t)0x00000004) /*!<Bit 2 */
mbed_official 381:5460fc57b6e4 7125 #define WWDG_CR_T3 ((uint32_t)0x00000008) /*!<Bit 3 */
mbed_official 381:5460fc57b6e4 7126 #define WWDG_CR_T4 ((uint32_t)0x00000010) /*!<Bit 4 */
mbed_official 381:5460fc57b6e4 7127 #define WWDG_CR_T5 ((uint32_t)0x00000020) /*!<Bit 5 */
mbed_official 381:5460fc57b6e4 7128 #define WWDG_CR_T6 ((uint32_t)0x00000040) /*!<Bit 6 */
mbed_official 381:5460fc57b6e4 7129
mbed_official 381:5460fc57b6e4 7130 #define WWDG_CR_WDGA ((uint32_t)0x00000080) /*!<Activation bit */
mbed_official 381:5460fc57b6e4 7131
mbed_official 381:5460fc57b6e4 7132 /******************* Bit definition for WWDG_CFR register *******************/
mbed_official 381:5460fc57b6e4 7133 #define WWDG_CFR_W ((uint32_t)0x0000007F) /*!<W[6:0] bits (7-bit window value) */
mbed_official 381:5460fc57b6e4 7134 #define WWDG_CFR_W0 ((uint32_t)0x00000001) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 7135 #define WWDG_CFR_W1 ((uint32_t)0x00000002) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 7136 #define WWDG_CFR_W2 ((uint32_t)0x00000004) /*!<Bit 2 */
mbed_official 381:5460fc57b6e4 7137 #define WWDG_CFR_W3 ((uint32_t)0x00000008) /*!<Bit 3 */
mbed_official 381:5460fc57b6e4 7138 #define WWDG_CFR_W4 ((uint32_t)0x00000010) /*!<Bit 4 */
mbed_official 381:5460fc57b6e4 7139 #define WWDG_CFR_W5 ((uint32_t)0x00000020) /*!<Bit 5 */
mbed_official 381:5460fc57b6e4 7140 #define WWDG_CFR_W6 ((uint32_t)0x00000040) /*!<Bit 6 */
mbed_official 381:5460fc57b6e4 7141
mbed_official 381:5460fc57b6e4 7142 #define WWDG_CFR_WDGTB ((uint32_t)0x00000180) /*!<WDGTB[1:0] bits (Timer Base) */
mbed_official 381:5460fc57b6e4 7143 #define WWDG_CFR_WDGTB0 ((uint32_t)0x00000080) /*!<Bit 0 */
mbed_official 381:5460fc57b6e4 7144 #define WWDG_CFR_WDGTB1 ((uint32_t)0x00000100) /*!<Bit 1 */
mbed_official 381:5460fc57b6e4 7145
mbed_official 381:5460fc57b6e4 7146 #define WWDG_CFR_EWI ((uint32_t)0x00000200) /*!<Early Wakeup Interrupt */
mbed_official 381:5460fc57b6e4 7147
mbed_official 381:5460fc57b6e4 7148 /******************* Bit definition for WWDG_SR register ********************/
mbed_official 381:5460fc57b6e4 7149 #define WWDG_SR_EWIF ((uint32_t)0x00000001) /*!<Early Wakeup Interrupt Flag */
mbed_official 381:5460fc57b6e4 7150
mbed_official 381:5460fc57b6e4 7151 /**
mbed_official 381:5460fc57b6e4 7152 * @}
mbed_official 381:5460fc57b6e4 7153 */
mbed_official 381:5460fc57b6e4 7154
mbed_official 381:5460fc57b6e4 7155 /**
mbed_official 381:5460fc57b6e4 7156 * @}
mbed_official 381:5460fc57b6e4 7157 */
mbed_official 381:5460fc57b6e4 7158
mbed_official 381:5460fc57b6e4 7159 /** @addtogroup Exported_macros
mbed_official 381:5460fc57b6e4 7160 * @{
mbed_official 381:5460fc57b6e4 7161 */
mbed_official 381:5460fc57b6e4 7162
mbed_official 381:5460fc57b6e4 7163 /****************************** ADC Instances *********************************/
mbed_official 381:5460fc57b6e4 7164 #define IS_ADC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == ADC1) || \
mbed_official 381:5460fc57b6e4 7165 ((INSTANCE) == ADC2))
mbed_official 381:5460fc57b6e4 7166
mbed_official 381:5460fc57b6e4 7167 #define IS_ADC_MULTIMODE_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == ADC1))
mbed_official 381:5460fc57b6e4 7168
mbed_official 381:5460fc57b6e4 7169 #define IS_ADC_COMMON_INSTANCE(INSTANCE) (((INSTANCE) == ADC1_2_COMMON))
mbed_official 381:5460fc57b6e4 7170
mbed_official 381:5460fc57b6e4 7171 /****************************** CAN Instances *********************************/
mbed_official 381:5460fc57b6e4 7172 #define IS_CAN_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CAN)
mbed_official 381:5460fc57b6e4 7173
mbed_official 381:5460fc57b6e4 7174 /****************************** COMP Instances ********************************/
mbed_official 381:5460fc57b6e4 7175 #define IS_COMP_ALL_INSTANCE(INSTANCE) (((INSTANCE) == COMP2) || \
mbed_official 381:5460fc57b6e4 7176 ((INSTANCE) == COMP4) || \
mbed_official 381:5460fc57b6e4 7177 ((INSTANCE) == COMP6))
mbed_official 381:5460fc57b6e4 7178
mbed_official 381:5460fc57b6e4 7179 /******************** COMP Instances with switch on DAC1 Channel1 output ******/
mbed_official 381:5460fc57b6e4 7180 #define IS_COMP_DAC1SWITCH_INSTANCE(INSTANCE) (0)
mbed_official 381:5460fc57b6e4 7181
mbed_official 381:5460fc57b6e4 7182 /******************** COMP Instances with window mode capability **************/
mbed_official 381:5460fc57b6e4 7183 #define IS_COMP_WINDOWMODE_INSTANCE(INSTANCE) (0)
mbed_official 381:5460fc57b6e4 7184
mbed_official 381:5460fc57b6e4 7185 /****************************** CRC Instances *********************************/
mbed_official 381:5460fc57b6e4 7186 #define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)
mbed_official 381:5460fc57b6e4 7187
mbed_official 381:5460fc57b6e4 7188 /****************************** DAC Instances *********************************/
mbed_official 381:5460fc57b6e4 7189 #define IS_DAC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DAC1) || \
mbed_official 381:5460fc57b6e4 7190 ((INSTANCE) == DAC2))
mbed_official 381:5460fc57b6e4 7191
mbed_official 381:5460fc57b6e4 7192 #define IS_DAC_CHANNEL_INSTANCE(INSTANCE, CHANNEL) \
mbed_official 381:5460fc57b6e4 7193 ((((INSTANCE) == DAC1) && \
mbed_official 381:5460fc57b6e4 7194 (((CHANNEL) == DAC_CHANNEL_1) || \
mbed_official 381:5460fc57b6e4 7195 ((CHANNEL) == DAC_CHANNEL_2))) \
mbed_official 381:5460fc57b6e4 7196 || \
mbed_official 381:5460fc57b6e4 7197 (((INSTANCE) == DAC2) && \
mbed_official 381:5460fc57b6e4 7198 (((CHANNEL) == DAC_CHANNEL_1))))
mbed_official 381:5460fc57b6e4 7199
mbed_official 381:5460fc57b6e4 7200 /****************************** DMA Instances *********************************/
mbed_official 381:5460fc57b6e4 7201 #define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || \
mbed_official 381:5460fc57b6e4 7202 ((INSTANCE) == DMA1_Channel2) || \
mbed_official 381:5460fc57b6e4 7203 ((INSTANCE) == DMA1_Channel3) || \
mbed_official 381:5460fc57b6e4 7204 ((INSTANCE) == DMA1_Channel4) || \
mbed_official 381:5460fc57b6e4 7205 ((INSTANCE) == DMA1_Channel5) || \
mbed_official 381:5460fc57b6e4 7206 ((INSTANCE) == DMA1_Channel6) || \
mbed_official 381:5460fc57b6e4 7207 ((INSTANCE) == DMA1_Channel7))
mbed_official 381:5460fc57b6e4 7208
mbed_official 381:5460fc57b6e4 7209 /****************************** GPIO Instances ********************************/
mbed_official 381:5460fc57b6e4 7210 #define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
mbed_official 381:5460fc57b6e4 7211 ((INSTANCE) == GPIOB) || \
mbed_official 381:5460fc57b6e4 7212 ((INSTANCE) == GPIOC) || \
mbed_official 381:5460fc57b6e4 7213 ((INSTANCE) == GPIOD) || \
mbed_official 381:5460fc57b6e4 7214 ((INSTANCE) == GPIOF))
mbed_official 381:5460fc57b6e4 7215
mbed_official 381:5460fc57b6e4 7216 /****************************** HRTIM Instances *********************************/
mbed_official 381:5460fc57b6e4 7217 #define IS_HRTIM_ALL_INSTANCE(INSTANCE) (((INSTANCE) == HRTIM1))
mbed_official 381:5460fc57b6e4 7218
mbed_official 381:5460fc57b6e4 7219 /****************************** I2C Instances *********************************/
mbed_official 381:5460fc57b6e4 7220 #define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1))
mbed_official 381:5460fc57b6e4 7221
mbed_official 381:5460fc57b6e4 7222 /****************************** IWDG Instances ********************************/
mbed_official 381:5460fc57b6e4 7223 #define IS_IWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == IWDG)
mbed_official 381:5460fc57b6e4 7224
mbed_official 381:5460fc57b6e4 7225 /****************************** OPAMP Instances *******************************/
mbed_official 381:5460fc57b6e4 7226 #define IS_OPAMP_ALL_INSTANCE(INSTANCE) ((INSTANCE) == OPAMP2)
mbed_official 381:5460fc57b6e4 7227
mbed_official 381:5460fc57b6e4 7228 /****************************** RTC Instances *********************************/
mbed_official 381:5460fc57b6e4 7229 #define IS_RTC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RTC)
mbed_official 381:5460fc57b6e4 7230
mbed_official 381:5460fc57b6e4 7231 /****************************** SMBUS Instances *******************************/
mbed_official 381:5460fc57b6e4 7232 #define IS_SMBUS_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1))
mbed_official 381:5460fc57b6e4 7233
mbed_official 381:5460fc57b6e4 7234 /****************************** SPI Instances *********************************/
mbed_official 381:5460fc57b6e4 7235 #define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1))
mbed_official 381:5460fc57b6e4 7236
mbed_official 381:5460fc57b6e4 7237 /******************* TIM Instances : All supported instances ******************/
mbed_official 381:5460fc57b6e4 7238 #define IS_TIM_INSTANCE(INSTANCE)\
mbed_official 381:5460fc57b6e4 7239 (((INSTANCE) == TIM1) || \
mbed_official 381:5460fc57b6e4 7240 ((INSTANCE) == TIM2) || \
mbed_official 381:5460fc57b6e4 7241 ((INSTANCE) == TIM3) || \
mbed_official 381:5460fc57b6e4 7242 ((INSTANCE) == TIM6) || \
mbed_official 381:5460fc57b6e4 7243 ((INSTANCE) == TIM7) || \
mbed_official 381:5460fc57b6e4 7244 ((INSTANCE) == TIM15) || \
mbed_official 381:5460fc57b6e4 7245 ((INSTANCE) == TIM16) || \
mbed_official 381:5460fc57b6e4 7246 ((INSTANCE) == TIM17))
mbed_official 381:5460fc57b6e4 7247
mbed_official 381:5460fc57b6e4 7248 /******************* TIM Instances : at least 1 capture/compare channel *******/
mbed_official 381:5460fc57b6e4 7249 #define IS_TIM_CC1_INSTANCE(INSTANCE)\
mbed_official 381:5460fc57b6e4 7250 (((INSTANCE) == TIM1) || \
mbed_official 381:5460fc57b6e4 7251 ((INSTANCE) == TIM2) || \
mbed_official 381:5460fc57b6e4 7252 ((INSTANCE) == TIM3) || \
mbed_official 381:5460fc57b6e4 7253 ((INSTANCE) == TIM15) || \
mbed_official 381:5460fc57b6e4 7254 ((INSTANCE) == TIM16) || \
mbed_official 381:5460fc57b6e4 7255 ((INSTANCE) == TIM17))
mbed_official 381:5460fc57b6e4 7256
mbed_official 381:5460fc57b6e4 7257 /****************** TIM Instances : at least 2 capture/compare channels *******/
mbed_official 381:5460fc57b6e4 7258 #define IS_TIM_CC2_INSTANCE(INSTANCE)\
mbed_official 381:5460fc57b6e4 7259 (((INSTANCE) == TIM1) || \
mbed_official 381:5460fc57b6e4 7260 ((INSTANCE) == TIM2) || \
mbed_official 381:5460fc57b6e4 7261 ((INSTANCE) == TIM3) || \
mbed_official 381:5460fc57b6e4 7262 ((INSTANCE) == TIM15))
mbed_official 381:5460fc57b6e4 7263
mbed_official 381:5460fc57b6e4 7264 /****************** TIM Instances : at least 3 capture/compare channels *******/
mbed_official 381:5460fc57b6e4 7265 #define IS_TIM_CC3_INSTANCE(INSTANCE)\
mbed_official 381:5460fc57b6e4 7266 (((INSTANCE) == TIM1) || \
mbed_official 381:5460fc57b6e4 7267 ((INSTANCE) == TIM2) || \
mbed_official 381:5460fc57b6e4 7268 ((INSTANCE) == TIM3))
mbed_official 381:5460fc57b6e4 7269
mbed_official 381:5460fc57b6e4 7270 /****************** TIM Instances : at least 4 capture/compare channels *******/
mbed_official 381:5460fc57b6e4 7271 #define IS_TIM_CC4_INSTANCE(INSTANCE)\
mbed_official 381:5460fc57b6e4 7272 (((INSTANCE) == TIM1) || \
mbed_official 381:5460fc57b6e4 7273 ((INSTANCE) == TIM2) || \
mbed_official 381:5460fc57b6e4 7274 ((INSTANCE) == TIM3))
mbed_official 381:5460fc57b6e4 7275
mbed_official 381:5460fc57b6e4 7276 /****************** TIM Instances : at least 5 capture/compare channels *******/
mbed_official 381:5460fc57b6e4 7277 #define IS_TIM_CC5_INSTANCE(INSTANCE)\
mbed_official 381:5460fc57b6e4 7278 (((INSTANCE) == TIM1))
mbed_official 381:5460fc57b6e4 7279
mbed_official 381:5460fc57b6e4 7280 /****************** TIM Instances : at least 6 capture/compare channels *******/
mbed_official 381:5460fc57b6e4 7281 #define IS_TIM_CC6_INSTANCE(INSTANCE)\
mbed_official 381:5460fc57b6e4 7282 (((INSTANCE) == TIM1))
mbed_official 381:5460fc57b6e4 7283
mbed_official 381:5460fc57b6e4 7284 /************************** TIM Instances : Advanced-control timers ***********/
mbed_official 381:5460fc57b6e4 7285
mbed_official 381:5460fc57b6e4 7286 /****************** TIM Instances : supporting clock selection ****************/
mbed_official 381:5460fc57b6e4 7287 #define IS_TIM_CLOCK_SELECT_INSTANCE(INSTANCE)\
mbed_official 381:5460fc57b6e4 7288 (((INSTANCE) == TIM1) || \
mbed_official 381:5460fc57b6e4 7289 ((INSTANCE) == TIM2) || \
mbed_official 381:5460fc57b6e4 7290 ((INSTANCE) == TIM3) || \
mbed_official 381:5460fc57b6e4 7291 ((INSTANCE) == TIM15))
mbed_official 381:5460fc57b6e4 7292
mbed_official 381:5460fc57b6e4 7293 /****************** TIM Instances : supporting external clock mode 1 for ETRF input */
mbed_official 381:5460fc57b6e4 7294 #define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE)\
mbed_official 381:5460fc57b6e4 7295 (((INSTANCE) == TIM1) || \
mbed_official 381:5460fc57b6e4 7296 ((INSTANCE) == TIM2) || \
mbed_official 381:5460fc57b6e4 7297 ((INSTANCE) == TIM3))
mbed_official 381:5460fc57b6e4 7298
mbed_official 381:5460fc57b6e4 7299 /****************** TIM Instances : supporting external clock mode 2 **********/
mbed_official 381:5460fc57b6e4 7300 #define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE)\
mbed_official 381:5460fc57b6e4 7301 (((INSTANCE) == TIM1) || \
mbed_official 381:5460fc57b6e4 7302 ((INSTANCE) == TIM2) || \
mbed_official 381:5460fc57b6e4 7303 ((INSTANCE) == TIM3))
mbed_official 381:5460fc57b6e4 7304
mbed_official 381:5460fc57b6e4 7305 /****************** TIM Instances : supporting external clock mode 1 for TIX inputs*/
mbed_official 381:5460fc57b6e4 7306 #define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)\
mbed_official 381:5460fc57b6e4 7307 (((INSTANCE) == TIM1) || \
mbed_official 381:5460fc57b6e4 7308 ((INSTANCE) == TIM2) || \
mbed_official 381:5460fc57b6e4 7309 ((INSTANCE) == TIM3) || \
mbed_official 381:5460fc57b6e4 7310 ((INSTANCE) == TIM15))
mbed_official 381:5460fc57b6e4 7311
mbed_official 381:5460fc57b6e4 7312 /****************** TIM Instances : supporting internal trigger inputs(ITRX) *******/
mbed_official 381:5460fc57b6e4 7313 #define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)\
mbed_official 381:5460fc57b6e4 7314 (((INSTANCE) == TIM1) || \
mbed_official 381:5460fc57b6e4 7315 ((INSTANCE) == TIM2) || \
mbed_official 381:5460fc57b6e4 7316 ((INSTANCE) == TIM3) || \
mbed_official 381:5460fc57b6e4 7317 ((INSTANCE) == TIM15))
mbed_official 381:5460fc57b6e4 7318
mbed_official 381:5460fc57b6e4 7319 /****************** TIM Instances : supporting OCxREF clear *******************/
mbed_official 381:5460fc57b6e4 7320 #define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)\
mbed_official 381:5460fc57b6e4 7321 (((INSTANCE) == TIM1) || \
mbed_official 381:5460fc57b6e4 7322 ((INSTANCE) == TIM2) || \
mbed_official 381:5460fc57b6e4 7323 ((INSTANCE) == TIM3))
mbed_official 381:5460fc57b6e4 7324
mbed_official 381:5460fc57b6e4 7325 /****************** TIM Instances : supporting encoder interface **************/
mbed_official 381:5460fc57b6e4 7326 #define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)\
mbed_official 381:5460fc57b6e4 7327 (((INSTANCE) == TIM1) || \
mbed_official 381:5460fc57b6e4 7328 ((INSTANCE) == TIM2) || \
mbed_official 381:5460fc57b6e4 7329 ((INSTANCE) == TIM3))
mbed_official 381:5460fc57b6e4 7330
mbed_official 381:5460fc57b6e4 7331 /****************** TIM Instances : supporting Hall interface *****************/
mbed_official 381:5460fc57b6e4 7332 #define IS_TIM_HALL_INTERFACE_INSTANCE(INSTANCE)\
mbed_official 381:5460fc57b6e4 7333 (((INSTANCE) == TIM1))
mbed_official 381:5460fc57b6e4 7334
mbed_official 381:5460fc57b6e4 7335 /****************** TIM Instances : supporting input XOR function *************/
mbed_official 381:5460fc57b6e4 7336 #define IS_TIM_XOR_INSTANCE(INSTANCE)\
mbed_official 381:5460fc57b6e4 7337 (((INSTANCE) == TIM1) || \
mbed_official 381:5460fc57b6e4 7338 ((INSTANCE) == TIM2) || \
mbed_official 381:5460fc57b6e4 7339 ((INSTANCE) == TIM3) || \
mbed_official 381:5460fc57b6e4 7340 ((INSTANCE) == TIM15))
mbed_official 381:5460fc57b6e4 7341
mbed_official 381:5460fc57b6e4 7342 /****************** TIM Instances : supporting master mode ********************/
mbed_official 381:5460fc57b6e4 7343 #define IS_TIM_MASTER_INSTANCE(INSTANCE)\
mbed_official 381:5460fc57b6e4 7344 (((INSTANCE) == TIM1) || \
mbed_official 381:5460fc57b6e4 7345 ((INSTANCE) == TIM2) || \
mbed_official 381:5460fc57b6e4 7346 ((INSTANCE) == TIM3) || \
mbed_official 381:5460fc57b6e4 7347 ((INSTANCE) == TIM6) || \
mbed_official 381:5460fc57b6e4 7348 ((INSTANCE) == TIM7) || \
mbed_official 381:5460fc57b6e4 7349 ((INSTANCE) == TIM15))
mbed_official 381:5460fc57b6e4 7350
mbed_official 381:5460fc57b6e4 7351 /****************** TIM Instances : supporting slave mode *********************/
mbed_official 381:5460fc57b6e4 7352 #define IS_TIM_SLAVE_INSTANCE(INSTANCE)\
mbed_official 381:5460fc57b6e4 7353 (((INSTANCE) == TIM1) || \
mbed_official 381:5460fc57b6e4 7354 ((INSTANCE) == TIM2) || \
mbed_official 381:5460fc57b6e4 7355 ((INSTANCE) == TIM3) || \
mbed_official 381:5460fc57b6e4 7356 ((INSTANCE) == TIM15))
mbed_official 381:5460fc57b6e4 7357
mbed_official 381:5460fc57b6e4 7358 /****************** TIM Instances : supporting synchronization ****************/
mbed_official 381:5460fc57b6e4 7359 #define IS_TIM_SYNCHRO_INSTANCE(INSTANCE)\
mbed_official 381:5460fc57b6e4 7360 (((INSTANCE) == TIM1) || \
mbed_official 381:5460fc57b6e4 7361 ((INSTANCE) == TIM2) || \
mbed_official 381:5460fc57b6e4 7362 ((INSTANCE) == TIM3) || \
mbed_official 381:5460fc57b6e4 7363 ((INSTANCE) == TIM6) || \
mbed_official 381:5460fc57b6e4 7364 ((INSTANCE) == TIM7) || \
mbed_official 381:5460fc57b6e4 7365 ((INSTANCE) == TIM15))
mbed_official 381:5460fc57b6e4 7366
mbed_official 381:5460fc57b6e4 7367 /****************** TIM Instances : supporting 32 bits counter ****************/
mbed_official 381:5460fc57b6e4 7368 #define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE)\
mbed_official 381:5460fc57b6e4 7369 ((INSTANCE) == TIM2)
mbed_official 381:5460fc57b6e4 7370
mbed_official 381:5460fc57b6e4 7371 /****************** TIM Instances : supporting DMA burst **********************/
mbed_official 381:5460fc57b6e4 7372 #define IS_TIM_DMABURST_INSTANCE(INSTANCE)\
mbed_official 381:5460fc57b6e4 7373 (((INSTANCE) == TIM1) || \
mbed_official 381:5460fc57b6e4 7374 ((INSTANCE) == TIM2) || \
mbed_official 381:5460fc57b6e4 7375 ((INSTANCE) == TIM3) || \
mbed_official 381:5460fc57b6e4 7376 ((INSTANCE) == TIM15) || \
mbed_official 381:5460fc57b6e4 7377 ((INSTANCE) == TIM16) || \
mbed_official 381:5460fc57b6e4 7378 ((INSTANCE) == TIM17))
mbed_official 381:5460fc57b6e4 7379
mbed_official 381:5460fc57b6e4 7380 /****************** TIM Instances : supporting the break function *************/
mbed_official 381:5460fc57b6e4 7381 #define IS_TIM_BREAK_INSTANCE(INSTANCE)\
mbed_official 381:5460fc57b6e4 7382 (((INSTANCE) == TIM1) || \
mbed_official 381:5460fc57b6e4 7383 ((INSTANCE) == TIM15) || \
mbed_official 381:5460fc57b6e4 7384 ((INSTANCE) == TIM16) || \
mbed_official 381:5460fc57b6e4 7385 ((INSTANCE) == TIM17))
mbed_official 381:5460fc57b6e4 7386
mbed_official 381:5460fc57b6e4 7387 /****************** TIM Instances : supporting input/output channel(s) ********/
mbed_official 381:5460fc57b6e4 7388 #define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \
mbed_official 381:5460fc57b6e4 7389 ((((INSTANCE) == TIM1) && \
mbed_official 381:5460fc57b6e4 7390 (((CHANNEL) == TIM_CHANNEL_1) || \
mbed_official 381:5460fc57b6e4 7391 ((CHANNEL) == TIM_CHANNEL_2) || \
mbed_official 381:5460fc57b6e4 7392 ((CHANNEL) == TIM_CHANNEL_3) || \
mbed_official 381:5460fc57b6e4 7393 ((CHANNEL) == TIM_CHANNEL_4) || \
mbed_official 381:5460fc57b6e4 7394 ((CHANNEL) == TIM_CHANNEL_5) || \
mbed_official 381:5460fc57b6e4 7395 ((CHANNEL) == TIM_CHANNEL_6))) \
mbed_official 381:5460fc57b6e4 7396 || \
mbed_official 381:5460fc57b6e4 7397 (((INSTANCE) == TIM2) && \
mbed_official 381:5460fc57b6e4 7398 (((CHANNEL) == TIM_CHANNEL_1) || \
mbed_official 381:5460fc57b6e4 7399 ((CHANNEL) == TIM_CHANNEL_2) || \
mbed_official 381:5460fc57b6e4 7400 ((CHANNEL) == TIM_CHANNEL_3) || \
mbed_official 381:5460fc57b6e4 7401 ((CHANNEL) == TIM_CHANNEL_4))) \
mbed_official 381:5460fc57b6e4 7402 || \
mbed_official 381:5460fc57b6e4 7403 (((INSTANCE) == TIM3) && \
mbed_official 381:5460fc57b6e4 7404 (((CHANNEL) == TIM_CHANNEL_1) || \
mbed_official 381:5460fc57b6e4 7405 ((CHANNEL) == TIM_CHANNEL_2) || \
mbed_official 381:5460fc57b6e4 7406 ((CHANNEL) == TIM_CHANNEL_3) || \
mbed_official 381:5460fc57b6e4 7407 ((CHANNEL) == TIM_CHANNEL_4))) \
mbed_official 381:5460fc57b6e4 7408 || \
mbed_official 381:5460fc57b6e4 7409 (((INSTANCE) == TIM15) && \
mbed_official 381:5460fc57b6e4 7410 (((CHANNEL) == TIM_CHANNEL_1) || \
mbed_official 381:5460fc57b6e4 7411 ((CHANNEL) == TIM_CHANNEL_2))) \
mbed_official 381:5460fc57b6e4 7412 || \
mbed_official 381:5460fc57b6e4 7413 (((INSTANCE) == TIM16) && \
mbed_official 381:5460fc57b6e4 7414 (((CHANNEL) == TIM_CHANNEL_1))) \
mbed_official 381:5460fc57b6e4 7415 || \
mbed_official 381:5460fc57b6e4 7416 (((INSTANCE) == TIM17) && \
mbed_official 381:5460fc57b6e4 7417 (((CHANNEL) == TIM_CHANNEL_1))))
mbed_official 381:5460fc57b6e4 7418
mbed_official 381:5460fc57b6e4 7419 /****************** TIM Instances : supporting complementary output(s) ********/
mbed_official 381:5460fc57b6e4 7420 #define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \
mbed_official 381:5460fc57b6e4 7421 ((((INSTANCE) == TIM1) && \
mbed_official 381:5460fc57b6e4 7422 (((CHANNEL) == TIM_CHANNEL_1) || \
mbed_official 381:5460fc57b6e4 7423 ((CHANNEL) == TIM_CHANNEL_2) || \
mbed_official 381:5460fc57b6e4 7424 ((CHANNEL) == TIM_CHANNEL_3))) \
mbed_official 381:5460fc57b6e4 7425 || \
mbed_official 381:5460fc57b6e4 7426 (((INSTANCE) == TIM15) && \
mbed_official 381:5460fc57b6e4 7427 ((CHANNEL) == TIM_CHANNEL_1)) \
mbed_official 381:5460fc57b6e4 7428 || \
mbed_official 381:5460fc57b6e4 7429 (((INSTANCE) == TIM16) && \
mbed_official 381:5460fc57b6e4 7430 ((CHANNEL) == TIM_CHANNEL_1)) \
mbed_official 381:5460fc57b6e4 7431 || \
mbed_official 381:5460fc57b6e4 7432 (((INSTANCE) == TIM17) && \
mbed_official 381:5460fc57b6e4 7433 ((CHANNEL) == TIM_CHANNEL_1)))
mbed_official 381:5460fc57b6e4 7434
mbed_official 381:5460fc57b6e4 7435 /****************** TIM Instances : supporting counting mode selection ********/
mbed_official 381:5460fc57b6e4 7436 #define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)\
mbed_official 381:5460fc57b6e4 7437 (((INSTANCE) == TIM1) || \
mbed_official 381:5460fc57b6e4 7438 ((INSTANCE) == TIM2) || \
mbed_official 381:5460fc57b6e4 7439 ((INSTANCE) == TIM3))
mbed_official 381:5460fc57b6e4 7440
mbed_official 381:5460fc57b6e4 7441 /****************** TIM Instances : supporting repetition counter *************/
mbed_official 381:5460fc57b6e4 7442 #define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)\
mbed_official 381:5460fc57b6e4 7443 (((INSTANCE) == TIM1) || \
mbed_official 381:5460fc57b6e4 7444 ((INSTANCE) == TIM15) || \
mbed_official 381:5460fc57b6e4 7445 ((INSTANCE) == TIM16) || \
mbed_official 381:5460fc57b6e4 7446 ((INSTANCE) == TIM17))
mbed_official 381:5460fc57b6e4 7447
mbed_official 381:5460fc57b6e4 7448 /****************** TIM Instances : supporting clock division *****************/
mbed_official 381:5460fc57b6e4 7449 #define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)\
mbed_official 381:5460fc57b6e4 7450 (((INSTANCE) == TIM1) || \
mbed_official 381:5460fc57b6e4 7451 ((INSTANCE) == TIM2) || \
mbed_official 381:5460fc57b6e4 7452 ((INSTANCE) == TIM3) || \
mbed_official 381:5460fc57b6e4 7453 ((INSTANCE) == TIM15) || \
mbed_official 381:5460fc57b6e4 7454 ((INSTANCE) == TIM16) || \
mbed_official 381:5460fc57b6e4 7455 ((INSTANCE) == TIM17))
mbed_official 381:5460fc57b6e4 7456
mbed_official 381:5460fc57b6e4 7457 /****************** TIM Instances : supporting 2 break inputs *****************/
mbed_official 381:5460fc57b6e4 7458 #define IS_TIM_BKIN2_INSTANCE(INSTANCE)\
mbed_official 381:5460fc57b6e4 7459 (((INSTANCE) == TIM1))
mbed_official 381:5460fc57b6e4 7460
mbed_official 381:5460fc57b6e4 7461 /****************** TIM Instances : supporting ADC triggering through TRGO2 ***/
mbed_official 381:5460fc57b6e4 7462 #define IS_TIM_TRGO2_INSTANCE(INSTANCE)\
mbed_official 381:5460fc57b6e4 7463 (((INSTANCE) == TIM1))
mbed_official 381:5460fc57b6e4 7464
mbed_official 381:5460fc57b6e4 7465 /****************** TIM Instances : supporting DMA generation on Update events*/
mbed_official 381:5460fc57b6e4 7466 #define IS_TIM_DMA_INSTANCE(INSTANCE)\
mbed_official 381:5460fc57b6e4 7467 (((INSTANCE) == TIM1) || \
mbed_official 381:5460fc57b6e4 7468 ((INSTANCE) == TIM2) || \
mbed_official 381:5460fc57b6e4 7469 ((INSTANCE) == TIM3) || \
mbed_official 381:5460fc57b6e4 7470 ((INSTANCE) == TIM6) || \
mbed_official 381:5460fc57b6e4 7471 ((INSTANCE) == TIM7) || \
mbed_official 381:5460fc57b6e4 7472 ((INSTANCE) == TIM15) || \
mbed_official 381:5460fc57b6e4 7473 ((INSTANCE) == TIM16) || \
mbed_official 381:5460fc57b6e4 7474 ((INSTANCE) == TIM17))
mbed_official 381:5460fc57b6e4 7475
mbed_official 381:5460fc57b6e4 7476 /****************** TIM Instances : supporting DMA generation on Capture/Compare events */
mbed_official 381:5460fc57b6e4 7477 #define IS_TIM_DMA_CC_INSTANCE(INSTANCE)\
mbed_official 381:5460fc57b6e4 7478 (((INSTANCE) == TIM1) || \
mbed_official 381:5460fc57b6e4 7479 ((INSTANCE) == TIM2) || \
mbed_official 381:5460fc57b6e4 7480 ((INSTANCE) == TIM3) || \
mbed_official 381:5460fc57b6e4 7481 ((INSTANCE) == TIM15) || \
mbed_official 381:5460fc57b6e4 7482 ((INSTANCE) == TIM16) || \
mbed_official 381:5460fc57b6e4 7483 ((INSTANCE) == TIM17))
mbed_official 381:5460fc57b6e4 7484
mbed_official 381:5460fc57b6e4 7485 /****************** TIM Instances : supporting commutation event generation ***/
mbed_official 381:5460fc57b6e4 7486 #define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE)\
mbed_official 381:5460fc57b6e4 7487 (((INSTANCE) == TIM1) || \
mbed_official 381:5460fc57b6e4 7488 ((INSTANCE) == TIM15) || \
mbed_official 381:5460fc57b6e4 7489 ((INSTANCE) == TIM16) || \
mbed_official 381:5460fc57b6e4 7490 ((INSTANCE) == TIM17))
mbed_official 381:5460fc57b6e4 7491
mbed_official 381:5460fc57b6e4 7492 /****************** TIM Instances : supporting remapping capability ***********/
mbed_official 381:5460fc57b6e4 7493 #define IS_TIM_REMAP_INSTANCE(INSTANCE)\
mbed_official 381:5460fc57b6e4 7494 (((INSTANCE) == TIM1) || \
mbed_official 381:5460fc57b6e4 7495 ((INSTANCE) == TIM16))
mbed_official 381:5460fc57b6e4 7496
mbed_official 381:5460fc57b6e4 7497 /****************** TIM Instances : supporting combined 3-phase PWM mode ******/
mbed_official 381:5460fc57b6e4 7498 #define IS_TIM_COMBINED3PHASEPWM_INSTANCE(INSTANCE) \
mbed_official 381:5460fc57b6e4 7499 (((INSTANCE) == TIM1))
mbed_official 381:5460fc57b6e4 7500
mbed_official 381:5460fc57b6e4 7501 /****************************** TSC Instances *********************************/
mbed_official 381:5460fc57b6e4 7502 #define IS_TSC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == TSC)
mbed_official 381:5460fc57b6e4 7503
mbed_official 381:5460fc57b6e4 7504 /******************** USART Instances : Synchronous mode **********************/
mbed_official 381:5460fc57b6e4 7505 #define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
mbed_official 381:5460fc57b6e4 7506 ((INSTANCE) == USART2) || \
mbed_official 381:5460fc57b6e4 7507 ((INSTANCE) == USART3))
mbed_official 381:5460fc57b6e4 7508
mbed_official 381:5460fc57b6e4 7509 /****************** USART Instances : Auto Baud Rate detection ****************/
mbed_official 381:5460fc57b6e4 7510 #define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) ((INSTANCE) == USART1)
mbed_official 381:5460fc57b6e4 7511
mbed_official 381:5460fc57b6e4 7512 /******************** UART Instances : Asynchronous mode **********************/
mbed_official 381:5460fc57b6e4 7513 #define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
mbed_official 381:5460fc57b6e4 7514 ((INSTANCE) == USART2) || \
mbed_official 381:5460fc57b6e4 7515 ((INSTANCE) == USART3))
mbed_official 381:5460fc57b6e4 7516
mbed_official 381:5460fc57b6e4 7517 /******************** UART Instances : Half-Duplex mode **********************/
mbed_official 381:5460fc57b6e4 7518 #define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
mbed_official 381:5460fc57b6e4 7519 ((INSTANCE) == USART2) || \
mbed_official 381:5460fc57b6e4 7520 ((INSTANCE) == USART3))
mbed_official 381:5460fc57b6e4 7521
mbed_official 381:5460fc57b6e4 7522 /******************** UART Instances : LIN mode **********************/
mbed_official 381:5460fc57b6e4 7523 #define IS_UART_LIN_INSTANCE(INSTANCE) ((INSTANCE) == USART1)
mbed_official 381:5460fc57b6e4 7524
mbed_official 381:5460fc57b6e4 7525 /******************** UART Instances : Wake-up from Stop mode **********************/
mbed_official 381:5460fc57b6e4 7526 #define IS_UART_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) ((INSTANCE) == USART1)
mbed_official 381:5460fc57b6e4 7527
mbed_official 381:5460fc57b6e4 7528 /****************** UART Instances : Hardware Flow control ********************/
mbed_official 381:5460fc57b6e4 7529 #define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
mbed_official 381:5460fc57b6e4 7530 ((INSTANCE) == USART2) || \
mbed_official 381:5460fc57b6e4 7531 ((INSTANCE) == USART3))
mbed_official 381:5460fc57b6e4 7532
mbed_official 381:5460fc57b6e4 7533 /****************** UART Instances : Auto Baud Rate detection *****************/
mbed_official 381:5460fc57b6e4 7534 #define IS_UART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) ((INSTANCE) == USART1)
mbed_official 381:5460fc57b6e4 7535
mbed_official 381:5460fc57b6e4 7536 /****************** UART Instances : Driver Enable ****************************/
mbed_official 381:5460fc57b6e4 7537 #define IS_UART_DRIVER_ENABLE_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
mbed_official 381:5460fc57b6e4 7538 ((INSTANCE) == USART2) || \
mbed_official 381:5460fc57b6e4 7539 ((INSTANCE) == USART3))
mbed_official 381:5460fc57b6e4 7540
mbed_official 381:5460fc57b6e4 7541 /********************* UART Instances : Smard card mode ***********************/
mbed_official 381:5460fc57b6e4 7542 #define IS_SMARTCARD_INSTANCE(INSTANCE) ((INSTANCE) == USART1)
mbed_official 381:5460fc57b6e4 7543
mbed_official 381:5460fc57b6e4 7544 /*********************** UART Instances : IRDA mode ***************************/
mbed_official 381:5460fc57b6e4 7545 #define IS_IRDA_INSTANCE(INSTANCE) ((INSTANCE) == USART1)
mbed_official 381:5460fc57b6e4 7546
mbed_official 381:5460fc57b6e4 7547 /****************************** WWDG Instances ********************************/
mbed_official 381:5460fc57b6e4 7548 #define IS_WWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == WWDG)
mbed_official 381:5460fc57b6e4 7549
mbed_official 381:5460fc57b6e4 7550 /**
mbed_official 381:5460fc57b6e4 7551 * @}
mbed_official 381:5460fc57b6e4 7552 */
mbed_official 381:5460fc57b6e4 7553
mbed_official 381:5460fc57b6e4 7554
mbed_official 381:5460fc57b6e4 7555 /******************************************************************************/
mbed_official 381:5460fc57b6e4 7556 /* For a painless codes migration between the STM32F3xx device product */
mbed_official 381:5460fc57b6e4 7557 /* lines, the aliases defined below are put in place to overcome the */
mbed_official 381:5460fc57b6e4 7558 /* differences in the interrupt handlers and IRQn definitions. */
mbed_official 381:5460fc57b6e4 7559 /* No need to update developed interrupt code when moving across */
mbed_official 381:5460fc57b6e4 7560 /* product lines within the same STM32F3 Family */
mbed_official 381:5460fc57b6e4 7561 /******************************************************************************/
mbed_official 381:5460fc57b6e4 7562
mbed_official 381:5460fc57b6e4 7563 /* Aliases for __IRQn */
mbed_official 381:5460fc57b6e4 7564
mbed_official 381:5460fc57b6e4 7565 #define ADC1_IRQn ADC1_2_IRQn
mbed_official 381:5460fc57b6e4 7566 #define USB_HP_CAN_TX_IRQn CAN_TX_IRQn
mbed_official 381:5460fc57b6e4 7567 #define USB_LP_CAN_RX0_IRQn CAN_RX0_IRQn
mbed_official 381:5460fc57b6e4 7568 #define TIM15_IRQn TIM1_BRK_TIM15_IRQn
mbed_official 381:5460fc57b6e4 7569 #define TIM16_IRQn TIM1_UP_TIM16_IRQn
mbed_official 381:5460fc57b6e4 7570 #define TIM17_IRQn TIM1_TRG_COM_TIM17_IRQn
mbed_official 381:5460fc57b6e4 7571 #define COMP_IRQn COMP2_IRQn
mbed_official 381:5460fc57b6e4 7572 #define COMP1_2_3_IRQn COMP2_IRQn
mbed_official 381:5460fc57b6e4 7573 #define COMP1_2_IRQn COMP2_IRQn
mbed_official 381:5460fc57b6e4 7574 #define COMP4_5_6_IRQn COMP4_6_IRQn
mbed_official 381:5460fc57b6e4 7575 #define TIM6_DAC_IRQn TIM6_DAC1_IRQn
mbed_official 381:5460fc57b6e4 7576
mbed_official 381:5460fc57b6e4 7577 /* Aliases for __IRQHandler */
mbed_official 381:5460fc57b6e4 7578 #define ADC1_IRQHandler ADC1_2_IRQHandler
mbed_official 381:5460fc57b6e4 7579 #define USB_HP_CAN_TX_IRQHandler CAN_TX_IRQHandler
mbed_official 381:5460fc57b6e4 7580 #define USB_LP_CAN_RX0_IRQHandler CAN_RX0_IRQHandler
mbed_official 381:5460fc57b6e4 7581 #define TIM15_IRQHandler TIM1_BRK_TIM15_IRQHandler
mbed_official 381:5460fc57b6e4 7582 #define TIM16_IRQHandler TIM1_UP_TIM16_IRQHandler
mbed_official 381:5460fc57b6e4 7583 #define TIM17_IRQHandler TIM1_TRG_COM_TIM17_IRQHandler
mbed_official 381:5460fc57b6e4 7584 #define COMP_IRQHandler COMP2_IRQHandler
mbed_official 381:5460fc57b6e4 7585 #define COMP1_2_3_IRQHandler COMP2_IRQHandler
mbed_official 381:5460fc57b6e4 7586 #define COMP1_2_IRQHandler COMP2_IRQHandler
mbed_official 381:5460fc57b6e4 7587 #define COMP4_5_6_IRQHandler COMP4_6_IRQHandler
mbed_official 381:5460fc57b6e4 7588 #define TIM6_DAC_IRQHandler TIM6_DAC1_IRQHandler
mbed_official 381:5460fc57b6e4 7589
mbed_official 381:5460fc57b6e4 7590 #ifdef __cplusplus
mbed_official 381:5460fc57b6e4 7591 }
mbed_official 381:5460fc57b6e4 7592 #endif /* __cplusplus */
mbed_official 381:5460fc57b6e4 7593
mbed_official 381:5460fc57b6e4 7594 #endif /* __STM32F334x8_H */
mbed_official 381:5460fc57b6e4 7595
mbed_official 381:5460fc57b6e4 7596 /**
mbed_official 381:5460fc57b6e4 7597 * @}
mbed_official 381:5460fc57b6e4 7598 */
mbed_official 381:5460fc57b6e4 7599
mbed_official 381:5460fc57b6e4 7600 /**
mbed_official 381:5460fc57b6e4 7601 * @}
mbed_official 381:5460fc57b6e4 7602 */
mbed_official 381:5460fc57b6e4 7603
mbed_official 381:5460fc57b6e4 7604 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/