mbed official
mbed library sources
Dependents: Encrypted my_mbed lklk CyaSSL_DTLS_Cellular ... more
Superseded
This library was superseded by mbed-dev - https://os.mbed.com/users/mbed_official/code/mbed-dev/.
Development branch of the mbed library sources. This library is kept in synch with the latest changes from the mbed SDK and it is not guaranteed to work.
If you are looking for a stable and tested release, please import one of the official mbed library releases:
Import librarymbed
The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.
Last commit 20 Feb 2019 by 
mbed official
targets/cmsis/TARGET_Maxim/TARGET_MAX32600/ioman_regs.h@579:53297373a894, 2015-07-01 (annotated)
- Committer:
- mbed_official
- Date:
- Wed Jul 01 09:45:11 2015 +0100
- Revision:
- 579:53297373a894
- Parent:
- 514:7668256dbe61
Synchronized with git revision d5b4d2ab9c47edb4dc5776e7177b0c2263459081
Full URL: https://github.com/mbedmicro/mbed/commit/d5b4d2ab9c47edb4dc5776e7177b0c2263459081/
Initial version of drivers for SAMR21
Who changed what in which revision?
| User | Revision | Line number | New contents of line |
|---|---|---|---|
| mbed_official | 514:7668256dbe61 | 1 | /******************************************************************************* |
| mbed_official | 514:7668256dbe61 | 2 | * Copyright (C) 2015 Maxim Integrated Products, Inc., All Rights Reserved. |
| mbed_official | 514:7668256dbe61 | 3 | * |
| mbed_official | 514:7668256dbe61 | 4 | * Permission is hereby granted, free of charge, to any person obtaining a |
| mbed_official | 514:7668256dbe61 | 5 | * copy of this software and associated documentation files (the "Software"), |
| mbed_official | 514:7668256dbe61 | 6 | * to deal in the Software without restriction, including without limitation |
| mbed_official | 514:7668256dbe61 | 7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, |
| mbed_official | 514:7668256dbe61 | 8 | * and/or sell copies of the Software, and to permit persons to whom the |
| mbed_official | 514:7668256dbe61 | 9 | * Software is furnished to do so, subject to the following conditions: |
| mbed_official | 514:7668256dbe61 | 10 | * |
| mbed_official | 514:7668256dbe61 | 11 | * The above copyright notice and this permission notice shall be included |
| mbed_official | 514:7668256dbe61 | 12 | * in all copies or substantial portions of the Software. |
| mbed_official | 514:7668256dbe61 | 13 | * |
| mbed_official | 514:7668256dbe61 | 14 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS |
| mbed_official | 514:7668256dbe61 | 15 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF |
| mbed_official | 514:7668256dbe61 | 16 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. |
| mbed_official | 514:7668256dbe61 | 17 | * IN NO EVENT SHALL MAXIM INTEGRATED BE LIABLE FOR ANY CLAIM, DAMAGES |
| mbed_official | 514:7668256dbe61 | 18 | * OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, |
| mbed_official | 514:7668256dbe61 | 19 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR |
| mbed_official | 514:7668256dbe61 | 20 | * OTHER DEALINGS IN THE SOFTWARE. |
| mbed_official | 514:7668256dbe61 | 21 | * |
| mbed_official | 514:7668256dbe61 | 22 | * Except as contained in this notice, the name of Maxim Integrated |
| mbed_official | 514:7668256dbe61 | 23 | * Products, Inc. shall not be used except as stated in the Maxim Integrated |
| mbed_official | 514:7668256dbe61 | 24 | * Products, Inc. Branding Policy. |
| mbed_official | 514:7668256dbe61 | 25 | * |
| mbed_official | 514:7668256dbe61 | 26 | * The mere transfer of this software does not imply any licenses |
| mbed_official | 514:7668256dbe61 | 27 | * of trade secrets, proprietary technology, copyrights, patents, |
| mbed_official | 514:7668256dbe61 | 28 | * trademarks, maskwork rights, or any other form of intellectual |
| mbed_official | 514:7668256dbe61 | 29 | * property whatsoever. Maxim Integrated Products, Inc. retains all |
| mbed_official | 514:7668256dbe61 | 30 | * ownership rights. |
| mbed_official | 514:7668256dbe61 | 31 | ******************************************************************************* |
| mbed_official | 514:7668256dbe61 | 32 | */ |
| mbed_official | 514:7668256dbe61 | 33 | |
| mbed_official | 514:7668256dbe61 | 34 | #ifndef _MXC_IOMAN_REGS_H_ |
| mbed_official | 514:7668256dbe61 | 35 | #define _MXC_IOMAN_REGS_H_ |
| mbed_official | 514:7668256dbe61 | 36 | |
| mbed_official | 514:7668256dbe61 | 37 | #ifdef __cplusplus |
| mbed_official | 514:7668256dbe61 | 38 | extern "C" { |
| mbed_official | 514:7668256dbe61 | 39 | #endif |
| mbed_official | 514:7668256dbe61 | 40 | |
| mbed_official | 514:7668256dbe61 | 41 | #include <stdint.h> |
| mbed_official | 514:7668256dbe61 | 42 | |
| mbed_official | 514:7668256dbe61 | 43 | /** |
| mbed_official | 514:7668256dbe61 | 44 | * @file ioman_regs.h |
| mbed_official | 514:7668256dbe61 | 45 | * @addtogroup ioman IO MUX Manager |
| mbed_official | 514:7668256dbe61 | 46 | * @{ |
| mbed_official | 514:7668256dbe61 | 47 | */ |
| mbed_official | 514:7668256dbe61 | 48 | |
| mbed_official | 514:7668256dbe61 | 49 | typedef enum { |
| mbed_official | 514:7668256dbe61 | 50 | /** Pin Mapping 'A' */ |
| mbed_official | 514:7668256dbe61 | 51 | MXC_E_IOMAN_MAPPING_A = 0, |
| mbed_official | 514:7668256dbe61 | 52 | /** Pin Mapping 'B' */ |
| mbed_official | 514:7668256dbe61 | 53 | MXC_E_IOMAN_MAPPING_B, |
| mbed_official | 514:7668256dbe61 | 54 | /** Pin Mapping 'C' */ |
| mbed_official | 514:7668256dbe61 | 55 | MXC_E_IOMAN_MAPPING_C, |
| mbed_official | 514:7668256dbe61 | 56 | /** Pin Mapping 'D' */ |
| mbed_official | 514:7668256dbe61 | 57 | MXC_E_IOMAN_MAPPING_D, |
| mbed_official | 514:7668256dbe61 | 58 | /** Pin Mapping 'E' */ |
| mbed_official | 514:7668256dbe61 | 59 | MXC_E_IOMAN_MAPPING_E, |
| mbed_official | 514:7668256dbe61 | 60 | /** Pin Mapping 'F' */ |
| mbed_official | 514:7668256dbe61 | 61 | MXC_E_IOMAN_MAPPING_F, |
| mbed_official | 514:7668256dbe61 | 62 | /** Pin Mapping 'G' */ |
| mbed_official | 514:7668256dbe61 | 63 | MXC_E_IOMAN_MAPPING_G, |
| mbed_official | 514:7668256dbe61 | 64 | /** Pin Mapping 'H' */ |
| mbed_official | 514:7668256dbe61 | 65 | MXC_E_IOMAN_MAPPING_H, |
| mbed_official | 514:7668256dbe61 | 66 | } ioman_mapping_t; |
| mbed_official | 514:7668256dbe61 | 67 | |
| mbed_official | 514:7668256dbe61 | 68 | /* Offset Register Description |
| mbed_official | 514:7668256dbe61 | 69 | ====== ========================================== */ |
| mbed_official | 514:7668256dbe61 | 70 | typedef struct { |
| mbed_official | 514:7668256dbe61 | 71 | __IO uint32_t wud_req0; /* 0x0000 Wakeup Detect Mode Request Register 0 */ |
| mbed_official | 514:7668256dbe61 | 72 | __IO uint32_t wud_req1; /* 0x0004 Wakeup Detect Mode Request Register 1 */ |
| mbed_official | 514:7668256dbe61 | 73 | __IO uint32_t wud_ack0; /* 0x0008 Wakeup Detect Mode Acknowledge Register 0 */ |
| mbed_official | 514:7668256dbe61 | 74 | __IO uint32_t wud_ack1; /* 0x000C Wakeup Detect Mode Acknowledge Register 1 */ |
| mbed_official | 514:7668256dbe61 | 75 | __IO uint32_t ali_req0; /* 0x0010 Analog Input Request Register 0 */ |
| mbed_official | 514:7668256dbe61 | 76 | __IO uint32_t ali_req1; /* 0x0014 Analog Input Request Register 1 */ |
| mbed_official | 514:7668256dbe61 | 77 | __IO uint32_t ali_ack0; /* 0x0018 Analog Input Acknowledge Register 0 */ |
| mbed_official | 514:7668256dbe61 | 78 | __IO uint32_t ali_ack1; /* 0x001C Analog Input Acknowledge Register 1 */ |
| mbed_official | 514:7668256dbe61 | 79 | __IO uint32_t spi0_req; /* 0x0020 SPI0 I/O Mode Request */ |
| mbed_official | 514:7668256dbe61 | 80 | __IO uint32_t spi0_ack; /* 0x0024 SPI0 I/O Mode Acknowledge */ |
| mbed_official | 514:7668256dbe61 | 81 | __IO uint32_t spi1_req; /* 0x0028 SPI1 I/O Mode Request */ |
| mbed_official | 514:7668256dbe61 | 82 | __IO uint32_t spi1_ack; /* 0x002C SPI1 I/O Mode Acknowledge */ |
| mbed_official | 514:7668256dbe61 | 83 | __IO uint32_t spi2_req; /* 0x0030 SPI2 I/O Mode Request */ |
| mbed_official | 514:7668256dbe61 | 84 | __IO uint32_t spi2_ack; /* 0x0034 SPI2 I/O Mode Acknowledge */ |
| mbed_official | 514:7668256dbe61 | 85 | __IO uint32_t uart0_req; /* 0x0038 UART0 I/O Mode Request */ |
| mbed_official | 514:7668256dbe61 | 86 | __IO uint32_t uart0_ack; /* 0x003C UART0 I/O Mode Acknowledge */ |
| mbed_official | 514:7668256dbe61 | 87 | __IO uint32_t uart1_req; /* 0x0040 UART1 I/O Mode Request */ |
| mbed_official | 514:7668256dbe61 | 88 | __IO uint32_t uart1_ack; /* 0x0044 UART1 I/O Mode Acknowledge */ |
| mbed_official | 514:7668256dbe61 | 89 | __IO uint32_t i2cm0_req; /* 0x0048 I2C Master 0 I/O Request */ |
| mbed_official | 514:7668256dbe61 | 90 | __IO uint32_t i2cm0_ack; /* 0x004C I2C Master 0 I/O Acknowledge */ |
| mbed_official | 514:7668256dbe61 | 91 | __IO uint32_t i2cs0_req; /* 0x0050 I2C Slave 0 I/O Request */ |
| mbed_official | 514:7668256dbe61 | 92 | __IO uint32_t i2s0_ack; /* 0x0054 I2C Slave 0 I/O Acknowledge */ |
| mbed_official | 514:7668256dbe61 | 93 | __IO uint32_t lcd_com_req; /* 0x0058 LCD COM Driver I/O Request */ |
| mbed_official | 514:7668256dbe61 | 94 | __IO uint32_t lcd_com_ack; /* 0x005C LCD COM Driver I/O Acknowledge */ |
| mbed_official | 514:7668256dbe61 | 95 | __IO uint32_t lcd_seg_req0; /* 0x0060 LCD SEG Driver I/O Request Register 0 */ |
| mbed_official | 514:7668256dbe61 | 96 | __IO uint32_t lcd_seg_req1; /* 0x0064 LCD SEG Driver I/O Request Register 1 */ |
| mbed_official | 514:7668256dbe61 | 97 | __IO uint32_t lcd_seg_ack0; /* 0x0068 LCD SEG Driver I/O Acknowledge Register 0 */ |
| mbed_official | 514:7668256dbe61 | 98 | __IO uint32_t lcd_seg_ack1; /* 0x006C LCD SEG Driver I/O Acknowledge Register 1 */ |
| mbed_official | 514:7668256dbe61 | 99 | __IO uint32_t crnt_req; /* 0x0070 Current Drive I/O Request Register */ |
| mbed_official | 514:7668256dbe61 | 100 | __IO uint32_t io_crnt_ack; /* 0x0074 Current Drive I/O Acknowledge Register */ |
| mbed_official | 514:7668256dbe61 | 101 | __IO uint32_t crnt_mode; /* 0x0078 Current Drive I/O Mode Control */ |
| mbed_official | 514:7668256dbe61 | 102 | __IO uint32_t ali_connect0; /* 0x007C Analog I/O Connection Control Register 0 */ |
| mbed_official | 514:7668256dbe61 | 103 | __IO uint32_t ali_connect1; /* 0x0080 Analog I/O Connection Control Register 1 */ |
| mbed_official | 514:7668256dbe61 | 104 | __IO uint32_t i2cm1_req; /* 0x0084 I2C Master 1 I/O Request */ |
| mbed_official | 514:7668256dbe61 | 105 | __IO uint32_t i2cm1_ack; /* 0x0088 I2C Master 1 I/O Acknowledge */ |
| mbed_official | 514:7668256dbe61 | 106 | __IO uint32_t padx_control; /* 0x008C PADX Control */ |
| mbed_official | 514:7668256dbe61 | 107 | } mxc_ioman_regs_t; |
| mbed_official | 514:7668256dbe61 | 108 | |
| mbed_official | 514:7668256dbe61 | 109 | |
| mbed_official | 514:7668256dbe61 | 110 | /* |
| mbed_official | 514:7668256dbe61 | 111 | Register offsets for module IOMAN. |
| mbed_official | 514:7668256dbe61 | 112 | */ |
| mbed_official | 514:7668256dbe61 | 113 | #define MXC_R_IOMAN_OFFS_WUD_REQ0 ((uint32_t)0x00000000UL) |
| mbed_official | 514:7668256dbe61 | 114 | #define MXC_R_IOMAN_OFFS_WUD_REQ1 ((uint32_t)0x00000004UL) |
| mbed_official | 514:7668256dbe61 | 115 | #define MXC_R_IOMAN_OFFS_WUD_ACK0 ((uint32_t)0x00000008UL) |
| mbed_official | 514:7668256dbe61 | 116 | #define MXC_R_IOMAN_OFFS_WUD_ACK1 ((uint32_t)0x0000000CUL) |
| mbed_official | 514:7668256dbe61 | 117 | #define MXC_R_IOMAN_OFFS_ALI_REQ0 ((uint32_t)0x00000010UL) |
| mbed_official | 514:7668256dbe61 | 118 | #define MXC_R_IOMAN_OFFS_ALI_REQ1 ((uint32_t)0x00000014UL) |
| mbed_official | 514:7668256dbe61 | 119 | #define MXC_R_IOMAN_OFFS_ALI_ACK0 ((uint32_t)0x00000018UL) |
| mbed_official | 514:7668256dbe61 | 120 | #define MXC_R_IOMAN_OFFS_ALI_ACK1 ((uint32_t)0x0000001CUL) |
| mbed_official | 514:7668256dbe61 | 121 | #define MXC_R_IOMAN_OFFS_SPI0_REQ ((uint32_t)0x00000020UL) |
| mbed_official | 514:7668256dbe61 | 122 | #define MXC_R_IOMAN_OFFS_SPI0_ACK ((uint32_t)0x00000024UL) |
| mbed_official | 514:7668256dbe61 | 123 | #define MXC_R_IOMAN_OFFS_SPI1_REQ ((uint32_t)0x00000028UL) |
| mbed_official | 514:7668256dbe61 | 124 | #define MXC_R_IOMAN_OFFS_SPI1_ACK ((uint32_t)0x0000002CUL) |
| mbed_official | 514:7668256dbe61 | 125 | #define MXC_R_IOMAN_OFFS_SPI2_REQ ((uint32_t)0x00000030UL) |
| mbed_official | 514:7668256dbe61 | 126 | #define MXC_R_IOMAN_OFFS_SPI2_ACK ((uint32_t)0x00000034UL) |
| mbed_official | 514:7668256dbe61 | 127 | #define MXC_R_IOMAN_OFFS_UART0_REQ ((uint32_t)0x00000038UL) |
| mbed_official | 514:7668256dbe61 | 128 | #define MXC_R_IOMAN_OFFS_UART0_ACK ((uint32_t)0x0000003CUL) |
| mbed_official | 514:7668256dbe61 | 129 | #define MXC_R_IOMAN_OFFS_UART1_REQ ((uint32_t)0x00000040UL) |
| mbed_official | 514:7668256dbe61 | 130 | #define MXC_R_IOMAN_OFFS_UART1_ACK ((uint32_t)0x00000044UL) |
| mbed_official | 514:7668256dbe61 | 131 | #define MXC_R_IOMAN_OFFS_I2CM0_REQ ((uint32_t)0x00000048UL) |
| mbed_official | 514:7668256dbe61 | 132 | #define MXC_R_IOMAN_OFFS_I2CM0_ACK ((uint32_t)0x0000004CUL) |
| mbed_official | 514:7668256dbe61 | 133 | #define MXC_R_IOMAN_OFFS_I2CS0_REQ ((uint32_t)0x00000050UL) |
| mbed_official | 514:7668256dbe61 | 134 | #define MXC_R_IOMAN_OFFS_I2SC0_ACK ((uint32_t)0x00000054UL) |
| mbed_official | 514:7668256dbe61 | 135 | #define MXC_R_IOMAN_OFFS_LCD_COM_REQ ((uint32_t)0x00000058UL) |
| mbed_official | 514:7668256dbe61 | 136 | #define MXC_R_IOMAN_OFFS_LCD_COM_ACK ((uint32_t)0x0000005CUL) |
| mbed_official | 514:7668256dbe61 | 137 | #define MXC_R_IOMAN_OFFS_LCD_SEG_REQ0 ((uint32_t)0x00000060UL) |
| mbed_official | 514:7668256dbe61 | 138 | #define MXC_R_IOMAN_OFFS_LCD_SEG_REQ1 ((uint32_t)0x00000064UL) |
| mbed_official | 514:7668256dbe61 | 139 | #define MXC_R_IOMAN_OFFS_LCD_SEG_ACK0 ((uint32_t)0x00000068UL) |
| mbed_official | 514:7668256dbe61 | 140 | #define MXC_R_IOMAN_OFFS_LCD_SEG_ACK1 ((uint32_t)0x0000006CUL) |
| mbed_official | 514:7668256dbe61 | 141 | #define MXC_R_IOMAN_OFFS_IO_CRNT_REQ ((uint32_t)0x00000070UL) |
| mbed_official | 514:7668256dbe61 | 142 | #define MXC_R_IOMAN_OFFS_IO_CRNT_ACK ((uint32_t)0x00000074UL) |
| mbed_official | 514:7668256dbe61 | 143 | #define MXC_R_IOMAN_OFFS_IO_CRNT_MODE ((uint32_t)0x00000078UL) |
| mbed_official | 514:7668256dbe61 | 144 | #define MXC_R_IOMAN_OFFS_ALI_CONNECT0 ((uint32_t)0x0000007CUL) |
| mbed_official | 514:7668256dbe61 | 145 | #define MXC_R_IOMAN_OFFS_ALI_CONNECT1 ((uint32_t)0x00000080UL) |
| mbed_official | 514:7668256dbe61 | 146 | #define MXC_R_IOMAN_OFFS_I2CM1_REQ ((uint32_t)0x00000084UL) |
| mbed_official | 514:7668256dbe61 | 147 | #define MXC_R_IOMAN_OFFS_I2CM1_ACK ((uint32_t)0x00000088UL) |
| mbed_official | 514:7668256dbe61 | 148 | #define MXC_R_IOMAN_OFFS_PADX_CONTROL ((uint32_t)0x0000008CUL) |
| mbed_official | 514:7668256dbe61 | 149 | |
| mbed_official | 514:7668256dbe61 | 150 | |
| mbed_official | 514:7668256dbe61 | 151 | /* |
| mbed_official | 514:7668256dbe61 | 152 | Field positions and masks for module IOMAN. |
| mbed_official | 514:7668256dbe61 | 153 | */ |
| mbed_official | 514:7668256dbe61 | 154 | #define MXC_F_IOMAN_WUD_REQ0_PORT0_POS 0 |
| mbed_official | 514:7668256dbe61 | 155 | #define MXC_F_IOMAN_WUD_REQ0_PORT0 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_WUD_REQ0_PORT0_POS)) |
| mbed_official | 514:7668256dbe61 | 156 | #define MXC_F_IOMAN_WUD_REQ0_PORT1_POS 8 |
| mbed_official | 514:7668256dbe61 | 157 | #define MXC_F_IOMAN_WUD_REQ0_PORT1 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_WUD_REQ0_PORT1_POS)) |
| mbed_official | 514:7668256dbe61 | 158 | #define MXC_F_IOMAN_WUD_REQ0_PORT2_POS 16 |
| mbed_official | 514:7668256dbe61 | 159 | #define MXC_F_IOMAN_WUD_REQ0_PORT2 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_WUD_REQ0_PORT2_POS)) |
| mbed_official | 514:7668256dbe61 | 160 | #define MXC_F_IOMAN_WUD_REQ0_PORT3_POS 24 |
| mbed_official | 514:7668256dbe61 | 161 | #define MXC_F_IOMAN_WUD_REQ0_PORT3 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_WUD_REQ0_PORT3_POS)) |
| mbed_official | 514:7668256dbe61 | 162 | |
| mbed_official | 514:7668256dbe61 | 163 | #define MXC_F_IOMAN_WUD_REQ1_PORT4_POS 0 |
| mbed_official | 514:7668256dbe61 | 164 | #define MXC_F_IOMAN_WUD_REQ1_PORT4 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_WUD_REQ1_PORT4_POS)) |
| mbed_official | 514:7668256dbe61 | 165 | #define MXC_F_IOMAN_WUD_REQ1_PORT5_POS 8 |
| mbed_official | 514:7668256dbe61 | 166 | #define MXC_F_IOMAN_WUD_REQ1_PORT5 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_WUD_REQ1_PORT5_POS)) |
| mbed_official | 514:7668256dbe61 | 167 | #define MXC_F_IOMAN_WUD_REQ1_PORT6_POS 16 |
| mbed_official | 514:7668256dbe61 | 168 | #define MXC_F_IOMAN_WUD_REQ1_PORT6 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_WUD_REQ1_PORT6_POS)) |
| mbed_official | 514:7668256dbe61 | 169 | #define MXC_F_IOMAN_WUD_REQ1_PORT7_POS 24 |
| mbed_official | 514:7668256dbe61 | 170 | #define MXC_F_IOMAN_WUD_REQ1_PORT7 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_WUD_REQ1_PORT7_POS)) |
| mbed_official | 514:7668256dbe61 | 171 | |
| mbed_official | 514:7668256dbe61 | 172 | #define MXC_F_IOMAN_WUD_ACK0_PORT0_POS 0 |
| mbed_official | 514:7668256dbe61 | 173 | #define MXC_F_IOMAN_WUD_ACK0_PORT0 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_WUD_ACK0_PORT0_POS)) |
| mbed_official | 514:7668256dbe61 | 174 | #define MXC_F_IOMAN_WUD_ACK0_PORT1_POS 8 |
| mbed_official | 514:7668256dbe61 | 175 | #define MXC_F_IOMAN_WUD_ACK0_PORT1 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_WUD_ACK0_PORT1_POS)) |
| mbed_official | 514:7668256dbe61 | 176 | #define MXC_F_IOMAN_WUD_ACK0_PORT2_POS 16 |
| mbed_official | 514:7668256dbe61 | 177 | #define MXC_F_IOMAN_WUD_ACK0_PORT2 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_WUD_ACK0_PORT2_POS)) |
| mbed_official | 514:7668256dbe61 | 178 | #define MXC_F_IOMAN_WUD_ACK0_PORT3_POS 24 |
| mbed_official | 514:7668256dbe61 | 179 | #define MXC_F_IOMAN_WUD_ACK0_PORT3 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_WUD_ACK0_PORT3_POS)) |
| mbed_official | 514:7668256dbe61 | 180 | |
| mbed_official | 514:7668256dbe61 | 181 | #define MXC_F_IOMAN_WUD_ACK1_PORT4_POS 0 |
| mbed_official | 514:7668256dbe61 | 182 | #define MXC_F_IOMAN_WUD_ACK1_PORT4 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_WUD_ACK1_PORT4_POS)) |
| mbed_official | 514:7668256dbe61 | 183 | #define MXC_F_IOMAN_WUD_ACK1_PORT5_POS 8 |
| mbed_official | 514:7668256dbe61 | 184 | #define MXC_F_IOMAN_WUD_ACK1_PORT5 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_WUD_ACK1_PORT5_POS)) |
| mbed_official | 514:7668256dbe61 | 185 | #define MXC_F_IOMAN_WUD_ACK1_PORT6_POS 16 |
| mbed_official | 514:7668256dbe61 | 186 | #define MXC_F_IOMAN_WUD_ACK1_PORT6 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_WUD_ACK1_PORT6_POS)) |
| mbed_official | 514:7668256dbe61 | 187 | #define MXC_F_IOMAN_WUD_ACK1_PORT7_POS 24 |
| mbed_official | 514:7668256dbe61 | 188 | #define MXC_F_IOMAN_WUD_ACK1_PORT7 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_WUD_ACK1_PORT7_POS)) |
| mbed_official | 514:7668256dbe61 | 189 | |
| mbed_official | 514:7668256dbe61 | 190 | #define MXC_F_IOMAN_ALI_REQ0_PORT0_POS 0 |
| mbed_official | 514:7668256dbe61 | 191 | #define MXC_F_IOMAN_ALI_REQ0_PORT0 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_ALI_REQ0_PORT0_POS)) |
| mbed_official | 514:7668256dbe61 | 192 | #define MXC_F_IOMAN_ALI_REQ0_PORT1_POS 8 |
| mbed_official | 514:7668256dbe61 | 193 | #define MXC_F_IOMAN_ALI_REQ0_PORT1 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_ALI_REQ0_PORT1_POS)) |
| mbed_official | 514:7668256dbe61 | 194 | #define MXC_F_IOMAN_ALI_REQ0_PORT2_POS 16 |
| mbed_official | 514:7668256dbe61 | 195 | #define MXC_F_IOMAN_ALI_REQ0_PORT2 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_ALI_REQ0_PORT2_POS)) |
| mbed_official | 514:7668256dbe61 | 196 | #define MXC_F_IOMAN_ALI_REQ0_PORT3_POS 24 |
| mbed_official | 514:7668256dbe61 | 197 | #define MXC_F_IOMAN_ALI_REQ0_PORT3 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_ALI_REQ0_PORT3_POS)) |
| mbed_official | 514:7668256dbe61 | 198 | |
| mbed_official | 514:7668256dbe61 | 199 | #define MXC_F_IOMAN_ALI_REQ1_PORT4_POS 0 |
| mbed_official | 514:7668256dbe61 | 200 | #define MXC_F_IOMAN_ALI_REQ1_PORT4 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_ALI_REQ1_PORT4_POS)) |
| mbed_official | 514:7668256dbe61 | 201 | #define MXC_F_IOMAN_ALI_REQ1_PORT5_POS 8 |
| mbed_official | 514:7668256dbe61 | 202 | #define MXC_F_IOMAN_ALI_REQ1_PORT5 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_ALI_REQ1_PORT5_POS)) |
| mbed_official | 514:7668256dbe61 | 203 | #define MXC_F_IOMAN_ALI_REQ1_PORT6_POS 16 |
| mbed_official | 514:7668256dbe61 | 204 | #define MXC_F_IOMAN_ALI_REQ1_PORT6 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_ALI_REQ1_PORT6_POS)) |
| mbed_official | 514:7668256dbe61 | 205 | #define MXC_F_IOMAN_ALI_REQ1_PORT7_POS 24 |
| mbed_official | 514:7668256dbe61 | 206 | #define MXC_F_IOMAN_ALI_REQ1_PORT7 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_ALI_REQ1_PORT7_POS)) |
| mbed_official | 514:7668256dbe61 | 207 | |
| mbed_official | 514:7668256dbe61 | 208 | #define MXC_F_IOMAN_ALI_ACK0_PORT0_POS 0 |
| mbed_official | 514:7668256dbe61 | 209 | #define MXC_F_IOMAN_ALI_ACK0_PORT0 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_ALI_ACK0_PORT0_POS)) |
| mbed_official | 514:7668256dbe61 | 210 | #define MXC_F_IOMAN_ALI_ACK0_PORT1_POS 8 |
| mbed_official | 514:7668256dbe61 | 211 | #define MXC_F_IOMAN_ALI_ACK0_PORT1 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_ALI_ACK0_PORT1_POS)) |
| mbed_official | 514:7668256dbe61 | 212 | #define MXC_F_IOMAN_ALI_ACK0_PORT2_POS 16 |
| mbed_official | 514:7668256dbe61 | 213 | #define MXC_F_IOMAN_ALI_ACK0_PORT2 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_ALI_ACK0_PORT2_POS)) |
| mbed_official | 514:7668256dbe61 | 214 | #define MXC_F_IOMAN_ALI_ACK0_PORT3_POS 24 |
| mbed_official | 514:7668256dbe61 | 215 | #define MXC_F_IOMAN_ALI_ACK0_PORT3 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_ALI_ACK0_PORT3_POS)) |
| mbed_official | 514:7668256dbe61 | 216 | |
| mbed_official | 514:7668256dbe61 | 217 | #define MXC_F_IOMAN_ALI_ACK1_PORT4_POS 0 |
| mbed_official | 514:7668256dbe61 | 218 | #define MXC_F_IOMAN_ALI_ACK1_PORT4 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_ALI_ACK1_PORT4_POS)) |
| mbed_official | 514:7668256dbe61 | 219 | #define MXC_F_IOMAN_ALI_ACK1_PORT5_POS 8 |
| mbed_official | 514:7668256dbe61 | 220 | #define MXC_F_IOMAN_ALI_ACK1_PORT5 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_ALI_ACK1_PORT5_POS)) |
| mbed_official | 514:7668256dbe61 | 221 | #define MXC_F_IOMAN_ALI_ACK1_PORT6_POS 16 |
| mbed_official | 514:7668256dbe61 | 222 | #define MXC_F_IOMAN_ALI_ACK1_PORT6 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_ALI_ACK1_PORT6_POS)) |
| mbed_official | 514:7668256dbe61 | 223 | #define MXC_F_IOMAN_ALI_ACK1_PORT7_POS 24 |
| mbed_official | 514:7668256dbe61 | 224 | #define MXC_F_IOMAN_ALI_ACK1_PORT7 ((uint32_t)(0x000000FFUL << MXC_F_IOMAN_ALI_ACK1_PORT7_POS)) |
| mbed_official | 514:7668256dbe61 | 225 | |
| mbed_official | 514:7668256dbe61 | 226 | #define MXC_F_IOMAN_SPI_MAPPING_POS 0 |
| mbed_official | 514:7668256dbe61 | 227 | #define MXC_F_IOMAN_SPI_MAPPING ((uint32_t)(0x00000003UL << MXC_F_IOMAN_SPI_MAPPING_POS)) |
| mbed_official | 514:7668256dbe61 | 228 | #define MXC_F_IOMAN_SPI_CORE_IO_POS 4 |
| mbed_official | 514:7668256dbe61 | 229 | #define MXC_F_IOMAN_SPI_CORE_IO ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPI_CORE_IO_POS)) |
| mbed_official | 514:7668256dbe61 | 230 | #define MXC_F_IOMAN_SPI_SS0_IO_POS 8 |
| mbed_official | 514:7668256dbe61 | 231 | #define MXC_F_IOMAN_SPI_SS0_IO ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPI_SS0_IO_POS)) |
| mbed_official | 514:7668256dbe61 | 232 | #define MXC_F_IOMAN_SPI_SS1_IO_POS 9 |
| mbed_official | 514:7668256dbe61 | 233 | #define MXC_F_IOMAN_SPI_SS1_IO ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPI_SS1_IO_POS)) |
| mbed_official | 514:7668256dbe61 | 234 | #define MXC_F_IOMAN_SPI_SS2_IO_POS 10 |
| mbed_official | 514:7668256dbe61 | 235 | #define MXC_F_IOMAN_SPI_SS2_IO ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPI_SS2_IO_POS)) |
| mbed_official | 514:7668256dbe61 | 236 | #define MXC_F_IOMAN_SPI_SS3_IO_POS 11 |
| mbed_official | 514:7668256dbe61 | 237 | #define MXC_F_IOMAN_SPI_SS3_IO ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPI_SS3_IO_POS)) |
| mbed_official | 514:7668256dbe61 | 238 | #define MXC_F_IOMAN_SPI_SS4_IO_POS 12 |
| mbed_official | 514:7668256dbe61 | 239 | #define MXC_F_IOMAN_SPI_SS4_IO ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPI_SS4_IO_POS)) |
| mbed_official | 514:7668256dbe61 | 240 | #define MXC_F_IOMAN_SPI_SR0_IO_POS 16 |
| mbed_official | 514:7668256dbe61 | 241 | #define MXC_F_IOMAN_SPI_SR0_IO ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPI_SR0_IO_POS)) |
| mbed_official | 514:7668256dbe61 | 242 | #define MXC_F_IOMAN_SPI_SR1_IO_POS 17 |
| mbed_official | 514:7668256dbe61 | 243 | #define MXC_F_IOMAN_SPI_SR1_IO ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPI_SR1_IO_POS)) |
| mbed_official | 514:7668256dbe61 | 244 | #define MXC_F_IOMAN_SPI_QUAD_IO_POS 20 |
| mbed_official | 514:7668256dbe61 | 245 | #define MXC_F_IOMAN_SPI_QUAD_IO ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPI_QUAD_IO_POS)) |
| mbed_official | 514:7668256dbe61 | 246 | #define MXC_F_IOMAN_SPI_FAST_MODE_POS 24 |
| mbed_official | 514:7668256dbe61 | 247 | #define MXC_F_IOMAN_SPI_FAST_MODE ((uint32_t)(0x00000001UL << MXC_F_IOMAN_SPI_FAST_MODE_POS)) |
| mbed_official | 514:7668256dbe61 | 248 | |
| mbed_official | 514:7668256dbe61 | 249 | #define MXC_F_IOMAN_UART_MAPPING_POS 0 |
| mbed_official | 514:7668256dbe61 | 250 | #define MXC_F_IOMAN_UART_MAPPING ((uint32_t)(0x00000003UL << MXC_F_IOMAN_UART_MAPPING_POS)) |
| mbed_official | 514:7668256dbe61 | 251 | #define MXC_F_IOMAN_UART_CORE_IO_POS 4 |
| mbed_official | 514:7668256dbe61 | 252 | #define MXC_F_IOMAN_UART_CORE_IO ((uint32_t)(0x00000001UL << MXC_F_IOMAN_UART_CORE_IO_POS)) |
| mbed_official | 514:7668256dbe61 | 253 | #define MXC_F_IOMAN_UART_CTS_IO_POS 5 |
| mbed_official | 514:7668256dbe61 | 254 | #define MXC_F_IOMAN_UART_CTS_IO ((uint32_t)(0x00000001UL << MXC_F_IOMAN_UART_CTS_IO_POS)) |
| mbed_official | 514:7668256dbe61 | 255 | #define MXC_F_IOMAN_UART_RTS_IO_POS 6 |
| mbed_official | 514:7668256dbe61 | 256 | #define MXC_F_IOMAN_UART_RTS_IO ((uint32_t)(0x00000001UL << MXC_F_IOMAN_UART_RTS_IO_POS)) |
| mbed_official | 514:7668256dbe61 | 257 | |
| mbed_official | 514:7668256dbe61 | 258 | #define MXC_F_IOMAN_I2CM_MAPPING_POS 0 |
| mbed_official | 514:7668256dbe61 | 259 | #define MXC_F_IOMAN_I2CM_MAPPING ((uint32_t)(0x00000003UL << MXC_F_IOMAN_I2CM_MAPPING_POS)) |
| mbed_official | 514:7668256dbe61 | 260 | #define MXC_F_IOMAN_I2CM_CORE_IO_POS 4 |
| mbed_official | 514:7668256dbe61 | 261 | #define MXC_F_IOMAN_I2CM_CORE_IO ((uint32_t)(0x00000001UL << MXC_F_IOMAN_I2CM_CORE_IO_POS)) |
| mbed_official | 514:7668256dbe61 | 262 | |
| mbed_official | 514:7668256dbe61 | 263 | #define MXC_F_IOMAN_I2CS_MAPPING_POS 0 |
| mbed_official | 514:7668256dbe61 | 264 | #define MXC_F_IOMAN_I2CS_MAPPING ((uint32_t)(0x00000003UL << MXC_F_IOMAN_I2CS_MAPPING_POS)) |
| mbed_official | 514:7668256dbe61 | 265 | #define MXC_F_IOMAN_I2CS_CORE_IO_POS 4 |
| mbed_official | 514:7668256dbe61 | 266 | #define MXC_F_IOMAN_I2CS_CORE_IO ((uint32_t)(0x00000001UL << MXC_F_IOMAN_I2CS_CORE_IO_POS)) |
| mbed_official | 514:7668256dbe61 | 267 | |
| mbed_official | 514:7668256dbe61 | 268 | #define MXC_F_IOMAN_LCD_COM_REQ_COM_IO_POS 0 |
| mbed_official | 514:7668256dbe61 | 269 | #define MXC_F_IOMAN_LCD_COM_REQ_COM_IO ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_COM_REQ_COM_IO_POS)) |
| mbed_official | 514:7668256dbe61 | 270 | |
| mbed_official | 514:7668256dbe61 | 271 | #define MXC_F_IOMAN_LCD_COM_ACK_COM_IO_POS 0 |
| mbed_official | 514:7668256dbe61 | 272 | #define MXC_F_IOMAN_LCD_COM_ACK_COM_IO ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_COM_ACK_COM_IO_POS)) |
| mbed_official | 514:7668256dbe61 | 273 | |
| mbed_official | 514:7668256dbe61 | 274 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_24_POS 0 |
| mbed_official | 514:7668256dbe61 | 275 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_24 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_24_POS)) |
| mbed_official | 514:7668256dbe61 | 276 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_25_POS 1 |
| mbed_official | 514:7668256dbe61 | 277 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_25 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_25_POS)) |
| mbed_official | 514:7668256dbe61 | 278 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_26_POS 2 |
| mbed_official | 514:7668256dbe61 | 279 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_26 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_26_POS)) |
| mbed_official | 514:7668256dbe61 | 280 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_27_POS 3 |
| mbed_official | 514:7668256dbe61 | 281 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_27 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_27_POS)) |
| mbed_official | 514:7668256dbe61 | 282 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_28_POS 4 |
| mbed_official | 514:7668256dbe61 | 283 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_28 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_28_POS)) |
| mbed_official | 514:7668256dbe61 | 284 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_29_POS 5 |
| mbed_official | 514:7668256dbe61 | 285 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_29 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_29_POS)) |
| mbed_official | 514:7668256dbe61 | 286 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_30_POS 6 |
| mbed_official | 514:7668256dbe61 | 287 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_30 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_30_POS)) |
| mbed_official | 514:7668256dbe61 | 288 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_31_POS 7 |
| mbed_official | 514:7668256dbe61 | 289 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_31 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_31_POS)) |
| mbed_official | 514:7668256dbe61 | 290 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_32_POS 8 |
| mbed_official | 514:7668256dbe61 | 291 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_32 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_32_POS)) |
| mbed_official | 514:7668256dbe61 | 292 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_33_POS 9 |
| mbed_official | 514:7668256dbe61 | 293 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_33 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_33_POS)) |
| mbed_official | 514:7668256dbe61 | 294 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_34_POS 10 |
| mbed_official | 514:7668256dbe61 | 295 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_34 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_34_POS)) |
| mbed_official | 514:7668256dbe61 | 296 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_35_POS 11 |
| mbed_official | 514:7668256dbe61 | 297 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_35 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_35_POS)) |
| mbed_official | 514:7668256dbe61 | 298 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_36_POS 12 |
| mbed_official | 514:7668256dbe61 | 299 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_36 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_36_POS)) |
| mbed_official | 514:7668256dbe61 | 300 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_37_POS 13 |
| mbed_official | 514:7668256dbe61 | 301 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_37 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_37_POS)) |
| mbed_official | 514:7668256dbe61 | 302 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_38_POS 14 |
| mbed_official | 514:7668256dbe61 | 303 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_38 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_38_POS)) |
| mbed_official | 514:7668256dbe61 | 304 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_39_POS 15 |
| mbed_official | 514:7668256dbe61 | 305 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_39 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_39_POS)) |
| mbed_official | 514:7668256dbe61 | 306 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_40_POS 16 |
| mbed_official | 514:7668256dbe61 | 307 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_40 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_40_POS)) |
| mbed_official | 514:7668256dbe61 | 308 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_41_POS 17 |
| mbed_official | 514:7668256dbe61 | 309 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_41 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_41_POS)) |
| mbed_official | 514:7668256dbe61 | 310 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_42_POS 18 |
| mbed_official | 514:7668256dbe61 | 311 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_42 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_42_POS)) |
| mbed_official | 514:7668256dbe61 | 312 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_43_POS 19 |
| mbed_official | 514:7668256dbe61 | 313 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_43 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_43_POS)) |
| mbed_official | 514:7668256dbe61 | 314 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_44_POS 20 |
| mbed_official | 514:7668256dbe61 | 315 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_44 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_44_POS)) |
| mbed_official | 514:7668256dbe61 | 316 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_45_POS 21 |
| mbed_official | 514:7668256dbe61 | 317 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_45 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_45_POS)) |
| mbed_official | 514:7668256dbe61 | 318 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_46_POS 22 |
| mbed_official | 514:7668256dbe61 | 319 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_46 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_46_POS)) |
| mbed_official | 514:7668256dbe61 | 320 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_47_POS 23 |
| mbed_official | 514:7668256dbe61 | 321 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_47 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_47_POS)) |
| mbed_official | 514:7668256dbe61 | 322 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_48_POS 24 |
| mbed_official | 514:7668256dbe61 | 323 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_48 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_48_POS)) |
| mbed_official | 514:7668256dbe61 | 324 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_49_POS 25 |
| mbed_official | 514:7668256dbe61 | 325 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_49 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_49_POS)) |
| mbed_official | 514:7668256dbe61 | 326 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_50_POS 26 |
| mbed_official | 514:7668256dbe61 | 327 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_50 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_50_POS)) |
| mbed_official | 514:7668256dbe61 | 328 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_51_POS 27 |
| mbed_official | 514:7668256dbe61 | 329 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_51 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_51_POS)) |
| mbed_official | 514:7668256dbe61 | 330 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_52_POS 28 |
| mbed_official | 514:7668256dbe61 | 331 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_52 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_52_POS)) |
| mbed_official | 514:7668256dbe61 | 332 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_53_POS 29 |
| mbed_official | 514:7668256dbe61 | 333 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_53 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_53_POS)) |
| mbed_official | 514:7668256dbe61 | 334 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_54_POS 30 |
| mbed_official | 514:7668256dbe61 | 335 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_54 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_54_POS)) |
| mbed_official | 514:7668256dbe61 | 336 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_55_POS 31 |
| mbed_official | 514:7668256dbe61 | 337 | #define MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_55 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_REQ0_IO_REQ_55_POS)) |
| mbed_official | 514:7668256dbe61 | 338 | |
| mbed_official | 514:7668256dbe61 | 339 | #define MXC_F_IOMAN_LCD_SEG_REQ1_IO_REQ_56_POS 0 |
| mbed_official | 514:7668256dbe61 | 340 | #define MXC_F_IOMAN_LCD_SEG_REQ1_IO_REQ_56 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_REQ1_IO_REQ_56_POS)) |
| mbed_official | 514:7668256dbe61 | 341 | #define MXC_F_IOMAN_LCD_SEG_REQ1_IO_REQ_57_POS 1 |
| mbed_official | 514:7668256dbe61 | 342 | #define MXC_F_IOMAN_LCD_SEG_REQ1_IO_REQ_57 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_REQ1_IO_REQ_57_POS)) |
| mbed_official | 514:7668256dbe61 | 343 | #define MXC_F_IOMAN_LCD_SEG_REQ1_IO_REQ_58_POS 2 |
| mbed_official | 514:7668256dbe61 | 344 | #define MXC_F_IOMAN_LCD_SEG_REQ1_IO_REQ_58 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_REQ1_IO_REQ_58_POS)) |
| mbed_official | 514:7668256dbe61 | 345 | #define MXC_F_IOMAN_LCD_SEG_REQ1_IO_REQ_59_POS 3 |
| mbed_official | 514:7668256dbe61 | 346 | #define MXC_F_IOMAN_LCD_SEG_REQ1_IO_REQ_59 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_REQ1_IO_REQ_59_POS)) |
| mbed_official | 514:7668256dbe61 | 347 | #define MXC_F_IOMAN_LCD_SEG_REQ1_IO_REQ_60_POS 4 |
| mbed_official | 514:7668256dbe61 | 348 | #define MXC_F_IOMAN_LCD_SEG_REQ1_IO_REQ_60 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_REQ1_IO_REQ_60_POS)) |
| mbed_official | 514:7668256dbe61 | 349 | #define MXC_F_IOMAN_LCD_SEG_REQ1_IO_REQ_61_POS 5 |
| mbed_official | 514:7668256dbe61 | 350 | #define MXC_F_IOMAN_LCD_SEG_REQ1_IO_REQ_61 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_REQ1_IO_REQ_61_POS)) |
| mbed_official | 514:7668256dbe61 | 351 | #define MXC_F_IOMAN_LCD_SEG_REQ1_IO_REQ_62_POS 6 |
| mbed_official | 514:7668256dbe61 | 352 | #define MXC_F_IOMAN_LCD_SEG_REQ1_IO_REQ_62 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_REQ1_IO_REQ_62_POS)) |
| mbed_official | 514:7668256dbe61 | 353 | #define MXC_F_IOMAN_LCD_SEG_REQ1_IO_REQ_63_POS 7 |
| mbed_official | 514:7668256dbe61 | 354 | #define MXC_F_IOMAN_LCD_SEG_REQ1_IO_REQ_63 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_REQ1_IO_REQ_63_POS)) |
| mbed_official | 514:7668256dbe61 | 355 | |
| mbed_official | 514:7668256dbe61 | 356 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_24_POS 0 |
| mbed_official | 514:7668256dbe61 | 357 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_24 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_24_POS)) |
| mbed_official | 514:7668256dbe61 | 358 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_25_POS 1 |
| mbed_official | 514:7668256dbe61 | 359 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_25 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_25_POS)) |
| mbed_official | 514:7668256dbe61 | 360 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_26_POS 2 |
| mbed_official | 514:7668256dbe61 | 361 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_26 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_26_POS)) |
| mbed_official | 514:7668256dbe61 | 362 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_27_POS 3 |
| mbed_official | 514:7668256dbe61 | 363 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_27 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_27_POS)) |
| mbed_official | 514:7668256dbe61 | 364 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_28_POS 4 |
| mbed_official | 514:7668256dbe61 | 365 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_28 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_28_POS)) |
| mbed_official | 514:7668256dbe61 | 366 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_29_POS 5 |
| mbed_official | 514:7668256dbe61 | 367 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_29 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_29_POS)) |
| mbed_official | 514:7668256dbe61 | 368 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_30_POS 6 |
| mbed_official | 514:7668256dbe61 | 369 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_30 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_30_POS)) |
| mbed_official | 514:7668256dbe61 | 370 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_31_POS 7 |
| mbed_official | 514:7668256dbe61 | 371 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_31 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_31_POS)) |
| mbed_official | 514:7668256dbe61 | 372 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_32_POS 8 |
| mbed_official | 514:7668256dbe61 | 373 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_32 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_32_POS)) |
| mbed_official | 514:7668256dbe61 | 374 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_33_POS 9 |
| mbed_official | 514:7668256dbe61 | 375 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_33 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_33_POS)) |
| mbed_official | 514:7668256dbe61 | 376 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_34_POS 10 |
| mbed_official | 514:7668256dbe61 | 377 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_34 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_34_POS)) |
| mbed_official | 514:7668256dbe61 | 378 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_35_POS 11 |
| mbed_official | 514:7668256dbe61 | 379 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_35 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_35_POS)) |
| mbed_official | 514:7668256dbe61 | 380 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_36_POS 12 |
| mbed_official | 514:7668256dbe61 | 381 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_36 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_36_POS)) |
| mbed_official | 514:7668256dbe61 | 382 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_37_POS 13 |
| mbed_official | 514:7668256dbe61 | 383 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_37 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_37_POS)) |
| mbed_official | 514:7668256dbe61 | 384 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_38_POS 14 |
| mbed_official | 514:7668256dbe61 | 385 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_38 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_38_POS)) |
| mbed_official | 514:7668256dbe61 | 386 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_39_POS 15 |
| mbed_official | 514:7668256dbe61 | 387 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_39 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_39_POS)) |
| mbed_official | 514:7668256dbe61 | 388 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_40_POS 16 |
| mbed_official | 514:7668256dbe61 | 389 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_40 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_40_POS)) |
| mbed_official | 514:7668256dbe61 | 390 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_41_POS 17 |
| mbed_official | 514:7668256dbe61 | 391 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_41 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_41_POS)) |
| mbed_official | 514:7668256dbe61 | 392 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_42_POS 18 |
| mbed_official | 514:7668256dbe61 | 393 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_42 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_42_POS)) |
| mbed_official | 514:7668256dbe61 | 394 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_43_POS 19 |
| mbed_official | 514:7668256dbe61 | 395 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_43 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_43_POS)) |
| mbed_official | 514:7668256dbe61 | 396 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_44_POS 20 |
| mbed_official | 514:7668256dbe61 | 397 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_44 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_44_POS)) |
| mbed_official | 514:7668256dbe61 | 398 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_45_POS 21 |
| mbed_official | 514:7668256dbe61 | 399 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_45 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_45_POS)) |
| mbed_official | 514:7668256dbe61 | 400 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_46_POS 22 |
| mbed_official | 514:7668256dbe61 | 401 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_46 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_46_POS)) |
| mbed_official | 514:7668256dbe61 | 402 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_47_POS 23 |
| mbed_official | 514:7668256dbe61 | 403 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_47 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_47_POS)) |
| mbed_official | 514:7668256dbe61 | 404 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_48_POS 24 |
| mbed_official | 514:7668256dbe61 | 405 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_48 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_48_POS)) |
| mbed_official | 514:7668256dbe61 | 406 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_49_POS 25 |
| mbed_official | 514:7668256dbe61 | 407 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_49 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_49_POS)) |
| mbed_official | 514:7668256dbe61 | 408 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_50_POS 26 |
| mbed_official | 514:7668256dbe61 | 409 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_50 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_50_POS)) |
| mbed_official | 514:7668256dbe61 | 410 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_51_POS 27 |
| mbed_official | 514:7668256dbe61 | 411 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_51 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_51_POS)) |
| mbed_official | 514:7668256dbe61 | 412 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_52_POS 28 |
| mbed_official | 514:7668256dbe61 | 413 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_52 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_52_POS)) |
| mbed_official | 514:7668256dbe61 | 414 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_53_POS 29 |
| mbed_official | 514:7668256dbe61 | 415 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_53 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_53_POS)) |
| mbed_official | 514:7668256dbe61 | 416 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_54_POS 30 |
| mbed_official | 514:7668256dbe61 | 417 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_54 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_54_POS)) |
| mbed_official | 514:7668256dbe61 | 418 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_55_POS 31 |
| mbed_official | 514:7668256dbe61 | 419 | #define MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_55 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_ACK0_IO_ACK_55_POS)) |
| mbed_official | 514:7668256dbe61 | 420 | |
| mbed_official | 514:7668256dbe61 | 421 | #define MXC_F_IOMAN_LCD_SEG_ACK1_IO_ACK_56_POS 0 |
| mbed_official | 514:7668256dbe61 | 422 | #define MXC_F_IOMAN_LCD_SEG_ACK1_IO_ACK_56 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_ACK1_IO_ACK_56_POS)) |
| mbed_official | 514:7668256dbe61 | 423 | #define MXC_F_IOMAN_LCD_SEG_ACK1_IO_ACK_57_POS 1 |
| mbed_official | 514:7668256dbe61 | 424 | #define MXC_F_IOMAN_LCD_SEG_ACK1_IO_ACK_57 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_ACK1_IO_ACK_57_POS)) |
| mbed_official | 514:7668256dbe61 | 425 | #define MXC_F_IOMAN_LCD_SEG_ACK1_IO_ACK_58_POS 2 |
| mbed_official | 514:7668256dbe61 | 426 | #define MXC_F_IOMAN_LCD_SEG_ACK1_IO_ACK_58 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_ACK1_IO_ACK_58_POS)) |
| mbed_official | 514:7668256dbe61 | 427 | #define MXC_F_IOMAN_LCD_SEG_ACK1_IO_ACK_59_POS 3 |
| mbed_official | 514:7668256dbe61 | 428 | #define MXC_F_IOMAN_LCD_SEG_ACK1_IO_ACK_59 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_ACK1_IO_ACK_59_POS)) |
| mbed_official | 514:7668256dbe61 | 429 | #define MXC_F_IOMAN_LCD_SEG_ACK1_IO_ACK_60_POS 4 |
| mbed_official | 514:7668256dbe61 | 430 | #define MXC_F_IOMAN_LCD_SEG_ACK1_IO_ACK_60 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_ACK1_IO_ACK_60_POS)) |
| mbed_official | 514:7668256dbe61 | 431 | #define MXC_F_IOMAN_LCD_SEG_ACK1_IO_ACK_61_POS 5 |
| mbed_official | 514:7668256dbe61 | 432 | #define MXC_F_IOMAN_LCD_SEG_ACK1_IO_ACK_61 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_ACK1_IO_ACK_61_POS)) |
| mbed_official | 514:7668256dbe61 | 433 | #define MXC_F_IOMAN_LCD_SEG_ACK1_IO_ACK_62_POS 6 |
| mbed_official | 514:7668256dbe61 | 434 | #define MXC_F_IOMAN_LCD_SEG_ACK1_IO_ACK_62 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_ACK1_IO_ACK_62_POS)) |
| mbed_official | 514:7668256dbe61 | 435 | #define MXC_F_IOMAN_LCD_SEG_ACK1_IO_ACK_63_POS 7 |
| mbed_official | 514:7668256dbe61 | 436 | #define MXC_F_IOMAN_LCD_SEG_ACK1_IO_ACK_63 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_LCD_SEG_ACK1_IO_ACK_63_POS)) |
| mbed_official | 514:7668256dbe61 | 437 | |
| mbed_official | 514:7668256dbe61 | 438 | #define MXC_F_IOMAN_CRNT_REQ_IO_REQ_CRNT0_POS 0 |
| mbed_official | 514:7668256dbe61 | 439 | #define MXC_F_IOMAN_CRNT_REQ_IO_REQ_CRNT0 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_CRNT_REQ_IO_REQ_CRNT0_POS)) |
| mbed_official | 514:7668256dbe61 | 440 | #define MXC_F_IOMAN_CRNT_REQ_IO_REQ_CRNT1_POS 1 |
| mbed_official | 514:7668256dbe61 | 441 | #define MXC_F_IOMAN_CRNT_REQ_IO_REQ_CRNT1 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_CRNT_REQ_IO_REQ_CRNT1_POS)) |
| mbed_official | 514:7668256dbe61 | 442 | #define MXC_F_IOMAN_CRNT_REQ_IO_REQ_CRNT2_POS 2 |
| mbed_official | 514:7668256dbe61 | 443 | #define MXC_F_IOMAN_CRNT_REQ_IO_REQ_CRNT2 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_CRNT_REQ_IO_REQ_CRNT2_POS)) |
| mbed_official | 514:7668256dbe61 | 444 | #define MXC_F_IOMAN_CRNT_REQ_IO_REQ_CRNT3_POS 3 |
| mbed_official | 514:7668256dbe61 | 445 | #define MXC_F_IOMAN_CRNT_REQ_IO_REQ_CRNT3 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_CRNT_REQ_IO_REQ_CRNT3_POS)) |
| mbed_official | 514:7668256dbe61 | 446 | #define MXC_F_IOMAN_CRNT_REQ_IO_REQ_CRNT4_POS 4 |
| mbed_official | 514:7668256dbe61 | 447 | #define MXC_F_IOMAN_CRNT_REQ_IO_REQ_CRNT4 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_CRNT_REQ_IO_REQ_CRNT4_POS)) |
| mbed_official | 514:7668256dbe61 | 448 | #define MXC_F_IOMAN_CRNT_REQ_IO_REQ_CRNT5_POS 5 |
| mbed_official | 514:7668256dbe61 | 449 | #define MXC_F_IOMAN_CRNT_REQ_IO_REQ_CRNT5 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_CRNT_REQ_IO_REQ_CRNT5_POS)) |
| mbed_official | 514:7668256dbe61 | 450 | #define MXC_F_IOMAN_CRNT_REQ_IO_REQ_CRNT6_POS 6 |
| mbed_official | 514:7668256dbe61 | 451 | #define MXC_F_IOMAN_CRNT_REQ_IO_REQ_CRNT6 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_CRNT_REQ_IO_REQ_CRNT6_POS)) |
| mbed_official | 514:7668256dbe61 | 452 | #define MXC_F_IOMAN_CRNT_REQ_IO_REQ_CRNT7_POS 7 |
| mbed_official | 514:7668256dbe61 | 453 | #define MXC_F_IOMAN_CRNT_REQ_IO_REQ_CRNT7 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_CRNT_REQ_IO_REQ_CRNT7_POS)) |
| mbed_official | 514:7668256dbe61 | 454 | |
| mbed_official | 514:7668256dbe61 | 455 | #define MXC_F_IOMAN_CRNT_ACK_IO_ACK_CRNT0_POS 0 |
| mbed_official | 514:7668256dbe61 | 456 | #define MXC_F_IOMAN_CRNT_ACK_IO_ACK_CRNT0 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_CRNT_ACK_IO_ACK_CRNT0_POS)) |
| mbed_official | 514:7668256dbe61 | 457 | #define MXC_F_IOMAN_CRNT_ACK_IO_ACK_CRNT1_POS 1 |
| mbed_official | 514:7668256dbe61 | 458 | #define MXC_F_IOMAN_CRNT_ACK_IO_ACK_CRNT1 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_CRNT_ACK_IO_ACK_CRNT1_POS)) |
| mbed_official | 514:7668256dbe61 | 459 | #define MXC_F_IOMAN_CRNT_ACK_IO_ACK_CRNT2_POS 2 |
| mbed_official | 514:7668256dbe61 | 460 | #define MXC_F_IOMAN_CRNT_ACK_IO_ACK_CRNT2 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_CRNT_ACK_IO_ACK_CRNT2_POS)) |
| mbed_official | 514:7668256dbe61 | 461 | #define MXC_F_IOMAN_CRNT_ACK_IO_ACK_CRNT3_POS 3 |
| mbed_official | 514:7668256dbe61 | 462 | #define MXC_F_IOMAN_CRNT_ACK_IO_ACK_CRNT3 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_CRNT_ACK_IO_ACK_CRNT3_POS)) |
| mbed_official | 514:7668256dbe61 | 463 | #define MXC_F_IOMAN_CRNT_ACK_IO_ACK_CRNT4_POS 4 |
| mbed_official | 514:7668256dbe61 | 464 | #define MXC_F_IOMAN_CRNT_ACK_IO_ACK_CRNT4 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_CRNT_ACK_IO_ACK_CRNT4_POS)) |
| mbed_official | 514:7668256dbe61 | 465 | #define MXC_F_IOMAN_CRNT_ACK_IO_ACK_CRNT5_POS 5 |
| mbed_official | 514:7668256dbe61 | 466 | #define MXC_F_IOMAN_CRNT_ACK_IO_ACK_CRNT5 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_CRNT_ACK_IO_ACK_CRNT5_POS)) |
| mbed_official | 514:7668256dbe61 | 467 | #define MXC_F_IOMAN_CRNT_ACK_IO_ACK_CRNT6_POS 6 |
| mbed_official | 514:7668256dbe61 | 468 | #define MXC_F_IOMAN_CRNT_ACK_IO_ACK_CRNT6 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_CRNT_ACK_IO_ACK_CRNT6_POS)) |
| mbed_official | 514:7668256dbe61 | 469 | #define MXC_F_IOMAN_CRNT_ACK_IO_ACK_CRNT7_POS 7 |
| mbed_official | 514:7668256dbe61 | 470 | #define MXC_F_IOMAN_CRNT_ACK_IO_ACK_CRNT7 ((uint32_t)(0x00000001UL << MXC_F_IOMAN_CRNT_ACK_IO_ACK_CRNT7_POS)) |
| mbed_official | 514:7668256dbe61 | 471 | |
| mbed_official | 514:7668256dbe61 | 472 | #define MXC_F_IOMAN_CRNT_MODE_IO_CRNT0_POS 0 |
| mbed_official | 514:7668256dbe61 | 473 | #define MXC_F_IOMAN_CRNT_MODE_IO_CRNT0 ((uint32_t)(0x0000000FUL << MXC_F_IOMAN_CRNT_MODE_IO_CRNT0_POS)) |
| mbed_official | 514:7668256dbe61 | 474 | #define MXC_F_IOMAN_CRNT_MODE_IO_CRNT1_POS 4 |
| mbed_official | 514:7668256dbe61 | 475 | #define MXC_F_IOMAN_CRNT_MODE_IO_CRNT1 ((uint32_t)(0x0000000FUL << MXC_F_IOMAN_CRNT_MODE_IO_CRNT1_POS)) |
| mbed_official | 514:7668256dbe61 | 476 | #define MXC_F_IOMAN_CRNT_MODE_IO_CRNT2_POS 8 |
| mbed_official | 514:7668256dbe61 | 477 | #define MXC_F_IOMAN_CRNT_MODE_IO_CRNT2 ((uint32_t)(0x0000000FUL << MXC_F_IOMAN_CRNT_MODE_IO_CRNT2_POS)) |
| mbed_official | 514:7668256dbe61 | 478 | #define MXC_F_IOMAN_CRNT_MODE_IO_CRNT3_POS 12 |
| mbed_official | 514:7668256dbe61 | 479 | #define MXC_F_IOMAN_CRNT_MODE_IO_CRNT3 ((uint32_t)(0x0000000FUL << MXC_F_IOMAN_CRNT_MODE_IO_CRNT3_POS)) |
| mbed_official | 514:7668256dbe61 | 480 | #define MXC_F_IOMAN_CRNT_MODE_IO_CRNT4_POS 16 |
| mbed_official | 514:7668256dbe61 | 481 | #define MXC_F_IOMAN_CRNT_MODE_IO_CRNT4 ((uint32_t)(0x0000000FUL << MXC_F_IOMAN_CRNT_MODE_IO_CRNT4_POS)) |
| mbed_official | 514:7668256dbe61 | 482 | #define MXC_F_IOMAN_CRNT_MODE_IO_CRNT5_POS 20 |
| mbed_official | 514:7668256dbe61 | 483 | #define MXC_F_IOMAN_CRNT_MODE_IO_CRNT5 ((uint32_t)(0x0000000FUL << MXC_F_IOMAN_CRNT_MODE_IO_CRNT5_POS)) |
| mbed_official | 514:7668256dbe61 | 484 | #define MXC_F_IOMAN_CRNT_MODE_IO_CRNT6_POS 24 |
| mbed_official | 514:7668256dbe61 | 485 | #define MXC_F_IOMAN_CRNT_MODE_IO_CRNT6 ((uint32_t)(0x0000000FUL << MXC_F_IOMAN_CRNT_MODE_IO_CRNT6_POS)) |
| mbed_official | 514:7668256dbe61 | 486 | #define MXC_F_IOMAN_CRNT_MODE_IO_CRNT7_POS 28 |
| mbed_official | 514:7668256dbe61 | 487 | #define MXC_F_IOMAN_CRNT_MODE_IO_CRNT7 ((uint32_t)(0x0000000FUL << MXC_F_IOMAN_CRNT_MODE_IO_CRNT7_POS)) |
| mbed_official | 514:7668256dbe61 | 488 | |
| mbed_official | 514:7668256dbe61 | 489 | #define MXC_F_IOMAN_PADX_CONTROL_PADX_POWER_CONTROL_POS 0 |
| mbed_official | 514:7668256dbe61 | 490 | #define MXC_F_IOMAN_PADX_CONTROL_PADX_POWER_CONTROL ((uint32_t)(0x00000001UL << MXC_F_IOMAN_PADX_CONTROL_PADX_POWER_CONTROL_POS)) |
| mbed_official | 514:7668256dbe61 | 491 | #define MXC_F_IOMAN_PADX_CONTROL_PADX_GPIO0_OUT_MODE_POS 4 |
| mbed_official | 514:7668256dbe61 | 492 | #define MXC_F_IOMAN_PADX_CONTROL_PADX_GPIO0_OUT_MODE ((uint32_t)(0x00000003UL << MXC_F_IOMAN_PADX_CONTROL_PADX_GPIO0_OUT_MODE_POS)) |
| mbed_official | 514:7668256dbe61 | 493 | #define MXC_F_IOMAN_PADX_CONTROL_PADX_GPIO0_INPUT_STATE_POS 6 |
| mbed_official | 514:7668256dbe61 | 494 | #define MXC_F_IOMAN_PADX_CONTROL_PADX_GPIO0_INPUT_STATE ((uint32_t)(0x00000001UL << MXC_F_IOMAN_PADX_CONTROL_PADX_GPIO0_INPUT_STATE_POS)) |
| mbed_official | 514:7668256dbe61 | 495 | #define MXC_F_IOMAN_PADX_CONTROL_PADX_GPIO1_OUT_MODE_POS 8 |
| mbed_official | 514:7668256dbe61 | 496 | #define MXC_F_IOMAN_PADX_CONTROL_PADX_GPIO1_OUT_MODE ((uint32_t)(0x00000003UL << MXC_F_IOMAN_PADX_CONTROL_PADX_GPIO1_OUT_MODE_POS)) |
| mbed_official | 514:7668256dbe61 | 497 | #define MXC_F_IOMAN_PADX_CONTROL_PADX_GPIO1_INPUT_STATE_POS 10 |
| mbed_official | 514:7668256dbe61 | 498 | #define MXC_F_IOMAN_PADX_CONTROL_PADX_GPIO1_INPUT_STATE ((uint32_t)(0x00000001UL << MXC_F_IOMAN_PADX_CONTROL_PADX_GPIO1_INPUT_STATE_POS)) |
| mbed_official | 514:7668256dbe61 | 499 | |
| mbed_official | 514:7668256dbe61 | 500 | #ifdef __cplusplus |
| mbed_official | 514:7668256dbe61 | 501 | } |
| mbed_official | 514:7668256dbe61 | 502 | #endif |
| mbed_official | 514:7668256dbe61 | 503 | |
| mbed_official | 514:7668256dbe61 | 504 | /** |
| mbed_official | 514:7668256dbe61 | 505 | * @} |
| mbed_official | 514:7668256dbe61 | 506 | */ |
| mbed_official | 514:7668256dbe61 | 507 | |
| mbed_official | 514:7668256dbe61 | 508 | #endif /* _MXC_IOMAN_REGS_H_ */ |
