mbed official
mbed library sources
Dependents: Encrypted my_mbed lklk CyaSSL_DTLS_Cellular ... more
Superseded
This library was superseded by mbed-dev - https://os.mbed.com/users/mbed_official/code/mbed-dev/.
Development branch of the mbed library sources. This library is kept in synch with the latest changes from the mbed SDK and it is not guaranteed to work.
If you are looking for a stable and tested release, please import one of the official mbed library releases:
Import librarymbed
The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.
Last commit 20 Feb 2019 by 
mbed official
targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h@380:510f0c3515e3, 2014-11-03 (annotated)
- Committer:
- mbed_official
- Date:
- Mon Nov 03 10:15:07 2014 +0000
- Revision:
- 380:510f0c3515e3
- Parent:
- targets/cmsis/TARGET_STM/TARGET_NUCLEO_F401RE/stm32f4xx_hal_dma2d.h@369:2e96f1b71984
- Child:
- 532:fe11edbda85c
Synchronized with git revision 417f470ba9f4882d7079611cbc576afd9c49b0ef
Full URL: https://github.com/mbedmicro/mbed/commit/417f470ba9f4882d7079611cbc576afd9c49b0ef/
Targets: Factorisation of NUCLEO_F401RE and F411RE cmsis folders
Who changed what in which revision?
| User | Revision | Line number | New contents of line |
|---|---|---|---|
| mbed_official | 87:085cde657901 | 1 | /** |
| mbed_official | 87:085cde657901 | 2 | ****************************************************************************** |
| mbed_official | 87:085cde657901 | 3 | * @file stm32f4xx_hal_dma2d.h |
| mbed_official | 87:085cde657901 | 4 | * @author MCD Application Team |
| mbed_official | 369:2e96f1b71984 | 5 | * @version V1.1.0 |
| mbed_official | 369:2e96f1b71984 | 6 | * @date 19-June-2014 |
| mbed_official | 87:085cde657901 | 7 | * @brief Header file of DMA2D HAL module. |
| mbed_official | 87:085cde657901 | 8 | ****************************************************************************** |
| mbed_official | 87:085cde657901 | 9 | * @attention |
| mbed_official | 87:085cde657901 | 10 | * |
| mbed_official | 87:085cde657901 | 11 | * <h2><center>© COPYRIGHT(c) 2014 STMicroelectronics</center></h2> |
| mbed_official | 87:085cde657901 | 12 | * |
| mbed_official | 87:085cde657901 | 13 | * Redistribution and use in source and binary forms, with or without modification, |
| mbed_official | 87:085cde657901 | 14 | * are permitted provided that the following conditions are met: |
| mbed_official | 87:085cde657901 | 15 | * 1. Redistributions of source code must retain the above copyright notice, |
| mbed_official | 87:085cde657901 | 16 | * this list of conditions and the following disclaimer. |
| mbed_official | 87:085cde657901 | 17 | * 2. Redistributions in binary form must reproduce the above copyright notice, |
| mbed_official | 87:085cde657901 | 18 | * this list of conditions and the following disclaimer in the documentation |
| mbed_official | 87:085cde657901 | 19 | * and/or other materials provided with the distribution. |
| mbed_official | 87:085cde657901 | 20 | * 3. Neither the name of STMicroelectronics nor the names of its contributors |
| mbed_official | 87:085cde657901 | 21 | * may be used to endorse or promote products derived from this software |
| mbed_official | 87:085cde657901 | 22 | * without specific prior written permission. |
| mbed_official | 87:085cde657901 | 23 | * |
| mbed_official | 87:085cde657901 | 24 | * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" |
| mbed_official | 87:085cde657901 | 25 | * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
| mbed_official | 87:085cde657901 | 26 | * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE |
| mbed_official | 87:085cde657901 | 27 | * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE |
| mbed_official | 87:085cde657901 | 28 | * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
| mbed_official | 87:085cde657901 | 29 | * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR |
| mbed_official | 87:085cde657901 | 30 | * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER |
| mbed_official | 87:085cde657901 | 31 | * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, |
| mbed_official | 87:085cde657901 | 32 | * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE |
| mbed_official | 87:085cde657901 | 33 | * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
| mbed_official | 87:085cde657901 | 34 | * |
| mbed_official | 87:085cde657901 | 35 | ****************************************************************************** |
| mbed_official | 87:085cde657901 | 36 | */ |
| mbed_official | 87:085cde657901 | 37 | |
| mbed_official | 87:085cde657901 | 38 | /* Define to prevent recursive inclusion -------------------------------------*/ |
| mbed_official | 87:085cde657901 | 39 | #ifndef __STM32F4xx_HAL_DMA2D_H |
| mbed_official | 87:085cde657901 | 40 | #define __STM32F4xx_HAL_DMA2D_H |
| mbed_official | 87:085cde657901 | 41 | |
| mbed_official | 87:085cde657901 | 42 | #ifdef __cplusplus |
| mbed_official | 87:085cde657901 | 43 | extern "C" { |
| mbed_official | 87:085cde657901 | 44 | #endif |
| mbed_official | 87:085cde657901 | 45 | |
| mbed_official | 106:ced8cbb51063 | 46 | #if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) |
| mbed_official | 87:085cde657901 | 47 | /* Includes ------------------------------------------------------------------*/ |
| mbed_official | 87:085cde657901 | 48 | #include "stm32f4xx_hal_def.h" |
| mbed_official | 87:085cde657901 | 49 | |
| mbed_official | 87:085cde657901 | 50 | /** @addtogroup STM32F4xx_HAL_Driver |
| mbed_official | 87:085cde657901 | 51 | * @{ |
| mbed_official | 87:085cde657901 | 52 | */ |
| mbed_official | 87:085cde657901 | 53 | |
| mbed_official | 87:085cde657901 | 54 | /** @addtogroup DMA2D |
| mbed_official | 87:085cde657901 | 55 | * @{ |
| mbed_official | 87:085cde657901 | 56 | */ |
| mbed_official | 87:085cde657901 | 57 | |
| mbed_official | 87:085cde657901 | 58 | /* Exported types ------------------------------------------------------------*/ |
| mbed_official | 87:085cde657901 | 59 | |
| mbed_official | 87:085cde657901 | 60 | #define MAX_DMA2D_LAYER 2 |
| mbed_official | 226:b062af740e40 | 61 | |
| mbed_official | 87:085cde657901 | 62 | /** |
| mbed_official | 226:b062af740e40 | 63 | * @brief DMA2D color Structure definition |
| mbed_official | 87:085cde657901 | 64 | */ |
| mbed_official | 87:085cde657901 | 65 | typedef struct |
| mbed_official | 87:085cde657901 | 66 | { |
| mbed_official | 87:085cde657901 | 67 | uint32_t Blue; /*!< Configures the blue value. |
| mbed_official | 87:085cde657901 | 68 | This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF. */ |
| mbed_official | 87:085cde657901 | 69 | |
| mbed_official | 226:b062af740e40 | 70 | uint32_t Green; /*!< Configures the green value. |
| mbed_official | 87:085cde657901 | 71 | This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF. */ |
| mbed_official | 226:b062af740e40 | 72 | |
| mbed_official | 226:b062af740e40 | 73 | uint32_t Red; /*!< Configures the red value. |
| mbed_official | 87:085cde657901 | 74 | This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF. */ |
| mbed_official | 87:085cde657901 | 75 | } DMA2D_ColorTypeDef; |
| mbed_official | 87:085cde657901 | 76 | |
| mbed_official | 87:085cde657901 | 77 | /** |
| mbed_official | 226:b062af740e40 | 78 | * @brief DMA2D CLUT Structure definition |
| mbed_official | 87:085cde657901 | 79 | */ |
| mbed_official | 87:085cde657901 | 80 | typedef struct |
| mbed_official | 87:085cde657901 | 81 | { |
| mbed_official | 226:b062af740e40 | 82 | uint32_t *pCLUT; /*!< Configures the DMA2D CLUT memory address.*/ |
| mbed_official | 87:085cde657901 | 83 | |
| mbed_official | 226:b062af740e40 | 84 | uint32_t CLUTColorMode; /*!< configures the DMA2D CLUT color mode. |
| mbed_official | 87:085cde657901 | 85 | This parameter can be one value of @ref DMA2D_CLUT_CM */ |
| mbed_official | 226:b062af740e40 | 86 | |
| mbed_official | 87:085cde657901 | 87 | uint32_t Size; /*!< configures the DMA2D CLUT size. |
| mbed_official | 226:b062af740e40 | 88 | This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF.*/ |
| mbed_official | 87:085cde657901 | 89 | } DMA2D_CLUTCfgTypeDef; |
| mbed_official | 87:085cde657901 | 90 | |
| mbed_official | 87:085cde657901 | 91 | /** |
| mbed_official | 226:b062af740e40 | 92 | * @brief DMA2D Init structure definition |
| mbed_official | 87:085cde657901 | 93 | */ |
| mbed_official | 87:085cde657901 | 94 | typedef struct |
| mbed_official | 87:085cde657901 | 95 | { |
| mbed_official | 87:085cde657901 | 96 | uint32_t Mode; /*!< configures the DMA2D transfer mode. |
| mbed_official | 87:085cde657901 | 97 | This parameter can be one value of @ref DMA2D_Mode */ |
| mbed_official | 226:b062af740e40 | 98 | |
| mbed_official | 87:085cde657901 | 99 | uint32_t ColorMode; /*!< configures the color format of the output image. |
| mbed_official | 87:085cde657901 | 100 | This parameter can be one value of @ref DMA2D_Color_Mode */ |
| mbed_official | 87:085cde657901 | 101 | |
| mbed_official | 87:085cde657901 | 102 | uint32_t OutputOffset; /*!< Specifies the Offset value. |
| mbed_official | 87:085cde657901 | 103 | This parameter must be a number between Min_Data = 0x0000 and Max_Data = 0x3FFF. */ |
| mbed_official | 87:085cde657901 | 104 | } DMA2D_InitTypeDef; |
| mbed_official | 87:085cde657901 | 105 | |
| mbed_official | 87:085cde657901 | 106 | /** |
| mbed_official | 226:b062af740e40 | 107 | * @brief DMA2D Layer structure definition |
| mbed_official | 87:085cde657901 | 108 | */ |
| mbed_official | 87:085cde657901 | 109 | typedef struct |
| mbed_official | 87:085cde657901 | 110 | { |
| mbed_official | 87:085cde657901 | 111 | uint32_t InputOffset; /*!< configures the DMA2D foreground offset. |
| mbed_official | 87:085cde657901 | 112 | This parameter must be a number between Min_Data = 0x0000 and Max_Data = 0x3FFF. */ |
| mbed_official | 87:085cde657901 | 113 | |
| mbed_official | 87:085cde657901 | 114 | uint32_t InputColorMode; /*!< configures the DMA2D foreground color mode . |
| mbed_official | 87:085cde657901 | 115 | This parameter can be one value of @ref DMA2D_Input_Color_Mode */ |
| mbed_official | 226:b062af740e40 | 116 | |
| mbed_official | 87:085cde657901 | 117 | uint32_t AlphaMode; /*!< configures the DMA2D foreground alpha mode. |
| mbed_official | 87:085cde657901 | 118 | This parameter can be one value of @ref DMA2D_ALPHA_MODE */ |
| mbed_official | 87:085cde657901 | 119 | |
| mbed_official | 369:2e96f1b71984 | 120 | uint32_t InputAlpha; /*!< Specifies the DMA2D foreground alpha value and color value in case of A8 or A4 color mode. |
| mbed_official | 369:2e96f1b71984 | 121 | This parameter must be a number between Min_Data = 0x00000000 and Max_Data = 0xFFFFFFFF |
| mbed_official | 369:2e96f1b71984 | 122 | in case of A8 or A4 color mode (ARGB). |
| mbed_official | 369:2e96f1b71984 | 123 | Otherwise, This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF.*/ |
| mbed_official | 226:b062af740e40 | 124 | |
| mbed_official | 87:085cde657901 | 125 | } DMA2D_LayerCfgTypeDef; |
| mbed_official | 87:085cde657901 | 126 | |
| mbed_official | 87:085cde657901 | 127 | /** |
| mbed_official | 226:b062af740e40 | 128 | * @brief HAL DMA2D State structures definition |
| mbed_official | 226:b062af740e40 | 129 | */ |
| mbed_official | 87:085cde657901 | 130 | typedef enum |
| mbed_official | 87:085cde657901 | 131 | { |
| mbed_official | 87:085cde657901 | 132 | HAL_DMA2D_STATE_RESET = 0x00, /*!< DMA2D not yet initialized or disabled */ |
| mbed_official | 87:085cde657901 | 133 | HAL_DMA2D_STATE_READY = 0x01, /*!< Peripheral Initialized and ready for use */ |
| mbed_official | 226:b062af740e40 | 134 | HAL_DMA2D_STATE_BUSY = 0x02, /*!< an internal process is ongoing */ |
| mbed_official | 226:b062af740e40 | 135 | HAL_DMA2D_STATE_TIMEOUT = 0x03, /*!< Timeout state */ |
| mbed_official | 87:085cde657901 | 136 | HAL_DMA2D_STATE_ERROR = 0x04, /*!< DMA2D state error */ |
| mbed_official | 87:085cde657901 | 137 | HAL_DMA2D_STATE_SUSPEND = 0x05 /*!< DMA2D process is suspended */ |
| mbed_official | 87:085cde657901 | 138 | }HAL_DMA2D_StateTypeDef; |
| mbed_official | 87:085cde657901 | 139 | |
| mbed_official | 87:085cde657901 | 140 | /** |
| mbed_official | 226:b062af740e40 | 141 | * @brief DMA2D handle Structure definition |
| mbed_official | 226:b062af740e40 | 142 | */ |
| mbed_official | 87:085cde657901 | 143 | typedef struct __DMA2D_HandleTypeDef |
| mbed_official | 226:b062af740e40 | 144 | { |
| mbed_official | 87:085cde657901 | 145 | DMA2D_TypeDef *Instance; /*!< DMA2D Register base address */ |
| mbed_official | 226:b062af740e40 | 146 | |
| mbed_official | 87:085cde657901 | 147 | DMA2D_InitTypeDef Init; /*!< DMA2D communication parameters */ |
| mbed_official | 226:b062af740e40 | 148 | |
| mbed_official | 87:085cde657901 | 149 | void (* XferCpltCallback)(struct __DMA2D_HandleTypeDef * hdma2d); /*!< DMA2D transfer complete callback */ |
| mbed_official | 226:b062af740e40 | 150 | |
| mbed_official | 87:085cde657901 | 151 | void (* XferErrorCallback)(struct __DMA2D_HandleTypeDef * hdma2d); /*!< DMA2D transfer error callback */ |
| mbed_official | 226:b062af740e40 | 152 | |
| mbed_official | 87:085cde657901 | 153 | DMA2D_LayerCfgTypeDef LayerCfg[MAX_DMA2D_LAYER]; /*!< DMA2D Layers parameters */ |
| mbed_official | 226:b062af740e40 | 154 | |
| mbed_official | 87:085cde657901 | 155 | HAL_LockTypeDef Lock; /*!< DMA2D Lock */ |
| mbed_official | 226:b062af740e40 | 156 | |
| mbed_official | 87:085cde657901 | 157 | __IO HAL_DMA2D_StateTypeDef State; /*!< DMA2D transfer state */ |
| mbed_official | 226:b062af740e40 | 158 | |
| mbed_official | 87:085cde657901 | 159 | __IO uint32_t ErrorCode; /*!< DMA2D Error code */ |
| mbed_official | 226:b062af740e40 | 160 | } DMA2D_HandleTypeDef; |
| mbed_official | 87:085cde657901 | 161 | |
| mbed_official | 87:085cde657901 | 162 | |
| mbed_official | 87:085cde657901 | 163 | /* Exported constants --------------------------------------------------------*/ |
| mbed_official | 87:085cde657901 | 164 | |
| mbed_official | 87:085cde657901 | 165 | /** @defgroup DMA2D_Exported_Constants |
| mbed_official | 87:085cde657901 | 166 | * @{ |
| mbed_official | 226:b062af740e40 | 167 | */ |
| mbed_official | 87:085cde657901 | 168 | |
| mbed_official | 87:085cde657901 | 169 | /** @defgroup DMA2D_Layer |
| mbed_official | 87:085cde657901 | 170 | * @{ |
| mbed_official | 87:085cde657901 | 171 | */ |
| mbed_official | 226:b062af740e40 | 172 | #define IS_DMA2D_LAYER(LAYER) ((LAYER) <= MAX_DMA2D_LAYER) |
| mbed_official | 87:085cde657901 | 173 | /** |
| mbed_official | 87:085cde657901 | 174 | * @} |
| mbed_official | 87:085cde657901 | 175 | */ |
| mbed_official | 87:085cde657901 | 176 | |
| mbed_official | 87:085cde657901 | 177 | /** @defgroup DMA2D_Error_Code |
| mbed_official | 87:085cde657901 | 178 | * @{ |
| mbed_official | 87:085cde657901 | 179 | */ |
| mbed_official | 87:085cde657901 | 180 | #define HAL_DMA2D_ERROR_NONE ((uint32_t)0x00000000) /*!< No error */ |
| mbed_official | 87:085cde657901 | 181 | #define HAL_DMA2D_ERROR_TE ((uint32_t)0x00000001) /*!< Transfer error */ |
| mbed_official | 226:b062af740e40 | 182 | #define HAL_DMA2D_ERROR_CE ((uint32_t)0x00000002) /*!< Configuration error */ |
| mbed_official | 87:085cde657901 | 183 | #define HAL_DMA2D_ERROR_TIMEOUT ((uint32_t)0x00000020) /*!< Timeout error */ |
| mbed_official | 87:085cde657901 | 184 | /** |
| mbed_official | 87:085cde657901 | 185 | * @} |
| mbed_official | 87:085cde657901 | 186 | */ |
| mbed_official | 226:b062af740e40 | 187 | |
| mbed_official | 87:085cde657901 | 188 | /** @defgroup DMA2D_Mode |
| mbed_official | 87:085cde657901 | 189 | * @{ |
| mbed_official | 87:085cde657901 | 190 | */ |
| mbed_official | 87:085cde657901 | 191 | #define DMA2D_M2M ((uint32_t)0x00000000) /*!< DMA2D memory to memory transfer mode */ |
| mbed_official | 87:085cde657901 | 192 | #define DMA2D_M2M_PFC ((uint32_t)0x00010000) /*!< DMA2D memory to memory with pixel format conversion transfer mode */ |
| mbed_official | 87:085cde657901 | 193 | #define DMA2D_M2M_BLEND ((uint32_t)0x00020000) /*!< DMA2D memory to memory with blending transfer mode */ |
| mbed_official | 87:085cde657901 | 194 | #define DMA2D_R2M ((uint32_t)0x00030000) /*!< DMA2D register to memory transfer mode */ |
| mbed_official | 87:085cde657901 | 195 | |
| mbed_official | 87:085cde657901 | 196 | #define IS_DMA2D_MODE(MODE) (((MODE) == DMA2D_M2M) || ((MODE) == DMA2D_M2M_PFC) || \ |
| mbed_official | 87:085cde657901 | 197 | ((MODE) == DMA2D_M2M_BLEND) || ((MODE) == DMA2D_R2M)) |
| mbed_official | 87:085cde657901 | 198 | /** |
| mbed_official | 87:085cde657901 | 199 | * @} |
| mbed_official | 226:b062af740e40 | 200 | */ |
| mbed_official | 87:085cde657901 | 201 | |
| mbed_official | 87:085cde657901 | 202 | /** @defgroup DMA2D_Color_Mode |
| mbed_official | 87:085cde657901 | 203 | * @{ |
| mbed_official | 87:085cde657901 | 204 | */ |
| mbed_official | 87:085cde657901 | 205 | #define DMA2D_ARGB8888 ((uint32_t)0x00000000) /*!< ARGB8888 DMA2D color mode */ |
| mbed_official | 87:085cde657901 | 206 | #define DMA2D_RGB888 ((uint32_t)0x00000001) /*!< RGB888 DMA2D color mode */ |
| mbed_official | 87:085cde657901 | 207 | #define DMA2D_RGB565 ((uint32_t)0x00000002) /*!< RGB565 DMA2D color mode */ |
| mbed_official | 87:085cde657901 | 208 | #define DMA2D_ARGB1555 ((uint32_t)0x00000003) /*!< ARGB1555 DMA2D color mode */ |
| mbed_official | 87:085cde657901 | 209 | #define DMA2D_ARGB4444 ((uint32_t)0x00000004) /*!< ARGB4444 DMA2D color mode */ |
| mbed_official | 87:085cde657901 | 210 | |
| mbed_official | 87:085cde657901 | 211 | #define IS_DMA2D_CMODE(MODE_ARGB) (((MODE_ARGB) == DMA2D_ARGB8888) || ((MODE_ARGB) == DMA2D_RGB888) || \ |
| mbed_official | 87:085cde657901 | 212 | ((MODE_ARGB) == DMA2D_RGB565) || ((MODE_ARGB) == DMA2D_ARGB1555) || \ |
| mbed_official | 87:085cde657901 | 213 | ((MODE_ARGB) == DMA2D_ARGB4444)) |
| mbed_official | 87:085cde657901 | 214 | /** |
| mbed_official | 87:085cde657901 | 215 | * @} |
| mbed_official | 87:085cde657901 | 216 | */ |
| mbed_official | 87:085cde657901 | 217 | |
| mbed_official | 87:085cde657901 | 218 | /** @defgroup DMA2D_COLOR_VALUE |
| mbed_official | 87:085cde657901 | 219 | * @{ |
| mbed_official | 87:085cde657901 | 220 | */ |
| mbed_official | 87:085cde657901 | 221 | |
| mbed_official | 87:085cde657901 | 222 | #define COLOR_VALUE ((uint32_t)0x000000FF) /*!< color value mask */ |
| mbed_official | 87:085cde657901 | 223 | |
| mbed_official | 87:085cde657901 | 224 | #define IS_DMA2D_COLOR(COLOR) ((COLOR) <= COLOR_VALUE) |
| mbed_official | 87:085cde657901 | 225 | /** |
| mbed_official | 87:085cde657901 | 226 | * @} |
| mbed_official | 87:085cde657901 | 227 | */ |
| mbed_official | 87:085cde657901 | 228 | |
| mbed_official | 87:085cde657901 | 229 | /** @defgroup DMA2D_SIZE |
| mbed_official | 87:085cde657901 | 230 | * @{ |
| mbed_official | 87:085cde657901 | 231 | */ |
| mbed_official | 87:085cde657901 | 232 | #define DMA2D_PIXEL (DMA2D_NLR_PL >> 16) /*!< DMA2D pixel per line */ |
| mbed_official | 87:085cde657901 | 233 | #define DMA2D_LINE DMA2D_NLR_NL /*!< DMA2D number of line */ |
| mbed_official | 87:085cde657901 | 234 | |
| mbed_official | 87:085cde657901 | 235 | #define IS_DMA2D_LINE(LINE) ((LINE) <= DMA2D_LINE) |
| mbed_official | 87:085cde657901 | 236 | #define IS_DMA2D_PIXEL(PIXEL) ((PIXEL) <= DMA2D_PIXEL) |
| mbed_official | 87:085cde657901 | 237 | /** |
| mbed_official | 87:085cde657901 | 238 | * @} |
| mbed_official | 87:085cde657901 | 239 | */ |
| mbed_official | 87:085cde657901 | 240 | |
| mbed_official | 226:b062af740e40 | 241 | /** @defgroup DMA2D_Offset |
| mbed_official | 87:085cde657901 | 242 | * @{ |
| mbed_official | 87:085cde657901 | 243 | */ |
| mbed_official | 87:085cde657901 | 244 | #define DMA2D_OFFSET DMA2D_FGOR_LO /*!< Line Offset */ |
| mbed_official | 87:085cde657901 | 245 | |
| mbed_official | 87:085cde657901 | 246 | #define IS_DMA2D_OFFSET(OOFFSET) ((OOFFSET) <= DMA2D_OFFSET) |
| mbed_official | 87:085cde657901 | 247 | /** |
| mbed_official | 87:085cde657901 | 248 | * @} |
| mbed_official | 87:085cde657901 | 249 | */ |
| mbed_official | 87:085cde657901 | 250 | |
| mbed_official | 87:085cde657901 | 251 | /** @defgroup DMA2D_Input_Color_Mode |
| mbed_official | 87:085cde657901 | 252 | * @{ |
| mbed_official | 87:085cde657901 | 253 | */ |
| mbed_official | 87:085cde657901 | 254 | #define CM_ARGB8888 ((uint32_t)0x00000000) /*!< ARGB8888 color mode */ |
| mbed_official | 87:085cde657901 | 255 | #define CM_RGB888 ((uint32_t)0x00000001) /*!< RGB888 color mode */ |
| mbed_official | 87:085cde657901 | 256 | #define CM_RGB565 ((uint32_t)0x00000002) /*!< RGB565 color mode */ |
| mbed_official | 87:085cde657901 | 257 | #define CM_ARGB1555 ((uint32_t)0x00000003) /*!< ARGB1555 color mode */ |
| mbed_official | 87:085cde657901 | 258 | #define CM_ARGB4444 ((uint32_t)0x00000004) /*!< ARGB4444 color mode */ |
| mbed_official | 87:085cde657901 | 259 | #define CM_L8 ((uint32_t)0x00000005) /*!< L8 color mode */ |
| mbed_official | 87:085cde657901 | 260 | #define CM_AL44 ((uint32_t)0x00000006) /*!< AL44 color mode */ |
| mbed_official | 87:085cde657901 | 261 | #define CM_AL88 ((uint32_t)0x00000007) /*!< AL88 color mode */ |
| mbed_official | 87:085cde657901 | 262 | #define CM_L4 ((uint32_t)0x00000008) /*!< L4 color mode */ |
| mbed_official | 87:085cde657901 | 263 | #define CM_A8 ((uint32_t)0x00000009) /*!< A8 color mode */ |
| mbed_official | 87:085cde657901 | 264 | #define CM_A4 ((uint32_t)0x0000000A) /*!< A4 color mode */ |
| mbed_official | 87:085cde657901 | 265 | |
| mbed_official | 87:085cde657901 | 266 | #define IS_DMA2D_INPUT_COLOR_MODE(INPUT_CM) (((INPUT_CM) == CM_ARGB8888) || ((INPUT_CM) == CM_RGB888) || \ |
| mbed_official | 87:085cde657901 | 267 | ((INPUT_CM) == CM_RGB565) || ((INPUT_CM) == CM_ARGB1555) || \ |
| mbed_official | 87:085cde657901 | 268 | ((INPUT_CM) == CM_ARGB4444) || ((INPUT_CM) == CM_L8) || \ |
| mbed_official | 87:085cde657901 | 269 | ((INPUT_CM) == CM_AL44) || ((INPUT_CM) == CM_AL88) || \ |
| mbed_official | 87:085cde657901 | 270 | ((INPUT_CM) == CM_L4) || ((INPUT_CM) == CM_A8) || \ |
| mbed_official | 87:085cde657901 | 271 | ((INPUT_CM) == CM_A4)) |
| mbed_official | 87:085cde657901 | 272 | /** |
| mbed_official | 87:085cde657901 | 273 | * @} |
| mbed_official | 87:085cde657901 | 274 | */ |
| mbed_official | 87:085cde657901 | 275 | |
| mbed_official | 87:085cde657901 | 276 | /** @defgroup DMA2D_ALPHA_MODE |
| mbed_official | 87:085cde657901 | 277 | * @{ |
| mbed_official | 87:085cde657901 | 278 | */ |
| mbed_official | 87:085cde657901 | 279 | #define DMA2D_NO_MODIF_ALPHA ((uint32_t)0x00000000) /*!< No modification of the alpha channel value */ |
| mbed_official | 87:085cde657901 | 280 | #define DMA2D_REPLACE_ALPHA ((uint32_t)0x00000001) /*!< Replace original alpha channel value by programmed alpha value */ |
| mbed_official | 87:085cde657901 | 281 | #define DMA2D_COMBINE_ALPHA ((uint32_t)0x00000002) /*!< Replace original alpha channel value by programmed alpha value |
| mbed_official | 87:085cde657901 | 282 | with original alpha channel value */ |
| mbed_official | 87:085cde657901 | 283 | |
| mbed_official | 87:085cde657901 | 284 | #define IS_DMA2D_ALPHA_MODE(AlphaMode) (((AlphaMode) == DMA2D_NO_MODIF_ALPHA) || \ |
| mbed_official | 87:085cde657901 | 285 | ((AlphaMode) == DMA2D_REPLACE_ALPHA) || \ |
| mbed_official | 87:085cde657901 | 286 | ((AlphaMode) == DMA2D_COMBINE_ALPHA)) |
| mbed_official | 87:085cde657901 | 287 | /** |
| mbed_official | 87:085cde657901 | 288 | * @} |
| mbed_official | 87:085cde657901 | 289 | */ |
| mbed_official | 87:085cde657901 | 290 | |
| mbed_official | 87:085cde657901 | 291 | /** @defgroup DMA2D_CLUT_CM |
| mbed_official | 87:085cde657901 | 292 | * @{ |
| mbed_official | 87:085cde657901 | 293 | */ |
| mbed_official | 87:085cde657901 | 294 | #define DMA2D_CCM_ARGB8888 ((uint32_t)0x00000000) /*!< ARGB8888 DMA2D C-LUT color mode */ |
| mbed_official | 87:085cde657901 | 295 | #define DMA2D_CCM_RGB888 ((uint32_t)0x00000001) /*!< RGB888 DMA2D C-LUT color mode */ |
| mbed_official | 87:085cde657901 | 296 | |
| mbed_official | 87:085cde657901 | 297 | #define IS_DMA2D_CLUT_CM(CLUT_CM) (((CLUT_CM) == DMA2D_CCM_ARGB8888) || ((CLUT_CM) == DMA2D_CCM_RGB888)) |
| mbed_official | 87:085cde657901 | 298 | /** |
| mbed_official | 87:085cde657901 | 299 | * @} |
| mbed_official | 87:085cde657901 | 300 | */ |
| mbed_official | 87:085cde657901 | 301 | |
| mbed_official | 226:b062af740e40 | 302 | /** @defgroup DMA2D_Size_Clut |
| mbed_official | 87:085cde657901 | 303 | * @{ |
| mbed_official | 87:085cde657901 | 304 | */ |
| mbed_official | 87:085cde657901 | 305 | #define DMA2D_CLUT_SIZE (DMA2D_FGPFCCR_CS >> 8) /*!< DMA2D C-LUT size */ |
| mbed_official | 87:085cde657901 | 306 | |
| mbed_official | 87:085cde657901 | 307 | #define IS_DMA2D_CLUT_SIZE(CLUT_SIZE) ((CLUT_SIZE) <= DMA2D_CLUT_SIZE) |
| mbed_official | 87:085cde657901 | 308 | /** |
| mbed_official | 87:085cde657901 | 309 | * @} |
| mbed_official | 87:085cde657901 | 310 | */ |
| mbed_official | 87:085cde657901 | 311 | |
| mbed_official | 87:085cde657901 | 312 | /** @defgroup DMA2D_DeadTime |
| mbed_official | 87:085cde657901 | 313 | * @{ |
| mbed_official | 87:085cde657901 | 314 | */ |
| mbed_official | 87:085cde657901 | 315 | #define LINE_WATERMARK DMA2D_LWR_LW |
| mbed_official | 87:085cde657901 | 316 | |
| mbed_official | 87:085cde657901 | 317 | #define IS_DMA2D_LineWatermark(LineWatermark) ((LineWatermark) <= LINE_WATERMARK) |
| mbed_official | 87:085cde657901 | 318 | /** |
| mbed_official | 87:085cde657901 | 319 | * @} |
| mbed_official | 226:b062af740e40 | 320 | */ |
| mbed_official | 226:b062af740e40 | 321 | |
| mbed_official | 87:085cde657901 | 322 | /** @defgroup DMA2D_Interrupts |
| mbed_official | 87:085cde657901 | 323 | * @{ |
| mbed_official | 87:085cde657901 | 324 | */ |
| mbed_official | 87:085cde657901 | 325 | #define DMA2D_IT_CE DMA2D_CR_CEIE /*!< Configuration Error Interrupt */ |
| mbed_official | 87:085cde657901 | 326 | #define DMA2D_IT_CTC DMA2D_CR_CTCIE /*!< C-LUT Transfer Complete Interrupt */ |
| mbed_official | 87:085cde657901 | 327 | #define DMA2D_IT_CAE DMA2D_CR_CAEIE /*!< C-LUT Access Error Interrupt */ |
| mbed_official | 87:085cde657901 | 328 | #define DMA2D_IT_TW DMA2D_CR_TWIE /*!< Transfer Watermark Interrupt */ |
| mbed_official | 87:085cde657901 | 329 | #define DMA2D_IT_TC DMA2D_CR_TCIE /*!< Transfer Complete Interrupt */ |
| mbed_official | 87:085cde657901 | 330 | #define DMA2D_IT_TE DMA2D_CR_TEIE /*!< Transfer Error Interrupt */ |
| mbed_official | 87:085cde657901 | 331 | |
| mbed_official | 87:085cde657901 | 332 | #define IS_DMA2D_IT(IT) (((IT) == DMA2D_IT_CTC) || ((IT) == DMA2D_IT_CAE) || \ |
| mbed_official | 87:085cde657901 | 333 | ((IT) == DMA2D_IT_TW) || ((IT) == DMA2D_IT_TC) || \ |
| mbed_official | 87:085cde657901 | 334 | ((IT) == DMA2D_IT_TE) || ((IT) == DMA2D_IT_CE)) |
| mbed_official | 87:085cde657901 | 335 | /** |
| mbed_official | 87:085cde657901 | 336 | * @} |
| mbed_official | 87:085cde657901 | 337 | */ |
| mbed_official | 226:b062af740e40 | 338 | |
| mbed_official | 87:085cde657901 | 339 | /** @defgroup DMA2D_Flag |
| mbed_official | 87:085cde657901 | 340 | * @{ |
| mbed_official | 87:085cde657901 | 341 | */ |
| mbed_official | 87:085cde657901 | 342 | #define DMA2D_FLAG_CE DMA2D_ISR_CEIF /*!< Configuration Error Interrupt Flag */ |
| mbed_official | 87:085cde657901 | 343 | #define DMA2D_FLAG_CTC DMA2D_ISR_CTCIF /*!< C-LUT Transfer Complete Interrupt Flag */ |
| mbed_official | 87:085cde657901 | 344 | #define DMA2D_FLAG_CAE DMA2D_ISR_CAEIF /*!< C-LUT Access Error Interrupt Flag */ |
| mbed_official | 87:085cde657901 | 345 | #define DMA2D_FLAG_TW DMA2D_ISR_TWIF /*!< Transfer Watermark Interrupt Flag */ |
| mbed_official | 87:085cde657901 | 346 | #define DMA2D_FLAG_TC DMA2D_ISR_TCIF /*!< Transfer Complete Interrupt Flag */ |
| mbed_official | 87:085cde657901 | 347 | #define DMA2D_FLAG_TE DMA2D_ISR_TEIF /*!< Transfer Error Interrupt Flag */ |
| mbed_official | 87:085cde657901 | 348 | |
| mbed_official | 87:085cde657901 | 349 | #define IS_DMA2D_GET_FLAG(FLAG) (((FLAG) == DMA2D_FLAG_CTC) || ((FLAG) == DMA2D_FLAG_CAE) || \ |
| mbed_official | 87:085cde657901 | 350 | ((FLAG) == DMA2D_FLAG_TW) || ((FLAG) == DMA2D_FLAG_TC) || \ |
| mbed_official | 87:085cde657901 | 351 | ((FLAG) == DMA2D_FLAG_TE) || ((FLAG) == DMA2D_FLAG_CE)) |
| mbed_official | 87:085cde657901 | 352 | /** |
| mbed_official | 87:085cde657901 | 353 | * @} |
| mbed_official | 87:085cde657901 | 354 | */ |
| mbed_official | 87:085cde657901 | 355 | |
| mbed_official | 87:085cde657901 | 356 | /** |
| mbed_official | 87:085cde657901 | 357 | * @} |
| mbed_official | 87:085cde657901 | 358 | */ |
| mbed_official | 87:085cde657901 | 359 | /* Exported macro ------------------------------------------------------------*/ |
| mbed_official | 226:b062af740e40 | 360 | |
| mbed_official | 226:b062af740e40 | 361 | /** @brief Reset DMA2D handle state |
| mbed_official | 226:b062af740e40 | 362 | * @param __HANDLE__: specifies the DMA2D handle. |
| mbed_official | 226:b062af740e40 | 363 | * @retval None |
| mbed_official | 226:b062af740e40 | 364 | */ |
| mbed_official | 226:b062af740e40 | 365 | #define __HAL_DMA2D_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DMA2D_STATE_RESET) |
| mbed_official | 226:b062af740e40 | 366 | |
| mbed_official | 87:085cde657901 | 367 | /** |
| mbed_official | 87:085cde657901 | 368 | * @brief Enable the DMA2D. |
| mbed_official | 87:085cde657901 | 369 | * @param __HANDLE__: DMA2D handle |
| mbed_official | 87:085cde657901 | 370 | * @retval None. |
| mbed_official | 87:085cde657901 | 371 | */ |
| mbed_official | 87:085cde657901 | 372 | #define __HAL_DMA2D_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= DMA2D_CR_START) |
| mbed_official | 87:085cde657901 | 373 | |
| mbed_official | 87:085cde657901 | 374 | /** |
| mbed_official | 87:085cde657901 | 375 | * @brief Disable the DMA2D. |
| mbed_official | 87:085cde657901 | 376 | * @param __HANDLE__: DMA2D handle |
| mbed_official | 87:085cde657901 | 377 | * @retval None. |
| mbed_official | 87:085cde657901 | 378 | */ |
| mbed_official | 87:085cde657901 | 379 | #define __HAL_DMA2D_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~DMA2D_CR_START) |
| mbed_official | 87:085cde657901 | 380 | |
| mbed_official | 87:085cde657901 | 381 | /* Interrupt & Flag management */ |
| mbed_official | 87:085cde657901 | 382 | /** |
| mbed_official | 87:085cde657901 | 383 | * @brief Get the DMA2D pending flags. |
| mbed_official | 87:085cde657901 | 384 | * @param __HANDLE__: DMA2D handle |
| mbed_official | 87:085cde657901 | 385 | * @param __FLAG__: Get the specified flag. |
| mbed_official | 87:085cde657901 | 386 | * This parameter can be any combination of the following values: |
| mbed_official | 87:085cde657901 | 387 | * @arg DMA2D_FLAG_CE: Configuration error flag |
| mbed_official | 87:085cde657901 | 388 | * @arg DMA2D_FLAG_CTC: C-LUT transfer complete flag |
| mbed_official | 87:085cde657901 | 389 | * @arg DMA2D_FLAG_CAE: C-LUT access error flag |
| mbed_official | 87:085cde657901 | 390 | * @arg DMA2D_FLAG_TW: Transfer Watermark flag |
| mbed_official | 87:085cde657901 | 391 | * @arg DMA2D_FLAG_TC: Transfer complete flag |
| mbed_official | 87:085cde657901 | 392 | * @arg DMA2D_FLAG_TE: Transfer error flag |
| mbed_official | 87:085cde657901 | 393 | * @retval The state of FLAG. |
| mbed_official | 87:085cde657901 | 394 | */ |
| mbed_official | 87:085cde657901 | 395 | #define __HAL_DMA2D_GET_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ISR & (__FLAG__)) |
| mbed_official | 87:085cde657901 | 396 | |
| mbed_official | 87:085cde657901 | 397 | /** |
| mbed_official | 87:085cde657901 | 398 | * @brief Clears the DMA2D pending flags. |
| mbed_official | 87:085cde657901 | 399 | * @param __HANDLE__: DMA2D handle |
| mbed_official | 87:085cde657901 | 400 | * @param __FLAG__: specifies the flag to clear. |
| mbed_official | 87:085cde657901 | 401 | * This parameter can be any combination of the following values: |
| mbed_official | 87:085cde657901 | 402 | * @arg DMA2D_FLAG_CE: Configuration error flag |
| mbed_official | 87:085cde657901 | 403 | * @arg DMA2D_FLAG_CTC: C-LUT transfer complete flag |
| mbed_official | 87:085cde657901 | 404 | * @arg DMA2D_FLAG_CAE: C-LUT access error flag |
| mbed_official | 87:085cde657901 | 405 | * @arg DMA2D_FLAG_TW: Transfer Watermark flag |
| mbed_official | 87:085cde657901 | 406 | * @arg DMA2D_FLAG_TC: Transfer complete flag |
| mbed_official | 87:085cde657901 | 407 | * @arg DMA2D_FLAG_TE: Transfer error flag |
| mbed_official | 87:085cde657901 | 408 | * @retval None |
| mbed_official | 87:085cde657901 | 409 | */ |
| mbed_official | 369:2e96f1b71984 | 410 | #define __HAL_DMA2D_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->IFCR = (__FLAG__)) |
| mbed_official | 87:085cde657901 | 411 | |
| mbed_official | 87:085cde657901 | 412 | /** |
| mbed_official | 87:085cde657901 | 413 | * @brief Enables the specified DMA2D interrupts. |
| mbed_official | 87:085cde657901 | 414 | * @param __HANDLE__: DMA2D handle |
| mbed_official | 87:085cde657901 | 415 | * @param __INTERRUPT__: specifies the DMA2D interrupt sources to be enabled. |
| mbed_official | 87:085cde657901 | 416 | * This parameter can be any combination of the following values: |
| mbed_official | 87:085cde657901 | 417 | * @arg DMA2D_IT_CE: Configuration error interrupt mask |
| mbed_official | 87:085cde657901 | 418 | * @arg DMA2D_IT_CTC: C-LUT transfer complete interrupt mask |
| mbed_official | 87:085cde657901 | 419 | * @arg DMA2D_IT_CAE: C-LUT access error interrupt mask |
| mbed_official | 87:085cde657901 | 420 | * @arg DMA2D_IT_TW: Transfer Watermark interrupt mask |
| mbed_official | 87:085cde657901 | 421 | * @arg DMA2D_IT_TC: Transfer complete interrupt mask |
| mbed_official | 87:085cde657901 | 422 | * @arg DMA2D_IT_TE: Transfer error interrupt mask |
| mbed_official | 87:085cde657901 | 423 | * @retval None |
| mbed_official | 87:085cde657901 | 424 | */ |
| mbed_official | 87:085cde657901 | 425 | #define __HAL_DMA2D_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR |= (__INTERRUPT__)) |
| mbed_official | 87:085cde657901 | 426 | |
| mbed_official | 87:085cde657901 | 427 | /** |
| mbed_official | 87:085cde657901 | 428 | * @brief Disables the specified DMA2D interrupts. |
| mbed_official | 87:085cde657901 | 429 | * @param __HANDLE__: DMA2D handle |
| mbed_official | 87:085cde657901 | 430 | * @param __INTERRUPT__: specifies the DMA2D interrupt sources to be disabled. |
| mbed_official | 87:085cde657901 | 431 | * This parameter can be any combination of the following values: |
| mbed_official | 87:085cde657901 | 432 | * @arg DMA2D_IT_CE: Configuration error interrupt mask |
| mbed_official | 87:085cde657901 | 433 | * @arg DMA2D_IT_CTC: C-LUT transfer complete interrupt mask |
| mbed_official | 87:085cde657901 | 434 | * @arg DMA2D_IT_CAE: C-LUT access error interrupt mask |
| mbed_official | 87:085cde657901 | 435 | * @arg DMA2D_IT_TW: Transfer Watermark interrupt mask |
| mbed_official | 87:085cde657901 | 436 | * @arg DMA2D_IT_TC: Transfer complete interrupt mask |
| mbed_official | 87:085cde657901 | 437 | * @arg DMA2D_IT_TE: Transfer error interrupt mask |
| mbed_official | 87:085cde657901 | 438 | * @retval None |
| mbed_official | 87:085cde657901 | 439 | */ |
| mbed_official | 87:085cde657901 | 440 | #define __HAL_DMA2D_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR &= ~(__INTERRUPT__)) |
| mbed_official | 87:085cde657901 | 441 | |
| mbed_official | 87:085cde657901 | 442 | /** |
| mbed_official | 87:085cde657901 | 443 | * @brief Checks whether the specified DMA2D interrupt has occurred or not. |
| mbed_official | 87:085cde657901 | 444 | * @param __HANDLE__: DMA2D handle |
| mbed_official | 87:085cde657901 | 445 | * @param __INTERRUPT__: specifies the DMA2D interrupt source to check. |
| mbed_official | 87:085cde657901 | 446 | * This parameter can be one of the following values: |
| mbed_official | 87:085cde657901 | 447 | * @arg DMA2D_IT_CE: Configuration error interrupt mask |
| mbed_official | 87:085cde657901 | 448 | * @arg DMA2D_IT_CTC: C-LUT transfer complete interrupt mask |
| mbed_official | 87:085cde657901 | 449 | * @arg DMA2D_IT_CAE: C-LUT access error interrupt mask |
| mbed_official | 87:085cde657901 | 450 | * @arg DMA2D_IT_TW: Transfer Watermark interrupt mask |
| mbed_official | 87:085cde657901 | 451 | * @arg DMA2D_IT_TC: Transfer complete interrupt mask |
| mbed_official | 87:085cde657901 | 452 | * @arg DMA2D_IT_TE: Transfer error interrupt mask |
| mbed_official | 87:085cde657901 | 453 | * @retval The state of INTERRUPT. |
| mbed_official | 87:085cde657901 | 454 | */ |
| mbed_official | 106:ced8cbb51063 | 455 | #define __HAL_DMA2D_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR & (__INTERRUPT__)) |
| mbed_official | 87:085cde657901 | 456 | |
| mbed_official | 87:085cde657901 | 457 | /* Exported functions --------------------------------------------------------*/ |
| mbed_official | 87:085cde657901 | 458 | |
| mbed_official | 87:085cde657901 | 459 | /* Initialization and de-initialization functions *******************************/ |
| mbed_official | 87:085cde657901 | 460 | HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d); |
| mbed_official | 87:085cde657901 | 461 | HAL_StatusTypeDef HAL_DMA2D_DeInit (DMA2D_HandleTypeDef *hdma2d); |
| mbed_official | 106:ced8cbb51063 | 462 | void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d); |
| mbed_official | 106:ced8cbb51063 | 463 | void HAL_DMA2D_MspDeInit(DMA2D_HandleTypeDef* hdma2d); |
| mbed_official | 87:085cde657901 | 464 | |
| mbed_official | 87:085cde657901 | 465 | /* IO operation functions *******************************************************/ |
| mbed_official | 87:085cde657901 | 466 | HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Heigh); |
| mbed_official | 87:085cde657901 | 467 | HAL_StatusTypeDef HAL_DMA2D_BlendingStart(DMA2D_HandleTypeDef *hdma2d, uint32_t SrcAddress1, uint32_t SrcAddress2, uint32_t DstAddress, uint32_t Width, uint32_t Heigh); |
| mbed_official | 87:085cde657901 | 468 | HAL_StatusTypeDef HAL_DMA2D_Start_IT(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Heigh); |
| mbed_official | 87:085cde657901 | 469 | HAL_StatusTypeDef HAL_DMA2D_BlendingStart_IT(DMA2D_HandleTypeDef *hdma2d, uint32_t SrcAddress1, uint32_t SrcAddress2, uint32_t DstAddress, uint32_t Width, uint32_t Heigh); |
| mbed_official | 87:085cde657901 | 470 | HAL_StatusTypeDef HAL_DMA2D_Suspend(DMA2D_HandleTypeDef *hdma2d); |
| mbed_official | 87:085cde657901 | 471 | HAL_StatusTypeDef HAL_DMA2D_Resume(DMA2D_HandleTypeDef *hdma2d); |
| mbed_official | 87:085cde657901 | 472 | HAL_StatusTypeDef HAL_DMA2D_Abort(DMA2D_HandleTypeDef *hdma2d); |
| mbed_official | 87:085cde657901 | 473 | HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout); |
| mbed_official | 87:085cde657901 | 474 | void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d); |
| mbed_official | 87:085cde657901 | 475 | |
| mbed_official | 87:085cde657901 | 476 | /* Peripheral Control functions *************************************************/ |
| mbed_official | 87:085cde657901 | 477 | HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx); |
| mbed_official | 87:085cde657901 | 478 | HAL_StatusTypeDef HAL_DMA2D_ConfigCLUT(DMA2D_HandleTypeDef *hdma2d, DMA2D_CLUTCfgTypeDef CLUTCfg, uint32_t LayerIdx); |
| mbed_official | 87:085cde657901 | 479 | HAL_StatusTypeDef HAL_DMA2D_EnableCLUT(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx); |
| mbed_official | 87:085cde657901 | 480 | HAL_StatusTypeDef HAL_DMA2D_DisableCLUT(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx); |
| mbed_official | 87:085cde657901 | 481 | HAL_StatusTypeDef HAL_DMA2D_ProgramLineEvent(DMA2D_HandleTypeDef *hdma2d, uint32_t Line); |
| mbed_official | 87:085cde657901 | 482 | |
| mbed_official | 87:085cde657901 | 483 | /* Peripheral State functions ***************************************************/ |
| mbed_official | 87:085cde657901 | 484 | HAL_DMA2D_StateTypeDef HAL_DMA2D_GetState(DMA2D_HandleTypeDef *hdma2d); |
| mbed_official | 87:085cde657901 | 485 | uint32_t HAL_DMA2D_GetError(DMA2D_HandleTypeDef *hdma2d); |
| mbed_official | 87:085cde657901 | 486 | |
| mbed_official | 106:ced8cbb51063 | 487 | #endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */ |
| mbed_official | 87:085cde657901 | 488 | |
| mbed_official | 87:085cde657901 | 489 | /** |
| mbed_official | 87:085cde657901 | 490 | * @} |
| mbed_official | 87:085cde657901 | 491 | */ |
| mbed_official | 87:085cde657901 | 492 | |
| mbed_official | 87:085cde657901 | 493 | /** |
| mbed_official | 87:085cde657901 | 494 | * @} |
| mbed_official | 87:085cde657901 | 495 | */ |
| mbed_official | 87:085cde657901 | 496 | |
| mbed_official | 87:085cde657901 | 497 | #ifdef __cplusplus |
| mbed_official | 87:085cde657901 | 498 | } |
| mbed_official | 87:085cde657901 | 499 | #endif |
| mbed_official | 87:085cde657901 | 500 | |
| mbed_official | 87:085cde657901 | 501 | #endif /* __STM32F4xx_HAL_DMA2D_H */ |
| mbed_official | 87:085cde657901 | 502 | |
| mbed_official | 87:085cde657901 | 503 | |
| mbed_official | 87:085cde657901 | 504 | /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ |
