mbed - my fork

Users » filartrix » Code » mbed

my fork

TARGET_NUCLEO_F072RB/stm32f0xx_hal_rcc.h@93:e188a91d3eaa, 2015-02-03 (annotated)

Committer:: Kojto
Date:: Tue Feb 03 15:31:20 2015 +0000
Revision:: 93:e188a91d3eaa
Parent:: 92:4fc01daae5a5

Release 93 of the mbed library



Main changes:



- Renesas RZ_A1H bugfixes - i2c, ticker

- new targets - Nucleo F303RE, Nucleo F070RB, BLE SMURFS,

                Dragonfly 411RE,

- BusXXX - is connected method, plus operators addition

- LPC8xx - I2c fixes

- timestamp_t reverted to uint32_t

- RTX - fixes regarding stack (alignment, magic word)

Who changed what in which revision?

User	Revision	Line number	New contents of line
bogdanm	85:024bf7f99721	1	/**
bogdanm	85:024bf7f99721	2	******************************************************************************
bogdanm	85:024bf7f99721	3	* @file stm32f0xx_hal_rcc.h
bogdanm	85:024bf7f99721	4	* @author MCD Application Team
Kojto	93:e188a91d3eaa	5	* @version V1.2.0
Kojto	93:e188a91d3eaa	6	* @date 11-December-2014
bogdanm	85:024bf7f99721	7	* @brief Header file of RCC HAL module.
bogdanm	85:024bf7f99721	8	******************************************************************************
bogdanm	85:024bf7f99721	9	* @attention
bogdanm	85:024bf7f99721	10	*
bogdanm	85:024bf7f99721	11	* <h2><center>© COPYRIGHT(c) 2014 STMicroelectronics</center></h2>
bogdanm	85:024bf7f99721	12	*
bogdanm	85:024bf7f99721	13	* Redistribution and use in source and binary forms, with or without modification,
bogdanm	85:024bf7f99721	14	* are permitted provided that the following conditions are met:
bogdanm	85:024bf7f99721	15	* 1. Redistributions of source code must retain the above copyright notice,
bogdanm	85:024bf7f99721	16	* this list of conditions and the following disclaimer.
bogdanm	85:024bf7f99721	17	* 2. Redistributions in binary form must reproduce the above copyright notice,
bogdanm	85:024bf7f99721	18	* this list of conditions and the following disclaimer in the documentation
bogdanm	85:024bf7f99721	19	* and/or other materials provided with the distribution.
bogdanm	85:024bf7f99721	20	* 3. Neither the name of STMicroelectronics nor the names of its contributors
bogdanm	85:024bf7f99721	21	* may be used to endorse or promote products derived from this software
bogdanm	85:024bf7f99721	22	* without specific prior written permission.
bogdanm	85:024bf7f99721	23	*
bogdanm	85:024bf7f99721	24	* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
bogdanm	85:024bf7f99721	25	* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
bogdanm	85:024bf7f99721	26	* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
bogdanm	85:024bf7f99721	27	* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
bogdanm	85:024bf7f99721	28	* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
bogdanm	85:024bf7f99721	29	* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
bogdanm	85:024bf7f99721	30	* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
bogdanm	85:024bf7f99721	31	* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
bogdanm	85:024bf7f99721	32	* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
bogdanm	85:024bf7f99721	33	* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
bogdanm	85:024bf7f99721	34	*
bogdanm	85:024bf7f99721	35	******************************************************************************
bogdanm	85:024bf7f99721	36	*/
bogdanm	85:024bf7f99721	37
bogdanm	85:024bf7f99721	38	/* Define to prevent recursive inclusion -------------------------------------*/
bogdanm	85:024bf7f99721	39	#ifndef __STM32F0xx_HAL_RCC_H
bogdanm	85:024bf7f99721	40	#define __STM32F0xx_HAL_RCC_H
bogdanm	85:024bf7f99721	41
bogdanm	85:024bf7f99721	42	#ifdef __cplusplus
bogdanm	85:024bf7f99721	43	extern "C" {
bogdanm	85:024bf7f99721	44	#endif
bogdanm	85:024bf7f99721	45
bogdanm	85:024bf7f99721	46	/* Includes ------------------------------------------------------------------*/
bogdanm	85:024bf7f99721	47	#include "stm32f0xx_hal_def.h"
bogdanm	85:024bf7f99721	48
bogdanm	85:024bf7f99721	49	/** @addtogroup STM32F0xx_HAL_Driver
bogdanm	85:024bf7f99721	50	* @{
bogdanm	85:024bf7f99721	51	*/
bogdanm	85:024bf7f99721	52
bogdanm	85:024bf7f99721	53	/** @addtogroup RCC
bogdanm	85:024bf7f99721	54	* @{
bogdanm	85:024bf7f99721	55	*/
bogdanm	85:024bf7f99721	56
bogdanm	85:024bf7f99721	57	/* Exported types ------------------------------------------------------------*/
bogdanm	85:024bf7f99721	58
bogdanm	92:4fc01daae5a5	59	/** @defgroup RCC_Exported_Types RCC Exported Types
bogdanm	92:4fc01daae5a5	60	* @{
bogdanm	92:4fc01daae5a5	61	*/
bogdanm	92:4fc01daae5a5	62
bogdanm	85:024bf7f99721	63	/**
bogdanm	85:024bf7f99721	64	* @brief RCC PLL configuration structure definition
bogdanm	85:024bf7f99721	65	*/
bogdanm	85:024bf7f99721	66	typedef struct
bogdanm	85:024bf7f99721	67	{
bogdanm	85:024bf7f99721	68	uint32_t PLLState; /*!< PLLState: The new state of the PLL.
bogdanm	85:024bf7f99721	69	This parameter can be a value of @ref RCC_PLL_Config */
bogdanm	85:024bf7f99721	70
bogdanm	85:024bf7f99721	71	uint32_t PLLSource; /*!< PLLSource: PLL entry clock source.
bogdanm	85:024bf7f99721	72	This parameter must be a value of @ref RCC_PLL_Clock_Source */
bogdanm	85:024bf7f99721	73
bogdanm	85:024bf7f99721	74	uint32_t PREDIV; /*!< PREDIV: Predivision factor for PLL VCO input clock
bogdanm	85:024bf7f99721	75	This parameter must be a value of @ref RCC_PLL_Prediv_Factor */
bogdanm	85:024bf7f99721	76
bogdanm	85:024bf7f99721	77	uint32_t PLLMUL; /*!< PLLMUL: Multiplication factor for PLL VCO input clock
bogdanm	85:024bf7f99721	78	This parameter must be a value of @ref RCC_PLL_Multiplication_Factor */
bogdanm	85:024bf7f99721	79
bogdanm	85:024bf7f99721	80	}RCC_PLLInitTypeDef;
bogdanm	85:024bf7f99721	81
bogdanm	85:024bf7f99721	82	/**
bogdanm	85:024bf7f99721	83	* @brief RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition
bogdanm	85:024bf7f99721	84	*/
bogdanm	85:024bf7f99721	85	typedef struct
bogdanm	85:024bf7f99721	86	{
bogdanm	85:024bf7f99721	87	uint32_t OscillatorType; /*!< The Oscillators to be configured.
bogdanm	85:024bf7f99721	88	This parameter can be a value of @ref RCC_Oscillator_Type */
bogdanm	85:024bf7f99721	89
bogdanm	85:024bf7f99721	90	uint32_t HSEState; /*!< The new state of the HSE.
bogdanm	85:024bf7f99721	91	This parameter can be a value of @ref RCC_HSE_Config */
bogdanm	85:024bf7f99721	92
bogdanm	85:024bf7f99721	93	uint32_t LSEState; /*!< The new state of the LSE.
bogdanm	85:024bf7f99721	94	This parameter can be a value of @ref RCC_LSE_Config */
bogdanm	85:024bf7f99721	95
bogdanm	85:024bf7f99721	96	uint32_t HSIState; /*!< The new state of the HSI.
bogdanm	85:024bf7f99721	97	This parameter can be a value of @ref RCC_HSI_Config */
bogdanm	85:024bf7f99721	98
bogdanm	85:024bf7f99721	99	uint32_t HSICalibrationValue; /*!< The HSI calibration trimming value (default is RCC_HSICALIBRATION_DEFAULT).
bogdanm	85:024bf7f99721	100	This parameter must be a number between Min_Data = 0x00 and Max_Data = 0x1F */
bogdanm	85:024bf7f99721	101
bogdanm	85:024bf7f99721	102	uint32_t HSI14State; /*!< The new state of the HSI14.
bogdanm	85:024bf7f99721	103	This parameter can be a value of @ref RCC_HSI14_Config */
bogdanm	85:024bf7f99721	104
bogdanm	85:024bf7f99721	105	uint32_t HSI14CalibrationValue; /*!< The HSI14 calibration trimming value (default is RCC_HSI14CALIBRATION_DEFAULT).
bogdanm	85:024bf7f99721	106	This parameter must be a number between Min_Data = 0x00 and Max_Data = 0x1F */
bogdanm	85:024bf7f99721	107
Kojto	93:e188a91d3eaa	108	uint32_t HSI48State; /*!< The new state of the HSI48 (only applicable to STM32F07x, STM32F0x2 and STM32F09x devices).
bogdanm	85:024bf7f99721	109	This parameter can be a value of @ref RCCEx_HSI48_Config */
bogdanm	85:024bf7f99721	110
bogdanm	85:024bf7f99721	111	uint32_t LSIState; /*!< The new state of the LSI.
bogdanm	85:024bf7f99721	112	This parameter can be a value of @ref RCC_LSI_Config */
bogdanm	85:024bf7f99721	113
bogdanm	85:024bf7f99721	114	RCC_PLLInitTypeDef PLL; /!< PLL structure parameters /
bogdanm	85:024bf7f99721	115
bogdanm	85:024bf7f99721	116	}RCC_OscInitTypeDef;
bogdanm	85:024bf7f99721	117
bogdanm	85:024bf7f99721	118	/**
bogdanm	85:024bf7f99721	119	* @brief RCC System, AHB and APB busses clock configuration structure definition
bogdanm	85:024bf7f99721	120	*/
bogdanm	85:024bf7f99721	121	typedef struct
bogdanm	85:024bf7f99721	122	{
bogdanm	85:024bf7f99721	123	uint32_t ClockType; /*!< The clock to be configured.
bogdanm	85:024bf7f99721	124	This parameter can be a value of @ref RCC_System_Clock_Type */
bogdanm	85:024bf7f99721	125
bogdanm	85:024bf7f99721	126	uint32_t SYSCLKSource; /*!< The clock source (SYSCLKS) used as system clock.
bogdanm	85:024bf7f99721	127	This parameter can be a value of @ref RCC_System_Clock_Source */
bogdanm	85:024bf7f99721	128
bogdanm	85:024bf7f99721	129	uint32_t AHBCLKDivider; /*!< The AHB clock (HCLK) divider. This clock is derived from the system clock (SYSCLK).
bogdanm	85:024bf7f99721	130	This parameter can be a value of @ref RCC_AHB_Clock_Source */
bogdanm	85:024bf7f99721	131
bogdanm	85:024bf7f99721	132	uint32_t APB1CLKDivider; /*!< The APB1 clock (PCLK1) divider. This clock is derived from the AHB clock (HCLK).
bogdanm	85:024bf7f99721	133	This parameter can be a value of @ref RCC_APB1_Clock_Source */
bogdanm	85:024bf7f99721	134
bogdanm	85:024bf7f99721	135	}RCC_ClkInitTypeDef;
bogdanm	85:024bf7f99721	136
bogdanm	92:4fc01daae5a5	137	/**
bogdanm	92:4fc01daae5a5	138	* @}
bogdanm	92:4fc01daae5a5	139	*/
bogdanm	92:4fc01daae5a5	140
bogdanm	85:024bf7f99721	141	/* Exported constants --------------------------------------------------------*/
bogdanm	92:4fc01daae5a5	142	/** @defgroup RCC_Exported_Constants RCC Exported Constants
bogdanm	85:024bf7f99721	143	* @{
bogdanm	85:024bf7f99721	144	*/
bogdanm	85:024bf7f99721	145
bogdanm	92:4fc01daae5a5	146	/** @defgroup RCC_BitAddress_AliasRegion RCC BitAddress AliasRegion
bogdanm	92:4fc01daae5a5	147	* @brief RCC registers bit address in the alias region
bogdanm	92:4fc01daae5a5	148	* @{
bogdanm	92:4fc01daae5a5	149	*/
bogdanm	85:024bf7f99721	150	#define RCC_OFFSET (RCC_BASE - PERIPH_BASE)
bogdanm	85:024bf7f99721	151	/* --- CR Register ---*/
bogdanm	85:024bf7f99721	152	#define RCC_CR_OFFSET (RCC_OFFSET + 0x00)
bogdanm	85:024bf7f99721	153	/* --- CFGR Register ---*/
bogdanm	85:024bf7f99721	154	#define RCC_CFGR_OFFSET (RCC_OFFSET + 0x04)
bogdanm	85:024bf7f99721	155	/* --- CIR Register ---*/
bogdanm	85:024bf7f99721	156	#define RCC_CIR_OFFSET (RCC_OFFSET + 0x08)
bogdanm	85:024bf7f99721	157	/* --- BDCR Register ---*/
bogdanm	85:024bf7f99721	158	#define RCC_BDCR_OFFSET (RCC_OFFSET + 0x20)
bogdanm	85:024bf7f99721	159	/* --- CSR Register ---*/
bogdanm	85:024bf7f99721	160	#define RCC_CSR_OFFSET (RCC_OFFSET + 0x24)
bogdanm	85:024bf7f99721	161	/* --- CR2 Register ---*/
bogdanm	85:024bf7f99721	162	#define RCC_CR2_OFFSET (RCC_OFFSET + 0x34)
bogdanm	85:024bf7f99721	163
bogdanm	85:024bf7f99721	164	/* CR register byte 2 (Bits[23:16]) base address */
bogdanm	85:024bf7f99721	165	#define RCC_CR_BYTE2_ADDRESS (PERIPH_BASE + RCC_CR_OFFSET + 0x02)
bogdanm	85:024bf7f99721	166
bogdanm	85:024bf7f99721	167	/* CIR register byte 1 (Bits[15:8]) base address */
bogdanm	85:024bf7f99721	168	#define RCC_CIR_BYTE1_ADDRESS (PERIPH_BASE + RCC_CIR_OFFSET + 0x01)
bogdanm	85:024bf7f99721	169
bogdanm	85:024bf7f99721	170	/* CIR register byte 2 (Bits[23:16]) base address */
bogdanm	85:024bf7f99721	171	#define RCC_CIR_BYTE2_ADDRESS (PERIPH_BASE + RCC_CIR_OFFSET + 0x02)
bogdanm	85:024bf7f99721	172
bogdanm	85:024bf7f99721	173	/* CSR register byte 1 (Bits[15:8]) base address */
bogdanm	85:024bf7f99721	174	#define RCC_CSR_BYTE1_ADDRESS (PERIPH_BASE + RCC_CSR_OFFSET + 0x01)
bogdanm	85:024bf7f99721	175
bogdanm	85:024bf7f99721	176	/* BDCR register byte 0 (Bits[7:0] base address */
bogdanm	85:024bf7f99721	177	#define RCC_BDCR_BYTE0_ADDRESS (PERIPH_BASE + RCC_BDCR_OFFSET)
bogdanm	85:024bf7f99721	178
bogdanm	92:4fc01daae5a5	179	#define RCC_CFGR_PLLMUL_BITNUMBER 18
bogdanm	92:4fc01daae5a5	180	#define RCC_CFGR2_PREDIV_BITNUMBER 0
bogdanm	92:4fc01daae5a5	181
bogdanm	92:4fc01daae5a5	182	/**
bogdanm	92:4fc01daae5a5	183	* @}
bogdanm	92:4fc01daae5a5	184	*/
bogdanm	92:4fc01daae5a5	185
bogdanm	92:4fc01daae5a5	186	/** @defgroup RCC_Timeout RCC Timeout
bogdanm	92:4fc01daae5a5	187	* @{
bogdanm	92:4fc01daae5a5	188	*/
bogdanm	85:024bf7f99721	189	/* LSE state change timeout */
bogdanm	85:024bf7f99721	190	#define LSE_TIMEOUT_VALUE ((uint32_t)5000) /* 5 s */
bogdanm	85:024bf7f99721	191
bogdanm	85:024bf7f99721	192	/* Disable Backup domain write protection state change timeout */
bogdanm	85:024bf7f99721	193	#define DBP_TIMEOUT_VALUE ((uint32_t)100) /* 100 ms */
bogdanm	92:4fc01daae5a5	194	/**
bogdanm	92:4fc01daae5a5	195	* @}
bogdanm	92:4fc01daae5a5	196	*/
bogdanm	92:4fc01daae5a5	197
bogdanm	92:4fc01daae5a5	198	/** @defgroup RCC_Oscillator_Type RCC Oscillator Type
bogdanm	85:024bf7f99721	199	* @{
bogdanm	85:024bf7f99721	200	*/
bogdanm	85:024bf7f99721	201	#define RCC_OSCILLATORTYPE_NONE ((uint32_t)0x00000000)
bogdanm	85:024bf7f99721	202	#define RCC_OSCILLATORTYPE_HSE ((uint32_t)0x00000001)
bogdanm	85:024bf7f99721	203	#define RCC_OSCILLATORTYPE_HSI ((uint32_t)0x00000002)
bogdanm	85:024bf7f99721	204	#define RCC_OSCILLATORTYPE_LSE ((uint32_t)0x00000004)
bogdanm	85:024bf7f99721	205	#define RCC_OSCILLATORTYPE_LSI ((uint32_t)0x00000008)
bogdanm	85:024bf7f99721	206	#define RCC_OSCILLATORTYPE_HSI14 ((uint32_t)0x00000010)
bogdanm	85:024bf7f99721	207	#define RCC_OSCILLATORTYPE_HSI48 ((uint32_t)0x00000020)
bogdanm	85:024bf7f99721	208
bogdanm	85:024bf7f99721	209	#define IS_RCC_OSCILLATORTYPE(OSCILLATOR) (((OSCILLATOR) == RCC_OSCILLATORTYPE_NONE) \|\| \
bogdanm	85:024bf7f99721	210	(((OSCILLATOR) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE) \|\| \
bogdanm	85:024bf7f99721	211	(((OSCILLATOR) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI) \|\| \
bogdanm	85:024bf7f99721	212	(((OSCILLATOR) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI) \|\| \
bogdanm	85:024bf7f99721	213	(((OSCILLATOR) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE) \|\| \
bogdanm	85:024bf7f99721	214	(((OSCILLATOR) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14) \|\| \
bogdanm	85:024bf7f99721	215	(((OSCILLATOR) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48))
bogdanm	85:024bf7f99721	216	/**
bogdanm	85:024bf7f99721	217	* @}
bogdanm	85:024bf7f99721	218	*/
bogdanm	85:024bf7f99721	219
bogdanm	92:4fc01daae5a5	220	/** @defgroup RCC_HSE_Config RCC HSE Config
bogdanm	85:024bf7f99721	221	* @{
bogdanm	85:024bf7f99721	222	*/
bogdanm	85:024bf7f99721	223	#define RCC_HSE_OFF ((uint8_t)0x00)
bogdanm	85:024bf7f99721	224	#define RCC_HSE_ON ((uint8_t)0x01)
bogdanm	85:024bf7f99721	225	#define RCC_HSE_BYPASS ((uint8_t)0x05)
bogdanm	85:024bf7f99721	226
bogdanm	85:024bf7f99721	227	#define IS_RCC_HSE(HSE) (((HSE) == RCC_HSE_OFF) \|\| ((HSE) == RCC_HSE_ON) \|\| \
bogdanm	85:024bf7f99721	228	((HSE) == RCC_HSE_BYPASS))
bogdanm	85:024bf7f99721	229	/**
bogdanm	85:024bf7f99721	230	* @}
bogdanm	85:024bf7f99721	231	*/
bogdanm	85:024bf7f99721	232
bogdanm	92:4fc01daae5a5	233	/** @defgroup RCC_LSE_Config RCC_LSE_Config
bogdanm	85:024bf7f99721	234	* @{
bogdanm	85:024bf7f99721	235	*/
bogdanm	85:024bf7f99721	236	#define RCC_LSE_OFF ((uint8_t)0x00)
bogdanm	85:024bf7f99721	237	#define RCC_LSE_ON ((uint8_t)0x01)
bogdanm	85:024bf7f99721	238	#define RCC_LSE_BYPASS ((uint8_t)0x05)
bogdanm	85:024bf7f99721	239
bogdanm	85:024bf7f99721	240	#define IS_RCC_LSE(LSE) (((LSE) == RCC_LSE_OFF) \|\| ((LSE) == RCC_LSE_ON) \|\| \
bogdanm	85:024bf7f99721	241	((LSE) == RCC_LSE_BYPASS))
bogdanm	85:024bf7f99721	242	/**
bogdanm	85:024bf7f99721	243	* @}
bogdanm	85:024bf7f99721	244	*/
bogdanm	85:024bf7f99721	245
bogdanm	92:4fc01daae5a5	246	/** @defgroup RCC_HSI_Config RCC HSI Config
bogdanm	85:024bf7f99721	247	* @{
bogdanm	85:024bf7f99721	248	*/
bogdanm	85:024bf7f99721	249	#define RCC_HSI_OFF ((uint8_t)0x00)
bogdanm	85:024bf7f99721	250	#define RCC_HSI_ON ((uint8_t)0x01)
bogdanm	85:024bf7f99721	251
bogdanm	85:024bf7f99721	252	#define IS_RCC_HSI(HSI) (((HSI) == RCC_HSI_OFF) \|\| ((HSI) == RCC_HSI_ON))
bogdanm	85:024bf7f99721	253
bogdanm	85:024bf7f99721	254	#define RCC_HSICALIBRATION_DEFAULT ((uint32_t)0x10) /* Default HSI calibration trimming value */
bogdanm	85:024bf7f99721	255	/**
bogdanm	85:024bf7f99721	256	* @}
bogdanm	85:024bf7f99721	257	*/
bogdanm	85:024bf7f99721	258
bogdanm	92:4fc01daae5a5	259	/** @defgroup RCC_HSI14_Config RCC HSI14 Config
bogdanm	85:024bf7f99721	260	* @{
bogdanm	85:024bf7f99721	261	*/
bogdanm	85:024bf7f99721	262	#define RCC_HSI14_OFF ((uint32_t)0x00)
bogdanm	85:024bf7f99721	263	#define RCC_HSI14_ON RCC_CR2_HSI14ON
bogdanm	85:024bf7f99721	264	#define RCC_HSI14_ADC_CONTROL (~RCC_CR2_HSI14DIS)
bogdanm	85:024bf7f99721	265
bogdanm	85:024bf7f99721	266	#define IS_RCC_HSI14(HSI14) (((HSI14) == RCC_HSI14_OFF) \|\| ((HSI14) == RCC_HSI14_ON) \|\| ((HSI14) == RCC_HSI14_ADC_CONTROL))
bogdanm	85:024bf7f99721	267
bogdanm	85:024bf7f99721	268	#define RCC_HSI14CALIBRATION_DEFAULT ((uint32_t)0x10) /* Default HSI14 calibration trimming value */
bogdanm	85:024bf7f99721	269	/**
bogdanm	85:024bf7f99721	270	* @}
bogdanm	85:024bf7f99721	271	*/
bogdanm	85:024bf7f99721	272
bogdanm	92:4fc01daae5a5	273	/** @defgroup RCC_LSI_Config RCC LSI Config
bogdanm	85:024bf7f99721	274	* @{
bogdanm	85:024bf7f99721	275	*/
bogdanm	85:024bf7f99721	276	#define RCC_LSI_OFF ((uint8_t)0x00)
bogdanm	85:024bf7f99721	277	#define RCC_LSI_ON ((uint8_t)0x01)
bogdanm	85:024bf7f99721	278
bogdanm	85:024bf7f99721	279	#define IS_RCC_LSI(LSI) (((LSI) == RCC_LSI_OFF) \|\| ((LSI) == RCC_LSI_ON))
bogdanm	85:024bf7f99721	280	/**
bogdanm	85:024bf7f99721	281	* @}
bogdanm	85:024bf7f99721	282	*/
bogdanm	85:024bf7f99721	283
bogdanm	92:4fc01daae5a5	284	/** @defgroup RCC_PLL_Config RCC PLL Config
bogdanm	85:024bf7f99721	285	* @{
bogdanm	85:024bf7f99721	286	*/
bogdanm	85:024bf7f99721	287	#define RCC_PLL_NONE ((uint8_t)0x00)
bogdanm	85:024bf7f99721	288	#define RCC_PLL_OFF ((uint8_t)0x01)
bogdanm	85:024bf7f99721	289	#define RCC_PLL_ON ((uint8_t)0x02)
bogdanm	85:024bf7f99721	290
bogdanm	85:024bf7f99721	291	#define IS_RCC_PLL(PLL) (((PLL) == RCC_PLL_NONE) \|\|((PLL) == RCC_PLL_OFF) \|\| ((PLL) == RCC_PLL_ON))
bogdanm	85:024bf7f99721	292	/**
bogdanm	85:024bf7f99721	293	* @}
bogdanm	85:024bf7f99721	294	*/
bogdanm	85:024bf7f99721	295
bogdanm	92:4fc01daae5a5	296	/** @defgroup RCC_PLL_Prediv_Factor RCC PLL Prediv Factor
bogdanm	85:024bf7f99721	297	* @{
bogdanm	85:024bf7f99721	298	*/
bogdanm	85:024bf7f99721	299	#define RCC_PREDIV_DIV1 RCC_CFGR2_PREDIV_DIV1
bogdanm	85:024bf7f99721	300	#define RCC_PREDIV_DIV2 RCC_CFGR2_PREDIV_DIV2
bogdanm	85:024bf7f99721	301	#define RCC_PREDIV_DIV3 RCC_CFGR2_PREDIV_DIV3
bogdanm	85:024bf7f99721	302	#define RCC_PREDIV_DIV4 RCC_CFGR2_PREDIV_DIV4
bogdanm	85:024bf7f99721	303	#define RCC_PREDIV_DIV5 RCC_CFGR2_PREDIV_DIV5
bogdanm	85:024bf7f99721	304	#define RCC_PREDIV_DIV6 RCC_CFGR2_PREDIV_DIV6
bogdanm	85:024bf7f99721	305	#define RCC_PREDIV_DIV7 RCC_CFGR2_PREDIV_DIV7
bogdanm	85:024bf7f99721	306	#define RCC_PREDIV_DIV8 RCC_CFGR2_PREDIV_DIV8
bogdanm	85:024bf7f99721	307	#define RCC_PREDIV_DIV9 RCC_CFGR2_PREDIV_DIV9
bogdanm	85:024bf7f99721	308	#define RCC_PREDIV_DIV10 RCC_CFGR2_PREDIV_DIV10
bogdanm	85:024bf7f99721	309	#define RCC_PREDIV_DIV11 RCC_CFGR2_PREDIV_DIV11
bogdanm	85:024bf7f99721	310	#define RCC_PREDIV_DIV12 RCC_CFGR2_PREDIV_DIV12
bogdanm	85:024bf7f99721	311	#define RCC_PREDIV_DIV13 RCC_CFGR2_PREDIV_DIV13
bogdanm	85:024bf7f99721	312	#define RCC_PREDIV_DIV14 RCC_CFGR2_PREDIV_DIV14
bogdanm	85:024bf7f99721	313	#define RCC_PREDIV_DIV15 RCC_CFGR2_PREDIV_DIV15
bogdanm	85:024bf7f99721	314	#define RCC_PREDIV_DIV16 RCC_CFGR2_PREDIV_DIV16
bogdanm	85:024bf7f99721	315
bogdanm	85:024bf7f99721	316	#define IS_RCC_PREDIV(PREDIV) (((PREDIV) == RCC_PREDIV_DIV1) \|\| ((PREDIV) == RCC_PREDIV_DIV2) \|\| \
bogdanm	85:024bf7f99721	317	((PREDIV) == RCC_PREDIV_DIV3) \|\| ((PREDIV) == RCC_PREDIV_DIV4) \|\| \
bogdanm	85:024bf7f99721	318	((PREDIV) == RCC_PREDIV_DIV5) \|\| ((PREDIV) == RCC_PREDIV_DIV6) \|\| \
bogdanm	85:024bf7f99721	319	((PREDIV) == RCC_PREDIV_DIV7) \|\| ((PREDIV) == RCC_PREDIV_DIV8) \|\| \
bogdanm	85:024bf7f99721	320	((PREDIV) == RCC_PREDIV_DIV9) \|\| ((PREDIV) == RCC_PREDIV_DIV10) \|\| \
bogdanm	85:024bf7f99721	321	((PREDIV) == RCC_PREDIV_DIV11) \|\| ((PREDIV) == RCC_PREDIV_DIV12) \|\| \
bogdanm	85:024bf7f99721	322	((PREDIV) == RCC_PREDIV_DIV13) \|\| ((PREDIV) == RCC_PREDIV_DIV14) \|\| \
bogdanm	85:024bf7f99721	323	((PREDIV) == RCC_PREDIV_DIV15) \|\| ((PREDIV) == RCC_PREDIV_DIV16))
bogdanm	85:024bf7f99721	324	/**
bogdanm	85:024bf7f99721	325	* @}
bogdanm	85:024bf7f99721	326	*/
bogdanm	85:024bf7f99721	327
bogdanm	92:4fc01daae5a5	328	/** @defgroup RCC_PLL_Multiplication_Factor RCC PLL Multiplication Factor
bogdanm	85:024bf7f99721	329	* @{
bogdanm	85:024bf7f99721	330	*/
bogdanm	85:024bf7f99721	331	#define RCC_PLL_MUL2 RCC_CFGR_PLLMUL2
bogdanm	85:024bf7f99721	332	#define RCC_PLL_MUL3 RCC_CFGR_PLLMUL3
bogdanm	85:024bf7f99721	333	#define RCC_PLL_MUL4 RCC_CFGR_PLLMUL4
bogdanm	85:024bf7f99721	334	#define RCC_PLL_MUL5 RCC_CFGR_PLLMUL5
bogdanm	85:024bf7f99721	335	#define RCC_PLL_MUL6 RCC_CFGR_PLLMUL6
bogdanm	85:024bf7f99721	336	#define RCC_PLL_MUL7 RCC_CFGR_PLLMUL7
bogdanm	85:024bf7f99721	337	#define RCC_PLL_MUL8 RCC_CFGR_PLLMUL8
bogdanm	85:024bf7f99721	338	#define RCC_PLL_MUL9 RCC_CFGR_PLLMUL9
bogdanm	85:024bf7f99721	339	#define RCC_PLL_MUL10 RCC_CFGR_PLLMUL10
bogdanm	85:024bf7f99721	340	#define RCC_PLL_MUL11 RCC_CFGR_PLLMUL11
bogdanm	85:024bf7f99721	341	#define RCC_PLL_MUL12 RCC_CFGR_PLLMUL12
bogdanm	85:024bf7f99721	342	#define RCC_PLL_MUL13 RCC_CFGR_PLLMUL13
bogdanm	85:024bf7f99721	343	#define RCC_PLL_MUL14 RCC_CFGR_PLLMUL14
bogdanm	85:024bf7f99721	344	#define RCC_PLL_MUL15 RCC_CFGR_PLLMUL15
bogdanm	85:024bf7f99721	345	#define RCC_PLL_MUL16 RCC_CFGR_PLLMUL16
bogdanm	85:024bf7f99721	346
bogdanm	85:024bf7f99721	347	#define IS_RCC_PLL_MUL(MUL) (((MUL) == RCC_PLL_MUL2) \|\| ((MUL) == RCC_PLL_MUL3) \|\| \
bogdanm	85:024bf7f99721	348	((MUL) == RCC_PLL_MUL4) \|\| ((MUL) == RCC_PLL_MUL5) \|\| \
bogdanm	85:024bf7f99721	349	((MUL) == RCC_PLL_MUL6) \|\| ((MUL) == RCC_PLL_MUL7) \|\| \
bogdanm	85:024bf7f99721	350	((MUL) == RCC_PLL_MUL8) \|\| ((MUL) == RCC_PLL_MUL9) \|\| \
bogdanm	85:024bf7f99721	351	((MUL) == RCC_PLL_MUL10) \|\| ((MUL) == RCC_PLL_MUL11) \|\| \
bogdanm	85:024bf7f99721	352	((MUL) == RCC_PLL_MUL12) \|\| ((MUL) == RCC_PLL_MUL13) \|\| \
bogdanm	85:024bf7f99721	353	((MUL) == RCC_PLL_MUL14) \|\| ((MUL) == RCC_PLL_MUL15) \|\| \
bogdanm	85:024bf7f99721	354	((MUL) == RCC_PLL_MUL16))
bogdanm	85:024bf7f99721	355	/**
bogdanm	85:024bf7f99721	356	* @}
bogdanm	85:024bf7f99721	357	*/
bogdanm	85:024bf7f99721	358
bogdanm	92:4fc01daae5a5	359	/** @defgroup RCC_PLL_Clock_Source RCC PLL Clock Source
bogdanm	85:024bf7f99721	360	* @{
bogdanm	85:024bf7f99721	361	*/
bogdanm	85:024bf7f99721	362	#define RCC_PLLSOURCE_HSE RCC_CFGR_PLLSRC_HSE_PREDIV
bogdanm	85:024bf7f99721	363	/**
bogdanm	85:024bf7f99721	364	* @}
bogdanm	85:024bf7f99721	365	*/
bogdanm	85:024bf7f99721	366
bogdanm	92:4fc01daae5a5	367	/** @defgroup RCC_System_Clock_Type RCC System Clock Type
bogdanm	85:024bf7f99721	368	* @{
bogdanm	85:024bf7f99721	369	*/
bogdanm	85:024bf7f99721	370	#define RCC_CLOCKTYPE_SYSCLK ((uint32_t)0x00000001)
bogdanm	85:024bf7f99721	371	#define RCC_CLOCKTYPE_HCLK ((uint32_t)0x00000002)
bogdanm	85:024bf7f99721	372	#define RCC_CLOCKTYPE_PCLK1 ((uint32_t)0x00000004)
bogdanm	85:024bf7f99721	373
bogdanm	85:024bf7f99721	374	#define IS_RCC_CLOCKTYPE(CLK) ((((CLK) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK) \|\| \
bogdanm	85:024bf7f99721	375	(((CLK) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) \|\| \
bogdanm	85:024bf7f99721	376	(((CLK) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1))
bogdanm	85:024bf7f99721	377	/**
bogdanm	85:024bf7f99721	378	* @}
bogdanm	85:024bf7f99721	379	*/
bogdanm	85:024bf7f99721	380
bogdanm	92:4fc01daae5a5	381	/** @defgroup RCC_System_Clock_Source RCC System Clock Source
bogdanm	85:024bf7f99721	382	* @{
bogdanm	85:024bf7f99721	383	*/
bogdanm	85:024bf7f99721	384	#define RCC_SYSCLKSOURCE_HSI RCC_CFGR_SW_HSI
bogdanm	85:024bf7f99721	385	#define RCC_SYSCLKSOURCE_HSE RCC_CFGR_SW_HSE
bogdanm	85:024bf7f99721	386	#define RCC_SYSCLKSOURCE_PLLCLK RCC_CFGR_SW_PLL
bogdanm	85:024bf7f99721	387	/**
bogdanm	85:024bf7f99721	388	* @}
bogdanm	85:024bf7f99721	389	*/
bogdanm	85:024bf7f99721	390
bogdanm	92:4fc01daae5a5	391	/** @defgroup RCC_System_Clock_Source_Status RCC System Clock Source Status
bogdanm	85:024bf7f99721	392	* @{
bogdanm	85:024bf7f99721	393	*/
bogdanm	85:024bf7f99721	394	#define RCC_SYSCLKSOURCE_STATUS_HSI RCC_CFGR_SWS_HSI
bogdanm	85:024bf7f99721	395	#define RCC_SYSCLKSOURCE_STATUS_HSE RCC_CFGR_SWS_HSE
bogdanm	85:024bf7f99721	396	#define RCC_SYSCLKSOURCE_STATUS_PLLCLK RCC_CFGR_SWS_PLL
bogdanm	85:024bf7f99721	397	/**
bogdanm	85:024bf7f99721	398	* @}
bogdanm	85:024bf7f99721	399	*/
bogdanm	85:024bf7f99721	400
bogdanm	92:4fc01daae5a5	401	/** @defgroup RCC_AHB_Clock_Source RCC AHB Clock Source
bogdanm	85:024bf7f99721	402	* @{
bogdanm	85:024bf7f99721	403	*/
bogdanm	85:024bf7f99721	404	#define RCC_SYSCLK_DIV1 RCC_CFGR_HPRE_DIV1
bogdanm	85:024bf7f99721	405	#define RCC_SYSCLK_DIV2 RCC_CFGR_HPRE_DIV2
bogdanm	85:024bf7f99721	406	#define RCC_SYSCLK_DIV4 RCC_CFGR_HPRE_DIV4
bogdanm	85:024bf7f99721	407	#define RCC_SYSCLK_DIV8 RCC_CFGR_HPRE_DIV8
bogdanm	85:024bf7f99721	408	#define RCC_SYSCLK_DIV16 RCC_CFGR_HPRE_DIV16
bogdanm	85:024bf7f99721	409	#define RCC_SYSCLK_DIV64 RCC_CFGR_HPRE_DIV64
bogdanm	85:024bf7f99721	410	#define RCC_SYSCLK_DIV128 RCC_CFGR_HPRE_DIV128
bogdanm	85:024bf7f99721	411	#define RCC_SYSCLK_DIV256 RCC_CFGR_HPRE_DIV256
bogdanm	85:024bf7f99721	412	#define RCC_SYSCLK_DIV512 RCC_CFGR_HPRE_DIV512
bogdanm	85:024bf7f99721	413
bogdanm	85:024bf7f99721	414	#define IS_RCC_SYSCLK_DIV(DIV) (((DIV) == RCC_SYSCLK_DIV1) \|\| ((DIV) == RCC_SYSCLK_DIV2) \|\| \
bogdanm	85:024bf7f99721	415	((DIV) == RCC_SYSCLK_DIV4) \|\| ((DIV) == RCC_SYSCLK_DIV8) \|\| \
bogdanm	85:024bf7f99721	416	((DIV) == RCC_SYSCLK_DIV16) \|\| ((DIV) == RCC_SYSCLK_DIV64) \|\| \
bogdanm	85:024bf7f99721	417	((DIV) == RCC_SYSCLK_DIV128) \|\| ((DIV) == RCC_SYSCLK_DIV256) \|\| \
bogdanm	85:024bf7f99721	418	((DIV) == RCC_SYSCLK_DIV512))
bogdanm	85:024bf7f99721	419	/**
bogdanm	85:024bf7f99721	420	* @}
bogdanm	85:024bf7f99721	421	*/
bogdanm	85:024bf7f99721	422
bogdanm	92:4fc01daae5a5	423	/** @defgroup RCC_APB1_Clock_Source RCC APB1 Clock Source
bogdanm	85:024bf7f99721	424	* @{
bogdanm	85:024bf7f99721	425	*/
bogdanm	85:024bf7f99721	426	#define RCC_HCLK_DIV1 RCC_CFGR_PPRE_DIV1
bogdanm	85:024bf7f99721	427	#define RCC_HCLK_DIV2 RCC_CFGR_PPRE_DIV2
bogdanm	85:024bf7f99721	428	#define RCC_HCLK_DIV4 RCC_CFGR_PPRE_DIV4
bogdanm	85:024bf7f99721	429	#define RCC_HCLK_DIV8 RCC_CFGR_PPRE_DIV8
bogdanm	85:024bf7f99721	430	#define RCC_HCLK_DIV16 RCC_CFGR_PPRE_DIV16
bogdanm	85:024bf7f99721	431
bogdanm	85:024bf7f99721	432	#define IS_RCC_HCLK_DIV(DIV) (((DIV) == RCC_HCLK_DIV1) \|\| ((DIV) == RCC_HCLK_DIV2) \|\| \
bogdanm	85:024bf7f99721	433	((DIV) == RCC_HCLK_DIV4) \|\| ((DIV) == RCC_HCLK_DIV8) \|\| \
bogdanm	85:024bf7f99721	434	((DIV) == RCC_HCLK_DIV16))
bogdanm	85:024bf7f99721	435	/**
bogdanm	85:024bf7f99721	436	* @}
bogdanm	85:024bf7f99721	437	*/
bogdanm	85:024bf7f99721	438
bogdanm	92:4fc01daae5a5	439	/** @defgroup RCC_RTC_Clock_Source RCC RTC Clock Source
bogdanm	85:024bf7f99721	440	* @{
bogdanm	85:024bf7f99721	441	*/
bogdanm	85:024bf7f99721	442	#define RCC_RTCCLKSOURCE_NONE RCC_BDCR_RTCSEL_NOCLOCK
bogdanm	85:024bf7f99721	443	#define RCC_RTCCLKSOURCE_LSE RCC_BDCR_RTCSEL_LSE
bogdanm	85:024bf7f99721	444	#define RCC_RTCCLKSOURCE_LSI RCC_BDCR_RTCSEL_LSI
bogdanm	85:024bf7f99721	445	#define RCC_RTCCLKSOURCE_HSE_DIV32 RCC_BDCR_RTCSEL_HSE
bogdanm	85:024bf7f99721	446
bogdanm	85:024bf7f99721	447	#define IS_RCC_RTCCLKSOURCE(SOURCE) (((SOURCE) == RCC_RTCCLKSOURCE_NONE) \|\| \
bogdanm	85:024bf7f99721	448	((SOURCE) == RCC_RTCCLKSOURCE_LSE) \|\| \
bogdanm	85:024bf7f99721	449	((SOURCE) == RCC_RTCCLKSOURCE_LSI) \|\| \
bogdanm	85:024bf7f99721	450	((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV32))
bogdanm	85:024bf7f99721	451	/**
bogdanm	85:024bf7f99721	452	* @}
bogdanm	85:024bf7f99721	453	*/
bogdanm	85:024bf7f99721	454
bogdanm	92:4fc01daae5a5	455	/** @defgroup RCC_USART1_Clock_Source RCC USART1 Clock Source
bogdanm	85:024bf7f99721	456	* @{
bogdanm	85:024bf7f99721	457	*/
bogdanm	85:024bf7f99721	458	#define RCC_USART1CLKSOURCE_PCLK1 RCC_CFGR3_USART1SW_PCLK
bogdanm	85:024bf7f99721	459	#define RCC_USART1CLKSOURCE_SYSCLK RCC_CFGR3_USART1SW_SYSCLK
bogdanm	85:024bf7f99721	460	#define RCC_USART1CLKSOURCE_LSE RCC_CFGR3_USART1SW_LSE
bogdanm	85:024bf7f99721	461	#define RCC_USART1CLKSOURCE_HSI RCC_CFGR3_USART1SW_HSI
bogdanm	85:024bf7f99721	462
bogdanm	85:024bf7f99721	463	#define IS_RCC_USART1CLKSOURCE(SOURCE) (((SOURCE) == RCC_USART1CLKSOURCE_PCLK1) \|\| \
bogdanm	85:024bf7f99721	464	((SOURCE) == RCC_USART1CLKSOURCE_SYSCLK) \|\| \
bogdanm	85:024bf7f99721	465	((SOURCE) == RCC_USART1CLKSOURCE_LSE) \|\| \
bogdanm	85:024bf7f99721	466	((SOURCE) == RCC_USART1CLKSOURCE_HSI))
bogdanm	85:024bf7f99721	467	/**
bogdanm	85:024bf7f99721	468	* @}
bogdanm	85:024bf7f99721	469	*/
bogdanm	85:024bf7f99721	470
bogdanm	92:4fc01daae5a5	471	/** @defgroup RCC_I2C1_Clock_Source RCC I2C1 Clock Source
bogdanm	85:024bf7f99721	472	* @{
bogdanm	85:024bf7f99721	473	*/
bogdanm	85:024bf7f99721	474	#define RCC_I2C1CLKSOURCE_HSI RCC_CFGR3_I2C1SW_HSI
bogdanm	85:024bf7f99721	475	#define RCC_I2C1CLKSOURCE_SYSCLK RCC_CFGR3_I2C1SW_SYSCLK
bogdanm	85:024bf7f99721	476
bogdanm	85:024bf7f99721	477	#define IS_RCC_I2C1CLKSOURCE(SOURCE) (((SOURCE) == RCC_I2C1CLKSOURCE_HSI) \|\| \
bogdanm	85:024bf7f99721	478	((SOURCE) == RCC_I2C1CLKSOURCE_SYSCLK))
bogdanm	85:024bf7f99721	479	/**
bogdanm	85:024bf7f99721	480	* @}
bogdanm	85:024bf7f99721	481	*/
bogdanm	85:024bf7f99721	482
bogdanm	92:4fc01daae5a5	483	/** @defgroup RCC_MCOx_Index RCC MCOx Index
bogdanm	85:024bf7f99721	484	* @{
bogdanm	85:024bf7f99721	485	*/
bogdanm	85:024bf7f99721	486	#define RCC_MCO ((uint32_t)0x00000000)
bogdanm	85:024bf7f99721	487
bogdanm	85:024bf7f99721	488	#define IS_RCC_MCO(MCOx) ((MCOx) == RCC_MCO)
bogdanm	85:024bf7f99721	489	/**
bogdanm	85:024bf7f99721	490	* @}
bogdanm	85:024bf7f99721	491	*/
bogdanm	85:024bf7f99721	492
bogdanm	92:4fc01daae5a5	493	/** @defgroup RCC_MCO_Clock_Source RCC MCO Clock Source
bogdanm	85:024bf7f99721	494	* @{
bogdanm	85:024bf7f99721	495	*/
bogdanm	85:024bf7f99721	496	#define RCC_MCOSOURCE_NONE RCC_CFGR_MCO_NOCLOCK
bogdanm	85:024bf7f99721	497	#define RCC_MCOSOURCE_LSI RCC_CFGR_MCO_LSI
bogdanm	85:024bf7f99721	498	#define RCC_MCOSOURCE_LSE RCC_CFGR_MCO_LSE
bogdanm	85:024bf7f99721	499	#define RCC_MCOSOURCE_SYSCLK RCC_CFGR_MCO_SYSCLK
bogdanm	85:024bf7f99721	500	#define RCC_MCOSOURCE_HSI RCC_CFGR_MCO_HSI
bogdanm	85:024bf7f99721	501	#define RCC_MCOSOURCE_HSE RCC_CFGR_MCO_HSE
bogdanm	85:024bf7f99721	502	#define RCC_MCOSOURCE_PLLCLK_DIV2 RCC_CFGR_MCO_PLL
bogdanm	85:024bf7f99721	503	#define RCC_MCOSOURCE_HSI14 RCC_CFGR_MCO_HSI14
bogdanm	85:024bf7f99721	504	/**
bogdanm	85:024bf7f99721	505	* @}
bogdanm	85:024bf7f99721	506	*/
bogdanm	85:024bf7f99721	507
bogdanm	92:4fc01daae5a5	508	/** @defgroup RCC_Interrupt RCC Interrupt
bogdanm	85:024bf7f99721	509	* @{
bogdanm	85:024bf7f99721	510	*/
bogdanm	85:024bf7f99721	511	#define RCC_IT_LSIRDY ((uint8_t)0x01)
bogdanm	85:024bf7f99721	512	#define RCC_IT_LSERDY ((uint8_t)0x02)
bogdanm	85:024bf7f99721	513	#define RCC_IT_HSIRDY ((uint8_t)0x04)
bogdanm	85:024bf7f99721	514	#define RCC_IT_HSERDY ((uint8_t)0x08)
bogdanm	85:024bf7f99721	515	#define RCC_IT_PLLRDY ((uint8_t)0x10)
bogdanm	85:024bf7f99721	516	#define RCC_IT_HSI14 ((uint8_t)0x20)
bogdanm	85:024bf7f99721	517	#define RCC_IT_CSS ((uint8_t)0x80)
bogdanm	85:024bf7f99721	518	/**
bogdanm	85:024bf7f99721	519	* @}
bogdanm	85:024bf7f99721	520	*/
bogdanm	85:024bf7f99721	521
bogdanm	92:4fc01daae5a5	522	/** @defgroup RCC_Flag RCC Flag
bogdanm	85:024bf7f99721	523	* Elements values convention: 0XXYYYYYb
bogdanm	85:024bf7f99721	524	* - YYYYY : Flag position in the register
bogdanm	85:024bf7f99721	525	* - XX : Register index
bogdanm	85:024bf7f99721	526	* - 00: CR register
bogdanm	85:024bf7f99721	527	* - 01: CR2 register
bogdanm	85:024bf7f99721	528	* - 10: BDCR register
bogdanm	85:024bf7f99721	529	* - 11: CSR register
bogdanm	85:024bf7f99721	530	* @{
bogdanm	85:024bf7f99721	531	*/
bogdanm	85:024bf7f99721	532	#define CR_REG_INDEX 0
bogdanm	85:024bf7f99721	533	#define CR2_REG_INDEX 1
bogdanm	85:024bf7f99721	534	#define BDCR_REG_INDEX 2
bogdanm	85:024bf7f99721	535	#define CSR_REG_INDEX 3
bogdanm	85:024bf7f99721	536
bogdanm	85:024bf7f99721	537	/* Flags in the CR register */
bogdanm	85:024bf7f99721	538	#define RCC_CR_HSIRDY_BitNumber 1
bogdanm	85:024bf7f99721	539	#define RCC_CR_HSERDY_BitNumber 17
bogdanm	85:024bf7f99721	540	#define RCC_CR_PLLRDY_BitNumber 25
bogdanm	85:024bf7f99721	541
bogdanm	85:024bf7f99721	542	#define RCC_FLAG_HSIRDY ((uint8_t)((CR_REG_INDEX << 5) \| RCC_CR_HSIRDY_BitNumber))
bogdanm	85:024bf7f99721	543	#define RCC_FLAG_HSERDY ((uint8_t)((CR_REG_INDEX << 5) \| RCC_CR_HSERDY_BitNumber))
bogdanm	85:024bf7f99721	544	#define RCC_FLAG_PLLRDY ((uint8_t)((CR_REG_INDEX << 5) \| RCC_CR_PLLRDY_BitNumber))
bogdanm	85:024bf7f99721	545
bogdanm	85:024bf7f99721	546	/* Flags in the CR2 register */
bogdanm	85:024bf7f99721	547	#define RCC_CR2_HSI14RDY_BitNumber 1
bogdanm	85:024bf7f99721	548
bogdanm	85:024bf7f99721	549	#define RCC_FLAG_HSI14RDY ((uint8_t)((CR2_REG_INDEX << 5) \| RCC_CR2_HSI14RDY_BitNumber))
bogdanm	85:024bf7f99721	550
bogdanm	85:024bf7f99721	551	/* Flags in the BDCR register */
bogdanm	85:024bf7f99721	552	#define RCC_BDCR_LSERDY_BitNumber 1
bogdanm	85:024bf7f99721	553
bogdanm	85:024bf7f99721	554	#define RCC_FLAG_LSERDY ((uint8_t)((BDCR_REG_INDEX << 5) \| RCC_BDCR_LSERDY_BitNumber))
bogdanm	85:024bf7f99721	555
bogdanm	85:024bf7f99721	556	/* Flags in the CSR register */
bogdanm	85:024bf7f99721	557	#define RCC_CSR_LSIRDY_BitNumber 1
bogdanm	85:024bf7f99721	558	#define RCC_CSR_V18PWRRSTF_BitNumber 23
bogdanm	85:024bf7f99721	559	#define RCC_CSR_RMVF_BitNumber 24
bogdanm	85:024bf7f99721	560	#define RCC_CSR_OBLRSTF_BitNumber 25
bogdanm	85:024bf7f99721	561	#define RCC_CSR_PINRSTF_BitNumber 26
bogdanm	85:024bf7f99721	562	#define RCC_CSR_PORRSTF_BitNumber 27
bogdanm	85:024bf7f99721	563	#define RCC_CSR_SFTRSTF_BitNumber 28
bogdanm	85:024bf7f99721	564	#define RCC_CSR_IWDGRSTF_BitNumber 29
bogdanm	85:024bf7f99721	565	#define RCC_CSR_WWDGRSTF_BitNumber 30
bogdanm	85:024bf7f99721	566	#define RCC_CSR_LPWRRSTF_BitNumber 31
bogdanm	85:024bf7f99721	567
bogdanm	85:024bf7f99721	568	#define RCC_FLAG_LSIRDY ((uint8_t)((CSR_REG_INDEX << 5) \| RCC_CSR_LSIRDY_BitNumber))
bogdanm	85:024bf7f99721	569	#define RCC_FLAG_V18PWRRST ((uint8_t)((CSR_REG_INDEX << 5) \| RCC_CSR_LSIRDY_BitNumber))
bogdanm	85:024bf7f99721	570	#define RCC_FLAG_RMV ((uint8_t)((CSR_REG_INDEX << 5) \| RCC_CSR_RMVF_BitNumber))
bogdanm	85:024bf7f99721	571	#define RCC_FLAG_OBLRST ((uint8_t)((CSR_REG_INDEX << 5) \| RCC_CSR_OBLRSTF_BitNumber))
bogdanm	85:024bf7f99721	572	#define RCC_FLAG_PINRST ((uint8_t)((CSR_REG_INDEX << 5) \| RCC_CSR_PINRSTF_BitNumber))
bogdanm	85:024bf7f99721	573	#define RCC_FLAG_PORRST ((uint8_t)((CSR_REG_INDEX << 5) \| RCC_CSR_PORRSTF_BitNumber))
bogdanm	85:024bf7f99721	574	#define RCC_FLAG_SFTRST ((uint8_t)((CSR_REG_INDEX << 5) \| RCC_CSR_SFTRSTF_BitNumber))
bogdanm	85:024bf7f99721	575	#define RCC_FLAG_IWDGRST ((uint8_t)((CSR_REG_INDEX << 5) \| RCC_CSR_IWDGRSTF_BitNumber))
bogdanm	85:024bf7f99721	576	#define RCC_FLAG_WWDGRST ((uint8_t)((CSR_REG_INDEX << 5) \| RCC_CSR_WWDGRSTF_BitNumber))
bogdanm	85:024bf7f99721	577	#define RCC_FLAG_LPWRRST ((uint8_t)((CSR_REG_INDEX << 5) \| RCC_CSR_LPWRRSTF_BitNumber))
bogdanm	85:024bf7f99721	578	/**
bogdanm	85:024bf7f99721	579	* @}
bogdanm	85:024bf7f99721	580	*/
bogdanm	85:024bf7f99721	581
bogdanm	92:4fc01daae5a5	582	/** @defgroup RCC_Calibration_values RCC Calibration values
bogdanm	92:4fc01daae5a5	583	* @{
bogdanm	92:4fc01daae5a5	584	*/
bogdanm	85:024bf7f99721	585	#define IS_RCC_CALIBRATION_VALUE(VALUE) ((VALUE) <= 0x1F)
bogdanm	85:024bf7f99721	586
bogdanm	92:4fc01daae5a5	587	/**
bogdanm	92:4fc01daae5a5	588	* @}
bogdanm	92:4fc01daae5a5	589	*/
bogdanm	92:4fc01daae5a5	590
bogdanm	92:4fc01daae5a5	591	/** @addtogroup RCC_Timeout
bogdanm	92:4fc01daae5a5	592	* @{
bogdanm	92:4fc01daae5a5	593	*/
bogdanm	92:4fc01daae5a5	594
bogdanm	85:024bf7f99721	595	#define HSE_TIMEOUT_VALUE HSE_STARTUP_TIMEOUT
bogdanm	85:024bf7f99721	596	#define HSI_TIMEOUT_VALUE ((uint32_t)100) /* 100 ms */
bogdanm	85:024bf7f99721	597	#define LSI_TIMEOUT_VALUE ((uint32_t)100) /* 100 ms */
bogdanm	85:024bf7f99721	598	#define LSE_TIMEOUT_VALUE ((uint32_t)5000) /* 5 s */
bogdanm	85:024bf7f99721	599	#define HSI14_TIMEOUT_VALUE ((uint32_t)100) /* 100 ms */
bogdanm	85:024bf7f99721	600	#define HSI48_TIMEOUT_VALUE ((uint32_t)100) /* 100 ms */
bogdanm	85:024bf7f99721	601	#define PLL_TIMEOUT_VALUE ((uint32_t)100) /* 100 ms */
bogdanm	85:024bf7f99721	602	#define CLOCKSWITCH_TIMEOUT_VALUE ((uint32_t)5000) /* 5 s */
bogdanm	85:024bf7f99721	603
bogdanm	85:024bf7f99721	604	/**
bogdanm	85:024bf7f99721	605	* @}
bogdanm	85:024bf7f99721	606	*/
bogdanm	92:4fc01daae5a5	607
bogdanm	92:4fc01daae5a5	608	/**
bogdanm	92:4fc01daae5a5	609	* @}
bogdanm	92:4fc01daae5a5	610	*/
bogdanm	92:4fc01daae5a5	611
bogdanm	85:024bf7f99721	612	/* Exported macro ------------------------------------------------------------*/
bogdanm	92:4fc01daae5a5	613
bogdanm	92:4fc01daae5a5	614	/** @defgroup RCC_Exported_Macros RCC Exported Macros
bogdanm	85:024bf7f99721	615	* @{
bogdanm	85:024bf7f99721	616	*/
bogdanm	85:024bf7f99721	617
bogdanm	92:4fc01daae5a5	618	/** @defgroup RCC_AHB_Clock_Enable_Disable RCC AHB Clock Enable Disable
bogdanm	92:4fc01daae5a5	619	* @brief Enable or disable the AHB peripheral clock.
bogdanm	85:024bf7f99721	620	* @note After reset, the peripheral clock (used for registers read/write access)
bogdanm	85:024bf7f99721	621	* is disabled and the application software has to enable this clock before
bogdanm	85:024bf7f99721	622	* using it.
bogdanm	92:4fc01daae5a5	623	* @{
bogdanm	85:024bf7f99721	624	*/
bogdanm	85:024bf7f99721	625	#define __GPIOA_CLK_ENABLE() (RCC->AHBENR \|= (RCC_AHBENR_GPIOAEN))
bogdanm	85:024bf7f99721	626	#define __GPIOB_CLK_ENABLE() (RCC->AHBENR \|= (RCC_AHBENR_GPIOBEN))
bogdanm	85:024bf7f99721	627	#define __GPIOC_CLK_ENABLE() (RCC->AHBENR \|= (RCC_AHBENR_GPIOCEN))
bogdanm	85:024bf7f99721	628	#define __GPIOF_CLK_ENABLE() (RCC->AHBENR \|= (RCC_AHBENR_GPIOFEN))
bogdanm	85:024bf7f99721	629	#define __CRC_CLK_ENABLE() (RCC->AHBENR \|= (RCC_AHBENR_CRCEN))
bogdanm	85:024bf7f99721	630	#define __DMA1_CLK_ENABLE() (RCC->AHBENR \|= (RCC_AHBENR_DMA1EN))
bogdanm	85:024bf7f99721	631	#define __SRAM_CLK_ENABLE() (RCC->AHBENR \|= (RCC_AHBENR_SRAMEN))
bogdanm	85:024bf7f99721	632	#define __FLITF_CLK_ENABLE() (RCC->AHBENR \|= (RCC_AHBENR_FLITFEN))
bogdanm	85:024bf7f99721	633
bogdanm	85:024bf7f99721	634	#define __GPIOA_CLK_DISABLE() (RCC->AHBENR &= ~(RCC_AHBENR_GPIOAEN))
bogdanm	85:024bf7f99721	635	#define __GPIOB_CLK_DISABLE() (RCC->AHBENR &= ~(RCC_AHBENR_GPIOBEN))
bogdanm	85:024bf7f99721	636	#define __GPIOC_CLK_DISABLE() (RCC->AHBENR &= ~(RCC_AHBENR_GPIOCEN))
bogdanm	85:024bf7f99721	637	#define __GPIOF_CLK_DISABLE() (RCC->AHBENR &= ~(RCC_AHBENR_GPIOFEN))
bogdanm	85:024bf7f99721	638	#define __CRC_CLK_DISABLE() (RCC->AHBENR &= ~(RCC_AHBENR_CRCEN))
bogdanm	85:024bf7f99721	639	#define __DMA1_CLK_DISABLE() (RCC->AHBENR &= ~(RCC_AHBENR_DMA1EN))
bogdanm	85:024bf7f99721	640	#define __SRAM_CLK_DISABLE() (RCC->AHBENR &= ~(RCC_AHBENR_SRAMEN))
bogdanm	85:024bf7f99721	641	#define __FLITF_CLK_DISABLE() (RCC->AHBENR &= ~(RCC_AHBENR_FLITFEN))
bogdanm	92:4fc01daae5a5	642	/**
bogdanm	92:4fc01daae5a5	643	* @}
bogdanm	92:4fc01daae5a5	644	*/
bogdanm	85:024bf7f99721	645
bogdanm	92:4fc01daae5a5	646	/** @defgroup RCC_APB1_Clock_Enable_Disable RCC APB1 Clock Enable Disable
bogdanm	92:4fc01daae5a5	647	* @brief Enable or disable the Low Speed APB (APB1) peripheral clock.
bogdanm	85:024bf7f99721	648	* @note After reset, the peripheral clock (used for registers read/write access)
bogdanm	85:024bf7f99721	649	* is disabled and the application software has to enable this clock before
bogdanm	85:024bf7f99721	650	* using it.
bogdanm	92:4fc01daae5a5	651	* @{
bogdanm	85:024bf7f99721	652	*/
bogdanm	85:024bf7f99721	653	#define __TIM3_CLK_ENABLE() (RCC->APB1ENR \|= (RCC_APB1ENR_TIM3EN))
bogdanm	85:024bf7f99721	654	#define __TIM14_CLK_ENABLE() (RCC->APB1ENR \|= (RCC_APB1ENR_TIM14EN))
bogdanm	85:024bf7f99721	655	#define __WWDG_CLK_ENABLE() (RCC->APB1ENR \|= (RCC_APB1ENR_WWDGEN))
bogdanm	85:024bf7f99721	656	#define __I2C1_CLK_ENABLE() (RCC->APB1ENR \|= (RCC_APB1ENR_I2C1EN))
bogdanm	85:024bf7f99721	657	#define __PWR_CLK_ENABLE() (RCC->APB1ENR \|= (RCC_APB1ENR_PWREN))
bogdanm	85:024bf7f99721	658
bogdanm	85:024bf7f99721	659	#define __TIM3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM3EN))
bogdanm	85:024bf7f99721	660	#define __TIM14_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM14EN))
bogdanm	85:024bf7f99721	661	#define __WWDG_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_WWDGEN))
bogdanm	85:024bf7f99721	662	#define __I2C1_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C1EN))
bogdanm	85:024bf7f99721	663	#define __PWR_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_PWREN))
bogdanm	92:4fc01daae5a5	664	/**
bogdanm	92:4fc01daae5a5	665	* @}
bogdanm	92:4fc01daae5a5	666	*/
bogdanm	92:4fc01daae5a5	667
bogdanm	92:4fc01daae5a5	668	/** @defgroup RCC_APB2_Clock_Enable_Disable RCC APB2 Clock Enable Disable
bogdanm	92:4fc01daae5a5	669	* @brief Enable or disable the High Speed APB (APB2) peripheral clock.
bogdanm	85:024bf7f99721	670	* @note After reset, the peripheral clock (used for registers read/write access)
bogdanm	85:024bf7f99721	671	* is disabled and the application software has to enable this clock before
bogdanm	85:024bf7f99721	672	* using it.
bogdanm	92:4fc01daae5a5	673	* @{
bogdanm	85:024bf7f99721	674	*/
bogdanm	85:024bf7f99721	675	#define __SYSCFG_CLK_ENABLE() (RCC->APB2ENR \|= (RCC_APB2ENR_SYSCFGEN))
bogdanm	85:024bf7f99721	676	#define __ADC1_CLK_ENABLE() (RCC->APB2ENR \|= (RCC_APB2ENR_ADC1EN))
bogdanm	85:024bf7f99721	677	#define __TIM1_CLK_ENABLE() (RCC->APB2ENR \|= (RCC_APB2ENR_TIM1EN))
bogdanm	85:024bf7f99721	678	#define __SPI1_CLK_ENABLE() (RCC->APB2ENR \|= (RCC_APB2ENR_SPI1EN))
bogdanm	85:024bf7f99721	679	#define __TIM16_CLK_ENABLE() (RCC->APB2ENR \|= (RCC_APB2ENR_TIM16EN))
bogdanm	85:024bf7f99721	680	#define __TIM17_CLK_ENABLE() (RCC->APB2ENR \|= (RCC_APB2ENR_TIM17EN))
bogdanm	85:024bf7f99721	681	#define __USART1_CLK_ENABLE() (RCC->APB2ENR \|= (RCC_APB2ENR_USART1EN))
bogdanm	85:024bf7f99721	682	#define __DBGMCU_CLK_ENABLE() (RCC->APB2ENR \|= (RCC_APB2ENR_DBGMCUEN))
bogdanm	85:024bf7f99721	683
bogdanm	85:024bf7f99721	684	#define __SYSCFG_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SYSCFGEN))
bogdanm	85:024bf7f99721	685	#define __ADC1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC1EN))
bogdanm	85:024bf7f99721	686	#define __TIM1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM1EN))
bogdanm	85:024bf7f99721	687	#define __SPI1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI1EN))
bogdanm	85:024bf7f99721	688	#define __TIM16_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM16EN))
bogdanm	85:024bf7f99721	689	#define __TIM17_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM17EN))
bogdanm	85:024bf7f99721	690	#define __USART1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_USART1EN))
bogdanm	85:024bf7f99721	691	#define __DBGMCU_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_DBGMCUEN))
bogdanm	92:4fc01daae5a5	692	/**
bogdanm	92:4fc01daae5a5	693	* @}
bogdanm	92:4fc01daae5a5	694	*/
bogdanm	85:024bf7f99721	695
bogdanm	92:4fc01daae5a5	696	/** @defgroup RCC_AHB_Force_Release_Reset RCC AHB Force Release Reset
bogdanm	92:4fc01daae5a5	697	* @brief Force or release AHB peripheral reset.
bogdanm	92:4fc01daae5a5	698	* @{
bogdanm	92:4fc01daae5a5	699	*/
bogdanm	85:024bf7f99721	700	#define __AHB_FORCE_RESET() (RCC->AHBRSTR = 0xFFFFFFFF)
bogdanm	85:024bf7f99721	701	#define __GPIOA_FORCE_RESET() (RCC->AHBRSTR \|= (RCC_AHBRSTR_GPIOARST))
bogdanm	85:024bf7f99721	702	#define __GPIOB_FORCE_RESET() (RCC->AHBRSTR \|= (RCC_AHBRSTR_GPIOBRST))
bogdanm	85:024bf7f99721	703	#define __GPIOC_FORCE_RESET() (RCC->AHBRSTR \|= (RCC_AHBRSTR_GPIOCRST))
bogdanm	85:024bf7f99721	704	#define __GPIOF_FORCE_RESET() (RCC->AHBRSTR \|= (RCC_AHBRSTR_GPIOFRST))
bogdanm	85:024bf7f99721	705
bogdanm	85:024bf7f99721	706	#define __AHB_RELEASE_RESET() (RCC->AHBRSTR = 0x00)
bogdanm	85:024bf7f99721	707	#define __GPIOA_RELEASE_RESET() (RCC->AHBRSTR &= ~(RCC_AHBRSTR_GPIOARST))
bogdanm	85:024bf7f99721	708	#define __GPIOB_RELEASE_RESET() (RCC->AHBRSTR &= ~(RCC_AHBRSTR_GPIOBRST))
bogdanm	85:024bf7f99721	709	#define __GPIOC_RELEASE_RESET() (RCC->AHBRSTR &= ~(RCC_AHBRSTR_GPIOCRST))
bogdanm	85:024bf7f99721	710	#define __GPIOF_RELEASE_RESET() (RCC->AHBRSTR &= ~(RCC_AHBRSTR_GPIOFRST))
bogdanm	92:4fc01daae5a5	711	/**
bogdanm	92:4fc01daae5a5	712	* @}
bogdanm	92:4fc01daae5a5	713	*/
bogdanm	85:024bf7f99721	714
bogdanm	92:4fc01daae5a5	715	/** @defgroup RCC_APB1_Force_Release_Reset RCC APB1 Force Release Reset
bogdanm	92:4fc01daae5a5	716	* @brief Force or release APB1 peripheral reset.
bogdanm	92:4fc01daae5a5	717	* @{
bogdanm	92:4fc01daae5a5	718	*/
bogdanm	85:024bf7f99721	719	#define __APB1_FORCE_RESET() (RCC->APB1RSTR = 0xFFFFFFFF)
bogdanm	85:024bf7f99721	720	#define __TIM3_FORCE_RESET() (RCC->APB1RSTR \|= (RCC_APB1RSTR_TIM3RST))
bogdanm	85:024bf7f99721	721	#define __TIM14_FORCE_RESET() (RCC->APB1RSTR \|= (RCC_APB1RSTR_TIM14RST))
bogdanm	85:024bf7f99721	722	#define __WWDG_FORCE_RESET() (RCC->APB1RSTR \|= (RCC_APB1RSTR_WWDGRST))
bogdanm	85:024bf7f99721	723	#define __I2C1_FORCE_RESET() (RCC->APB1RSTR \|= (RCC_APB1RSTR_I2C1RST))
bogdanm	85:024bf7f99721	724	#define __PWR_FORCE_RESET() (RCC->APB1RSTR \|= (RCC_APB1RSTR_PWRRST))
bogdanm	85:024bf7f99721	725
bogdanm	85:024bf7f99721	726	#define __APB1_RELEASE_RESET() (RCC->APB1RSTR = 0x00)
bogdanm	85:024bf7f99721	727	#define __TIM3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM3RST))
bogdanm	85:024bf7f99721	728	#define __TIM14_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM14RST))
bogdanm	85:024bf7f99721	729	#define __WWDG_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_WWDGRST))
bogdanm	85:024bf7f99721	730	#define __I2C1_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C1RST))
bogdanm	85:024bf7f99721	731	#define __PWR_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_PWRRST))
bogdanm	92:4fc01daae5a5	732	/**
bogdanm	92:4fc01daae5a5	733	* @}
bogdanm	92:4fc01daae5a5	734	*/
bogdanm	85:024bf7f99721	735
bogdanm	92:4fc01daae5a5	736	/** @defgroup RCC_APB2_Force_Release_Reset RCC APB2 Force Release Reset
bogdanm	92:4fc01daae5a5	737	* @brief Force or release APB2 peripheral reset.
bogdanm	92:4fc01daae5a5	738	* @{
bogdanm	92:4fc01daae5a5	739	*/
bogdanm	85:024bf7f99721	740	#define __APB2_FORCE_RESET() (RCC->APB2RSTR = 0xFFFFFFFF)
bogdanm	85:024bf7f99721	741	#define __SYSCFG_FORCE_RESET() (RCC->APB2RSTR \|= (RCC_APB2RSTR_SYSCFGRST))
bogdanm	85:024bf7f99721	742	#define __ADC1_FORCE_RESET() (RCC->APB2RSTR \|= (RCC_APB2RSTR_ADC1RST))
bogdanm	85:024bf7f99721	743	#define __TIM1_FORCE_RESET() (RCC->APB2RSTR \|= (RCC_APB2RSTR_TIM1RST))
bogdanm	85:024bf7f99721	744	#define __SPI1_FORCE_RESET() (RCC->APB2RSTR \|= (RCC_APB2RSTR_SPI1RST))
bogdanm	85:024bf7f99721	745	#define __USART1_FORCE_RESET() (RCC->APB2RSTR \|= (RCC_APB2RSTR_USART1RST))
bogdanm	85:024bf7f99721	746	#define __TIM16_FORCE_RESET() (RCC->APB2RSTR \|= (RCC_APB2RSTR_TIM16RST))
bogdanm	85:024bf7f99721	747	#define __TIM17_FORCE_RESET() (RCC->APB2RSTR \|= (RCC_APB2RSTR_TIM17RST))
bogdanm	85:024bf7f99721	748	#define __DBGMCU_FORCE_RESET() (RCC->APB2RSTR \|= (RCC_APB2RSTR_DBGMCURST))
bogdanm	85:024bf7f99721	749
bogdanm	85:024bf7f99721	750	#define __APB2_RELEASE_RESET() (RCC->APB2RSTR = 0x00)
bogdanm	85:024bf7f99721	751	#define __SYSCFG_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SYSCFGRST))
bogdanm	85:024bf7f99721	752	#define __ADC1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_ADC1RST))
bogdanm	85:024bf7f99721	753	#define __TIM1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM1RST))
bogdanm	85:024bf7f99721	754	#define __SPI1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI1RST))
bogdanm	85:024bf7f99721	755	#define __USART1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_USART1RST))
bogdanm	85:024bf7f99721	756	#define __TIM16_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM16RST))
bogdanm	85:024bf7f99721	757	#define __TIM17_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM17RST))
bogdanm	85:024bf7f99721	758	#define __DBGMCU_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_DBGMCURST))
bogdanm	92:4fc01daae5a5	759	/**
bogdanm	92:4fc01daae5a5	760	* @}
bogdanm	92:4fc01daae5a5	761	*/
bogdanm	85:024bf7f99721	762
bogdanm	92:4fc01daae5a5	763	/** @defgroup RCC_HSI_Configuration RCC HSI Configuration
bogdanm	92:4fc01daae5a5	764	* @{
bogdanm	92:4fc01daae5a5	765	*/
bogdanm	92:4fc01daae5a5	766
bogdanm	85:024bf7f99721	767	/** @brief Macros to enable or disable the Internal High Speed oscillator (HSI).
bogdanm	85:024bf7f99721	768	* @note The HSI is stopped by hardware when entering STOP and STANDBY modes.
bogdanm	85:024bf7f99721	769	* It is used (enabled by hardware) as system clock source after startup
bogdanm	85:024bf7f99721	770	* from Reset, wakeup from STOP and STANDBY mode, or in case of failure
bogdanm	85:024bf7f99721	771	* of the HSE used directly or indirectly as system clock (if the Clock
bogdanm	85:024bf7f99721	772	* Security System CSS is enabled).
bogdanm	85:024bf7f99721	773	* @note HSI can not be stopped if it is used as system clock source. In this case,
bogdanm	85:024bf7f99721	774	* you have to select another source of the system clock then stop the HSI.
bogdanm	85:024bf7f99721	775	* @note After enabling the HSI, the application software should wait on HSIRDY
bogdanm	85:024bf7f99721	776	* flag to be set indicating that HSI clock is stable and can be used as
bogdanm	85:024bf7f99721	777	* system clock source.
bogdanm	85:024bf7f99721	778	* @note When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
bogdanm	85:024bf7f99721	779	* clock cycles.
bogdanm	92:4fc01daae5a5	780	*/
bogdanm	85:024bf7f99721	781	#define __HAL_RCC_HSI_ENABLE() SET_BIT(RCC->CR, RCC_CR_HSION)
bogdanm	85:024bf7f99721	782	#define __HAL_RCC_HSI_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_HSION)
bogdanm	85:024bf7f99721	783
bogdanm	85:024bf7f99721	784	/** @brief Macro to adjust the Internal High Speed oscillator (HSI) calibration value.
bogdanm	85:024bf7f99721	785	* @note The calibration is used to compensate for the variations in voltage
bogdanm	85:024bf7f99721	786	* and temperature that influence the frequency of the internal HSI RC.
bogdanm	85:024bf7f99721	787	* @param __HSICalibrationValue__: specifies the calibration trimming value
bogdanm	85:024bf7f99721	788	* (default is RCC_HSICALIBRATION_DEFAULT).
bogdanm	85:024bf7f99721	789	* This parameter must be a number between 0 and 0x1F.
bogdanm	92:4fc01daae5a5	790	*/
bogdanm	85:024bf7f99721	791	#define RCC_CR_HSITRIM_BitNumber 3
bogdanm	85:024bf7f99721	792	#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(__HSICalibrationValue__) \
bogdanm	85:024bf7f99721	793	MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, (uint32_t)(__HSICalibrationValue__) << RCC_CR_HSITRIM_BitNumber)
bogdanm	92:4fc01daae5a5	794	/**
bogdanm	92:4fc01daae5a5	795	* @}
bogdanm	92:4fc01daae5a5	796	*/
bogdanm	85:024bf7f99721	797
bogdanm	92:4fc01daae5a5	798	/** @defgroup RCC_LSI_Configuration RCC LSI Configuration
bogdanm	92:4fc01daae5a5	799	* @{
bogdanm	92:4fc01daae5a5	800	*/
bogdanm	92:4fc01daae5a5	801
bogdanm	85:024bf7f99721	802	/** @brief Macro to enable or disable the Internal Low Speed oscillator (LSI).
bogdanm	85:024bf7f99721	803	* @note After enabling the LSI, the application software should wait on
bogdanm	85:024bf7f99721	804	* LSIRDY flag to be set indicating that LSI clock is stable and can
bogdanm	85:024bf7f99721	805	* be used to clock the IWDG and/or the RTC.
bogdanm	85:024bf7f99721	806	* @note LSI can not be disabled if the IWDG is running.
bogdanm	85:024bf7f99721	807	* @note When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
bogdanm	85:024bf7f99721	808	* clock cycles.
bogdanm	92:4fc01daae5a5	809	*/
bogdanm	85:024bf7f99721	810	#define __HAL_RCC_LSI_ENABLE() SET_BIT(RCC->CSR, RCC_CSR_LSION)
bogdanm	85:024bf7f99721	811	#define __HAL_RCC_LSI_DISABLE() CLEAR_BIT(RCC->CSR, RCC_CSR_LSION)
bogdanm	92:4fc01daae5a5	812	/**
bogdanm	92:4fc01daae5a5	813	* @}
bogdanm	92:4fc01daae5a5	814	*/
bogdanm	85:024bf7f99721	815
bogdanm	92:4fc01daae5a5	816	/** @defgroup RCC_HSE_Configuration RCC HSE Configuration
bogdanm	92:4fc01daae5a5	817	* @{
bogdanm	92:4fc01daae5a5	818	*/
bogdanm	92:4fc01daae5a5	819
bogdanm	85:024bf7f99721	820	/**
bogdanm	85:024bf7f99721	821	* @brief Macro to configure the External High Speed oscillator (HSE).
bogdanm	85:024bf7f99721	822	* @note After enabling the HSE (RCC_HSE_ON or RCC_HSE_Bypass), the application
bogdanm	85:024bf7f99721	823	* software should wait on HSERDY flag to be set indicating that HSE clock
bogdanm	85:024bf7f99721	824	* is stable and can be used to clock the PLL and/or system clock.
bogdanm	85:024bf7f99721	825	* @note HSE state can not be changed if it is used directly or through the
bogdanm	85:024bf7f99721	826	* PLL as system clock. In this case, you have to select another source
bogdanm	85:024bf7f99721	827	* of the system clock then change the HSE state (ex. disable it).
bogdanm	85:024bf7f99721	828	* @note The HSE is stopped by hardware when entering STOP and STANDBY modes.
bogdanm	85:024bf7f99721	829	* @note This function reset the CSSON bit, so if the Clock security system(CSS)
bogdanm	85:024bf7f99721	830	* was previously enabled you have to enable it again after calling this
bogdanm	85:024bf7f99721	831	* function.
bogdanm	85:024bf7f99721	832	* @param __STATE__: specifies the new state of the HSE.
bogdanm	85:024bf7f99721	833	* This parameter can be one of the following values:
bogdanm	85:024bf7f99721	834	* @arg RCC_HSE_OFF: turn OFF the HSE oscillator, HSERDY flag goes low after
bogdanm	85:024bf7f99721	835	* 6 HSE oscillator clock cycles.
bogdanm	85:024bf7f99721	836	* @arg RCC_HSE_ON: turn ON the HSE oscillator
bogdanm	85:024bf7f99721	837	* @arg RCC_HSE_BYPASS: HSE oscillator bypassed with external clock
bogdanm	85:024bf7f99721	838	*/
bogdanm	85:024bf7f99721	839	#define __HAL_RCC_HSE_CONFIG(__STATE__) ((__IO uint8_t )RCC_CR_BYTE2_ADDRESS = (__STATE__))
bogdanm	85:024bf7f99721	840
bogdanm	85:024bf7f99721	841	/**
bogdanm	85:024bf7f99721	842	* @brief Macro to configure the External High Speed oscillator (HSE) Predivision factor for PLL.
bogdanm	85:024bf7f99721	843	* @note Predivision factor can not be changed if PLL is used as system clock
bogdanm	85:024bf7f99721	844	* In this case, you have to select another source of the system clock, disable the PLL and
bogdanm	85:024bf7f99721	845	* then change the HSE predivision factor.
bogdanm	85:024bf7f99721	846	* @param __HSEPredivValue__: specifies the division value applied to HSE.
bogdanm	85:024bf7f99721	847	* This parameter must be a number between RCC_HSE_PREDIV_DIV1 and RCC_HSE_PREDIV_DIV16.
bogdanm	85:024bf7f99721	848	*/
bogdanm	85:024bf7f99721	849	#define __HAL_RCC_HSE_PREDIV_CONFIG(__HSEPredivValue__) \
bogdanm	85:024bf7f99721	850	MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV, (uint32_t)(__HSEPredivValue__))
bogdanm	92:4fc01daae5a5	851	/**
bogdanm	92:4fc01daae5a5	852	* @}
bogdanm	92:4fc01daae5a5	853	*/
bogdanm	85:024bf7f99721	854
bogdanm	92:4fc01daae5a5	855	/** @defgroup RCC_LSE_Configuration RCC LSE Configuration
bogdanm	92:4fc01daae5a5	856	* @{
bogdanm	92:4fc01daae5a5	857	*/
bogdanm	85:024bf7f99721	858	/**
bogdanm	85:024bf7f99721	859	* @brief Macro to configure the External Low Speed oscillator (LSE).
bogdanm	85:024bf7f99721	860	* @note As the LSE is in the Backup domain and write access is denied to
bogdanm	85:024bf7f99721	861	* this domain after reset, you have to enable write access using
bogdanm	85:024bf7f99721	862	* HAL_PWR_EnableBkUpAccess() function before to configure the LSE
bogdanm	85:024bf7f99721	863	* (to be done once after reset).
bogdanm	85:024bf7f99721	864	* @note After enabling the LSE (RCC_LSE_ON or RCC_LSE_BYPASS), the application
bogdanm	85:024bf7f99721	865	* software should wait on LSERDY flag to be set indicating that LSE clock
bogdanm	85:024bf7f99721	866	* is stable and can be used to clock the RTC.
bogdanm	85:024bf7f99721	867	* @param __STATE__: specifies the new state of the LSE.
bogdanm	85:024bf7f99721	868	* This parameter can be one of the following values:
bogdanm	85:024bf7f99721	869	* @arg RCC_LSE_OFF: turn OFF the LSE oscillator, LSERDY flag goes low after
bogdanm	85:024bf7f99721	870	* 6 LSE oscillator clock cycles.
bogdanm	85:024bf7f99721	871	* @arg RCC_LSE_ON: turn ON the LSE oscillator
bogdanm	85:024bf7f99721	872	* @arg RCC_LSE_BYPASS: LSE oscillator bypassed with external clock
bogdanm	85:024bf7f99721	873	*/
bogdanm	85:024bf7f99721	874	#define __HAL_RCC_LSE_CONFIG(__STATE__) \
bogdanm	85:024bf7f99721	875	MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEON\|RCC_BDCR_LSEBYP, (uint32_t)(__STATE__))
bogdanm	92:4fc01daae5a5	876	/**
bogdanm	92:4fc01daae5a5	877	* @}
bogdanm	92:4fc01daae5a5	878	*/
bogdanm	85:024bf7f99721	879
bogdanm	92:4fc01daae5a5	880	/** @defgroup RCC_HSI14_Configuration RCC_HSI14_Configuration
bogdanm	92:4fc01daae5a5	881	* @{
bogdanm	92:4fc01daae5a5	882	*/
bogdanm	92:4fc01daae5a5	883
bogdanm	85:024bf7f99721	884	/** @brief Macros to enable or disable the Internal 14Mhz High Speed oscillator (HSI14).
bogdanm	85:024bf7f99721	885	* @note The HSI14 is stopped by hardware when entering STOP and STANDBY modes.
bogdanm	85:024bf7f99721	886	* @note HSI14 can not be stopped if it is used as system clock source. In this case,
bogdanm	85:024bf7f99721	887	* you have to select another source of the system clock then stop the HSI14.
bogdanm	85:024bf7f99721	888	* @note After enabling the HSI14 with __HAL_RCC_HSI14_ENABLE(), the application software
bogdanm	85:024bf7f99721	889	* should wait on HSI14RDY flag to be set indicating that HSI clock is stable and can be
bogdanm	85:024bf7f99721	890	* used as system clock source. This is not necessary if HAL_RCC_OscConfig() is used.
bogdanm	85:024bf7f99721	891	* @note When the HSI14 is stopped, HSI14RDY flag goes low after 6 HSI14 oscillator
bogdanm	85:024bf7f99721	892	* clock cycles.
bogdanm	85:024bf7f99721	893	*/
bogdanm	85:024bf7f99721	894	#define __HAL_RCC_HSI14_ENABLE() SET_BIT(RCC->CR2, RCC_CR2_HSI14ON)
bogdanm	85:024bf7f99721	895	#define __HAL_RCC_HSI14_DISABLE() CLEAR_BIT(RCC->CR2, RCC_CR2_HSI14ON)
bogdanm	85:024bf7f99721	896
bogdanm	85:024bf7f99721	897	/** @brief macros to Enable or Disable the Internal 14Mhz High Speed oscillator (HSI14) usage by ADC.
bogdanm	85:024bf7f99721	898	*/
bogdanm	85:024bf7f99721	899	#define __HAL_RCC_HSI14ADC_ENABLE() CLEAR_BIT(RCC->CR2, RCC_CR2_HSI14DIS)
bogdanm	85:024bf7f99721	900	#define __HAL_RCC_HSI14ADC_DISABLE() SET_BIT(RCC->CR2, RCC_CR2_HSI14DIS)
bogdanm	92:4fc01daae5a5	901
bogdanm	85:024bf7f99721	902	/** @brief Macro to adjust the Internal 14Mhz High Speed oscillator (HSI) calibration value.
bogdanm	85:024bf7f99721	903	* @note The calibration is used to compensate for the variations in voltage
bogdanm	85:024bf7f99721	904	* and temperature that influence the frequency of the internal HSI14 RC.
bogdanm	85:024bf7f99721	905	* @param __HSI14CalibrationValue__: specifies the calibration trimming value
bogdanm	85:024bf7f99721	906	* (default is RCC_HSI14CALIBRATION_DEFAULT).
bogdanm	85:024bf7f99721	907	* This parameter must be a number between 0 and 0x1F.
bogdanm	85:024bf7f99721	908	*/
bogdanm	85:024bf7f99721	909	#define RCC_CR2_HSI14TRIM_BitNumber 3
bogdanm	85:024bf7f99721	910	#define __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(__HSI14CalibrationValue__) \
bogdanm	85:024bf7f99721	911	MODIFY_REG(RCC->CR2, RCC_CR2_HSI14TRIM, (uint32_t)(__HSI14CalibrationValue__) << RCC_CR2_HSI14TRIM_BitNumber)
bogdanm	92:4fc01daae5a5	912	/**
bogdanm	92:4fc01daae5a5	913	* @}
bogdanm	92:4fc01daae5a5	914	*/
bogdanm	85:024bf7f99721	915
bogdanm	92:4fc01daae5a5	916	/** @defgroup RCC_USARTx_Clock_Config RCC USARTx Clock Config
bogdanm	92:4fc01daae5a5	917	* @{
bogdanm	92:4fc01daae5a5	918	*/
bogdanm	92:4fc01daae5a5	919
bogdanm	85:024bf7f99721	920	/** @brief Macro to configure the USART1 clock (USART1CLK).
bogdanm	85:024bf7f99721	921	* @param __USART1CLKSource__: specifies the USART1 clock source.
bogdanm	85:024bf7f99721	922	* This parameter can be one of the following values:
bogdanm	85:024bf7f99721	923	* @arg RCC_USART1CLKSOURCE_PCLK1: PCLK1 selected as USART1 clock
bogdanm	85:024bf7f99721	924	* @arg RCC_USART1CLKSOURCE_HSI: HSI selected as USART1 clock
bogdanm	85:024bf7f99721	925	* @arg RCC_USART1CLKSOURCE_SYSCLK: System Clock selected as USART1 clock
bogdanm	85:024bf7f99721	926	* @arg RCC_USART1CLKSOURCE_LSE: LSE selected as USART1 clock
bogdanm	85:024bf7f99721	927	*/
bogdanm	85:024bf7f99721	928	#define __HAL_RCC_USART1_CONFIG(__USART1CLKSource__) \
bogdanm	85:024bf7f99721	929	MODIFY_REG(RCC->CFGR3, RCC_CFGR3_USART1SW, (uint32_t)(__USART1CLKSource__))
bogdanm	85:024bf7f99721	930
bogdanm	85:024bf7f99721	931	/** @brief Macro to get the USART1 clock source.
bogdanm	85:024bf7f99721	932	* @retval The clock source can be one of the following values:
bogdanm	85:024bf7f99721	933	* @arg RCC_USART1CLKSOURCE_PCLK1: PCLK1 selected as USART1 clock
bogdanm	85:024bf7f99721	934	* @arg RCC_USART1CLKSOURCE_HSI: HSI selected as USART1 clock
bogdanm	85:024bf7f99721	935	* @arg RCC_USART1CLKSOURCE_SYSCLK: System Clock selected as USART1 clock
bogdanm	85:024bf7f99721	936	* @arg RCC_USART1CLKSOURCE_LSE: LSE selected as USART1 clock
bogdanm	85:024bf7f99721	937	*/
bogdanm	85:024bf7f99721	938	#define __HAL_RCC_GET_USART1_SOURCE() ((uint32_t)(READ_BIT(RCC->CFGR3, RCC_CFGR3_USART1SW)))
bogdanm	92:4fc01daae5a5	939	/**
bogdanm	92:4fc01daae5a5	940	* @}
bogdanm	92:4fc01daae5a5	941	*/
bogdanm	85:024bf7f99721	942
bogdanm	92:4fc01daae5a5	943	/** @defgroup RCC_I2Cx_Clock_Config RCC I2Cx Clock Config
bogdanm	92:4fc01daae5a5	944	* @{
bogdanm	92:4fc01daae5a5	945	*/
bogdanm	92:4fc01daae5a5	946
bogdanm	85:024bf7f99721	947	/** @brief Macro to configure the I2C1 clock (I2C1CLK).
bogdanm	85:024bf7f99721	948	* @param __I2C1CLKSource__: specifies the I2C1 clock source.
bogdanm	85:024bf7f99721	949	* This parameter can be one of the following values:
bogdanm	85:024bf7f99721	950	* @arg RCC_I2C1CLKSOURCE_HSI: HSI selected as I2C1 clock
bogdanm	85:024bf7f99721	951	* @arg RCC_I2C1CLKSOURCE_SYSCLK: System Clock selected as I2C1 clock
bogdanm	85:024bf7f99721	952	*/
bogdanm	85:024bf7f99721	953	#define __HAL_RCC_I2C1_CONFIG(__I2C1CLKSource__) \
bogdanm	85:024bf7f99721	954	MODIFY_REG(RCC->CFGR3, RCC_CFGR3_I2C1SW, (uint32_t)(__I2C1CLKSource__))
bogdanm	85:024bf7f99721	955
bogdanm	85:024bf7f99721	956	/** @brief Macro to get the I2C1 clock source.
bogdanm	85:024bf7f99721	957	* @retval The clock source can be one of the following values:
bogdanm	85:024bf7f99721	958	* @arg RCC_I2C1CLKSOURCE_HSI: HSI selected as I2C1 clock
bogdanm	85:024bf7f99721	959	* @arg RCC_I2C1CLKSOURCE_SYSCLK: System Clock selected as I2C1 clock
bogdanm	85:024bf7f99721	960	*/
bogdanm	85:024bf7f99721	961	#define __HAL_RCC_GET_I2C1_SOURCE() ((uint32_t)(READ_BIT(RCC->CFGR3, RCC_CFGR3_I2C1SW)))
bogdanm	92:4fc01daae5a5	962	/**
bogdanm	92:4fc01daae5a5	963	* @}
bogdanm	92:4fc01daae5a5	964	*/
bogdanm	85:024bf7f99721	965
bogdanm	92:4fc01daae5a5	966	/** @defgroup RCC_RTC_Clock_Configuration RCC RTC Clock Configuration
bogdanm	92:4fc01daae5a5	967	* @{
bogdanm	92:4fc01daae5a5	968	*/
bogdanm	85:024bf7f99721	969	/** @brief Macros to enable or disable the the RTC clock.
bogdanm	85:024bf7f99721	970	* @note These macros must be used only after the RTC clock source was selected.
bogdanm	85:024bf7f99721	971	*/
bogdanm	85:024bf7f99721	972	#define __HAL_RCC_RTC_ENABLE() SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN)
bogdanm	85:024bf7f99721	973	#define __HAL_RCC_RTC_DISABLE() CLEAR_BIT(RCC->BDCR, RCC_BDCR_RTCEN)
bogdanm	85:024bf7f99721	974
bogdanm	85:024bf7f99721	975	/** @brief Macro to configure the RTC clock (RTCCLK).
bogdanm	85:024bf7f99721	976	* @note As the RTC clock configuration bits are in the Backup domain and write
bogdanm	85:024bf7f99721	977	* access is denied to this domain after reset, you have to enable write
bogdanm	85:024bf7f99721	978	* access using the Power Backup Access macro before to configure
bogdanm	85:024bf7f99721	979	* the RTC clock source (to be done once after reset).
bogdanm	85:024bf7f99721	980	* @note Once the RTC clock is configured it can't be changed unless the
bogdanm	85:024bf7f99721	981	* Backup domain is reset using __HAL_RCC_BackupReset_RELEASE() macro, or by
bogdanm	85:024bf7f99721	982	* a Power On Reset (POR).
bogdanm	85:024bf7f99721	983	* @param __RTCCLKSource__: specifies the RTC clock source.
bogdanm	85:024bf7f99721	984	* This parameter can be one of the following values:
bogdanm	85:024bf7f99721	985	* @arg RCC_RTCCLKSOURCE_NONE: No clock selected as RTC clock
bogdanm	85:024bf7f99721	986	* @arg RCC_RTCCLKSOURCE_LSE: LSE selected as RTC clock
bogdanm	85:024bf7f99721	987	* @arg RCC_RTCCLKSOURCE_LSI: LSI selected as RTC clock
bogdanm	85:024bf7f99721	988	* @arg RCC_RTCCLKSOURCE_HSE_DIV32: HSE clock divided by 32
bogdanm	85:024bf7f99721	989	*
bogdanm	85:024bf7f99721	990	* @note If the LSE is used as RTC clock source, the RTC continues to
bogdanm	85:024bf7f99721	991	* work in STOP and STANDBY modes, and can be used as wakeup source.
bogdanm	85:024bf7f99721	992	* However, when the LSI clock and HSE clock divided by 32 is used as RTC clock source,
bogdanm	85:024bf7f99721	993	* the RTC cannot be used in STOP and STANDBY modes.
bogdanm	85:024bf7f99721	994	* @note The system must always be configured so as to get a PCLK frequency greater than or
bogdanm	85:024bf7f99721	995	* equal to the RTCCLK frequency for a proper operation of the RTC.
bogdanm	85:024bf7f99721	996	*/
bogdanm	85:024bf7f99721	997	#define __HAL_RCC_RTC_CONFIG(__RTCCLKSource__) \
bogdanm	85:024bf7f99721	998	MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, (uint32_t)(__RTCCLKSource__))
bogdanm	85:024bf7f99721	999
bogdanm	85:024bf7f99721	1000	/** @brief Macro to get the RTC clock source.
bogdanm	85:024bf7f99721	1001	* @retval The clock source can be one of the following values:
bogdanm	85:024bf7f99721	1002	* @arg RCC_RTCCLKSOURCE_NONE: No clock selected as RTC clock
bogdanm	85:024bf7f99721	1003	* @arg RCC_RTCCLKSOURCE_LSE: LSE selected as RTC clock
bogdanm	85:024bf7f99721	1004	* @arg RCC_RTCCLKSOURCE_LSI: LSI selected as RTC clock
bogdanm	85:024bf7f99721	1005	* @arg RCC_RTCCLKSOURCE_HSE_DIV32: HSE clock divided by 32 selected as RTC clock
bogdanm	85:024bf7f99721	1006	*/
bogdanm	85:024bf7f99721	1007	#define __HAL_RCC_GET_RTC_SOURCE() ((uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL)))
bogdanm	92:4fc01daae5a5	1008	/**
bogdanm	92:4fc01daae5a5	1009	* @}
bogdanm	92:4fc01daae5a5	1010	*/
bogdanm	85:024bf7f99721	1011
bogdanm	92:4fc01daae5a5	1012	/** @defgroup RCC_Force_Release_Backup RCC Force Release Backup
bogdanm	92:4fc01daae5a5	1013	* @{
bogdanm	92:4fc01daae5a5	1014	*/
bogdanm	92:4fc01daae5a5	1015
bogdanm	85:024bf7f99721	1016	/** @brief Macro to force or release the Backup domain reset.
bogdanm	85:024bf7f99721	1017	* @note These macros reset the RTC peripheral (including the backup registers)
bogdanm	85:024bf7f99721	1018	* and the RTC clock source selection in RCC_CSR register.
bogdanm	85:024bf7f99721	1019	* @note The BKPSRAM is not affected by this reset.
bogdanm	85:024bf7f99721	1020	*/
bogdanm	85:024bf7f99721	1021	#define __HAL_RCC_BACKUPRESET_FORCE() SET_BIT(RCC->BDCR, RCC_BDCR_BDRST)
bogdanm	85:024bf7f99721	1022	#define __HAL_RCC_BACKUPRESET_RELEASE() CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST)
bogdanm	92:4fc01daae5a5	1023	/**
bogdanm	92:4fc01daae5a5	1024	* @}
bogdanm	92:4fc01daae5a5	1025	*/
bogdanm	85:024bf7f99721	1026
bogdanm	92:4fc01daae5a5	1027	/** @defgroup RCC_PLL_Configuration RCC PLL Configuration
bogdanm	92:4fc01daae5a5	1028	* @{
bogdanm	92:4fc01daae5a5	1029	*/
bogdanm	92:4fc01daae5a5	1030
bogdanm	85:024bf7f99721	1031	/** @brief Macro to enable or disable the PLL.
bogdanm	85:024bf7f99721	1032	* @note After enabling the PLL, the application software should wait on
bogdanm	85:024bf7f99721	1033	* PLLRDY flag to be set indicating that PLL clock is stable and can
bogdanm	85:024bf7f99721	1034	* be used as system clock source.
bogdanm	85:024bf7f99721	1035	* @note The PLL can not be disabled if it is used as system clock source
bogdanm	85:024bf7f99721	1036	* @note The PLL is disabled by hardware when entering STOP and STANDBY modes.
bogdanm	85:024bf7f99721	1037	*/
bogdanm	85:024bf7f99721	1038	#define __HAL_RCC_PLL_ENABLE() SET_BIT(RCC->CR, RCC_CR_PLLON)
bogdanm	85:024bf7f99721	1039	#define __HAL_RCC_PLL_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_PLLON)
bogdanm	85:024bf7f99721	1040
bogdanm	85:024bf7f99721	1041	/** @brief Macro to configure the PLL clock source, multiplication and division factors.
bogdanm	85:024bf7f99721	1042	* @note This macro must be used only when the PLL is disabled.
bogdanm	85:024bf7f99721	1043	*
bogdanm	85:024bf7f99721	1044	* @param __RCC_PLLSource__: specifies the PLL entry clock source.
bogdanm	85:024bf7f99721	1045	* This parameter can be one of the following values:
bogdanm	85:024bf7f99721	1046	* @arg RCC_PLLSOURCE_HSI: HSI oscillator clock selected as PLL clock entry
bogdanm	85:024bf7f99721	1047	* @arg RCC_PLLSOURCE_HSE: HSE oscillator clock selected as PLL clock entry
bogdanm	85:024bf7f99721	1048	* @param __PREDIV__: specifies the predivider factor for PLL VCO input clock
bogdanm	85:024bf7f99721	1049	* This parameter must be a number between RCC_PREDIV_DIV1 and RCC_PREDIV_DIV16.
bogdanm	85:024bf7f99721	1050	* @param __PLLMUL__: specifies the multiplication factor for PLL VCO input clock
bogdanm	85:024bf7f99721	1051	* This parameter must be a number between RCC_PLL_MUL2 and RCC_PLL_MUL16.
bogdanm	85:024bf7f99721	1052	*
bogdanm	85:024bf7f99721	1053	*/
bogdanm	85:024bf7f99721	1054	#define __HAL_RCC_PLL_CONFIG(__RCC_PLLSource__ , __PREDIV__, __PLLMUL__) \
bogdanm	85:024bf7f99721	1055	do { \
bogdanm	85:024bf7f99721	1056	MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV, (__PREDIV__)); \
bogdanm	85:024bf7f99721	1057	MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLMUL \| RCC_CFGR_PLLSRC, (uint32_t)((__PLLMUL__)\|(__RCC_PLLSource__))); \
bogdanm	85:024bf7f99721	1058	} while(0)
bogdanm	92:4fc01daae5a5	1059	/**
bogdanm	92:4fc01daae5a5	1060	* @}
bogdanm	92:4fc01daae5a5	1061	*/
bogdanm	85:024bf7f99721	1062
bogdanm	92:4fc01daae5a5	1063	/** @defgroup RCC_Get_Clock_source RCC Get Clock source
bogdanm	92:4fc01daae5a5	1064	* @{
bogdanm	92:4fc01daae5a5	1065	*/
bogdanm	92:4fc01daae5a5	1066
bogdanm	85:024bf7f99721	1067	/** @brief Macro to get the clock source used as system clock.
bogdanm	85:024bf7f99721	1068	* @retval The clock source used as system clock.
bogdanm	85:024bf7f99721	1069	* The returned value can be one of the following value:
bogdanm	85:024bf7f99721	1070	* @arg RCC_SYSCLKSOURCE_STATUS_HSI: HSI used as system clock
bogdanm	85:024bf7f99721	1071	* @arg RCC_SYSCLKSOURCE_STATUS_HSE: HSE used as system clock
bogdanm	85:024bf7f99721	1072	* @arg RCC_SYSCLKSOURCE_STATUS_PLLCLK: PLL used as system clock
bogdanm	85:024bf7f99721	1073	*/
bogdanm	85:024bf7f99721	1074	#define __HAL_RCC_GET_SYSCLK_SOURCE() ((uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS)))
bogdanm	85:024bf7f99721	1075
bogdanm	85:024bf7f99721	1076	/** @brief Macro to get the oscillator used as PLL clock source.
bogdanm	85:024bf7f99721	1077	* @retval The oscillator used as PLL clock source. The returned value can be one
bogdanm	85:024bf7f99721	1078	* of the following:
bogdanm	85:024bf7f99721	1079	* - RCC_PLLSOURCE_HSI: HSI oscillator is used as PLL clock source.
bogdanm	85:024bf7f99721	1080	* - RCC_PLLSOURCE_HSE: HSE oscillator is used as PLL clock source.
bogdanm	85:024bf7f99721	1081	*/
bogdanm	85:024bf7f99721	1082	#define __HAL_RCC_GET_PLL_OSCSOURCE() ((uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC)))
bogdanm	85:024bf7f99721	1083	/**
bogdanm	85:024bf7f99721	1084	* @}
bogdanm	92:4fc01daae5a5	1085	*/
bogdanm	85:024bf7f99721	1086
bogdanm	92:4fc01daae5a5	1087	/** @defgroup RCC_Flags_Interrupts_Management RCC Flags Interrupts Management
bogdanm	85:024bf7f99721	1088	* @brief macros to manage the specified RCC Flags and interrupts.
bogdanm	85:024bf7f99721	1089	* @{
bogdanm	85:024bf7f99721	1090	*/
bogdanm	85:024bf7f99721	1091
bogdanm	85:024bf7f99721	1092	/** @brief Enable RCC interrupt (Perform Byte access to RCC_CIR[12:8] bits to enable
bogdanm	85:024bf7f99721	1093	* the selected interrupts.).
bogdanm	85:024bf7f99721	1094	* @param __INTERRUPT__: specifies the RCC interrupt sources to be enabled.
bogdanm	85:024bf7f99721	1095	* This parameter can be any combination of the following values:
bogdanm	85:024bf7f99721	1096	* @arg RCC_IT_LSIRDY: LSI ready interrupt enable
bogdanm	85:024bf7f99721	1097	* @arg RCC_IT_LSERDY: LSE ready interrupt enable
bogdanm	85:024bf7f99721	1098	* @arg RCC_IT_HSIRDY: HSI ready interrupt enable
bogdanm	85:024bf7f99721	1099	* @arg RCC_IT_HSERDY: HSE ready interrupt enable
bogdanm	85:024bf7f99721	1100	* @arg RCC_IT_PLLRDY: PLL ready interrupt enable
bogdanm	85:024bf7f99721	1101	* @arg RCC_IT_HSI14RDY: HSI14 ready interrupt enable
bogdanm	85:024bf7f99721	1102	* @arg RCC_IT_HSI48RDY: HSI48 ready interrupt enable (only applicable to STM32F0X2 USB devices)
bogdanm	85:024bf7f99721	1103	*/
bogdanm	85:024bf7f99721	1104	#define __HAL_RCC_ENABLE_IT(__INTERRUPT__) ((__IO uint8_t )RCC_CIR_BYTE1_ADDRESS \|= (__INTERRUPT__))
bogdanm	85:024bf7f99721	1105
bogdanm	85:024bf7f99721	1106	/** @brief Disable RCC interrupt (Perform Byte access to RCC_CIR[12:8] bits to disable
bogdanm	85:024bf7f99721	1107	* the selected interrupts.).
bogdanm	85:024bf7f99721	1108	* @param __INTERRUPT__: specifies the RCC interrupt sources to be disabled.
bogdanm	85:024bf7f99721	1109	* This parameter can be any combination of the following values:
bogdanm	85:024bf7f99721	1110	* @arg RCC_IT_LSIRDY: LSI ready interrupt enable
bogdanm	85:024bf7f99721	1111	* @arg RCC_IT_LSERDY: LSE ready interrupt enable
bogdanm	85:024bf7f99721	1112	* @arg RCC_IT_HSIRDY: HSI ready interrupt enable
bogdanm	85:024bf7f99721	1113	* @arg RCC_IT_HSERDY: HSE ready interrupt enable
bogdanm	85:024bf7f99721	1114	* @arg RCC_IT_PLLRDY: PLL ready interrupt enable
bogdanm	85:024bf7f99721	1115	* @arg RCC_IT_HSI14RDY: HSI14 ready interrupt enable
bogdanm	85:024bf7f99721	1116	* @arg RCC_IT_HSI48RDY: HSI48 ready interrupt enable (only applicable to STM32F0X2 USB devices)
bogdanm	85:024bf7f99721	1117	*/
bogdanm	85:024bf7f99721	1118	#define __HAL_RCC_DISABLE_IT(__INTERRUPT__) ((__IO uint8_t )RCC_CIR_BYTE1_ADDRESS &= ~(__INTERRUPT__))
bogdanm	85:024bf7f99721	1119
bogdanm	85:024bf7f99721	1120	/** @brief Clear the RCC's interrupt pending bits ( Perform Byte access to RCC_CIR[23:16]
bogdanm	85:024bf7f99721	1121	* bits to clear the selected interrupt pending bits.
bogdanm	85:024bf7f99721	1122	* @param __IT__: specifies the interrupt pending bit to clear.
bogdanm	85:024bf7f99721	1123	* This parameter can be any combination of the following values:
bogdanm	85:024bf7f99721	1124	* @arg RCC_IT_LSIRDY: LSI ready interrupt clear
bogdanm	85:024bf7f99721	1125	* @arg RCC_IT_LSERDY: LSE ready interrupt clear
bogdanm	85:024bf7f99721	1126	* @arg RCC_IT_HSIRDY: HSI ready interrupt clear
bogdanm	85:024bf7f99721	1127	* @arg RCC_IT_HSERDY: HSE ready interrupt clear
bogdanm	85:024bf7f99721	1128	* @arg RCC_IT_PLLRDY: PLL ready interrupt clear
bogdanm	85:024bf7f99721	1129	* @arg RCC_IT_HSI14RDY: HSI14 ready interrupt clear
bogdanm	85:024bf7f99721	1130	* @arg RCC_IT_HSI48RDY: HSI48 ready interrupt clear (only applicable to STM32F0X2 USB devices)
bogdanm	85:024bf7f99721	1131	* @arg RCC_IT_CSS: Clock Security System interrupt clear
bogdanm	85:024bf7f99721	1132	*/
bogdanm	85:024bf7f99721	1133	#define __HAL_RCC_CLEAR_IT(__IT__) ((__IO uint8_t )RCC_CIR_BYTE2_ADDRESS = (__IT__))
bogdanm	85:024bf7f99721	1134
bogdanm	85:024bf7f99721	1135	/** @brief Check the RCC's interrupt has occurred or not.
bogdanm	85:024bf7f99721	1136	* @param __IT__: specifies the RCC interrupt source to check.
bogdanm	85:024bf7f99721	1137	* This parameter can be one of the following values:
bogdanm	85:024bf7f99721	1138	* @arg RCC_IT_LSIRDY: LSI ready interrupt flag
bogdanm	85:024bf7f99721	1139	* @arg RCC_IT_LSERDY: LSE ready interrupt flag
bogdanm	85:024bf7f99721	1140	* @arg RCC_IT_HSIRDY: HSI ready interrupt flag
bogdanm	85:024bf7f99721	1141	* @arg RCC_IT_HSERDY: HSE ready interrupt flag
bogdanm	85:024bf7f99721	1142	* @arg RCC_IT_PLLRDY: PLL ready interrupt flag
bogdanm	85:024bf7f99721	1143	* @arg RCC_IT_HSI14RDY: HSI14 ready interrupt flag
bogdanm	85:024bf7f99721	1144	* @arg RCC_IT_HSI48RDY: HSI48 ready interrupt flag (only applicable to STM32F0X2 USB devices)
bogdanm	85:024bf7f99721	1145	* @arg RCC_IT_CSS: Clock Security System interrupt flag
bogdanm	85:024bf7f99721	1146	* @retval The new state of __IT__ (TRUE or FALSE).
bogdanm	85:024bf7f99721	1147	*/
bogdanm	85:024bf7f99721	1148	#define __HAL_RCC_GET_IT(__IT__) ((RCC->CIR & (__IT__)) == (__IT__))
bogdanm	85:024bf7f99721	1149
bogdanm	85:024bf7f99721	1150	/** @brief Set RMVF bit to clear the reset flags: RCC_FLAG_OBLRST, RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST,
bogdanm	85:024bf7f99721	1151	* RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
bogdanm	85:024bf7f99721	1152	*/
bogdanm	85:024bf7f99721	1153	#define __HAL_RCC_CLEAR_RESET_FLAGS() SET_BIT(RCC->CSR, RCC_CSR_RMVF)
bogdanm	85:024bf7f99721	1154
bogdanm	85:024bf7f99721	1155	/** @brief Check RCC flag is set or not.
bogdanm	85:024bf7f99721	1156	* @param __FLAG__: specifies the flag to check.
bogdanm	85:024bf7f99721	1157	* This parameter can be one of the following values:
bogdanm	85:024bf7f99721	1158	* @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
bogdanm	85:024bf7f99721	1159	* @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
bogdanm	85:024bf7f99721	1160	* @arg RCC_FLAG_PLLRDY: PLL clock ready
bogdanm	85:024bf7f99721	1161	* @arg RCC_FLAG_HSI14RDY: HSI14 oscillator clock ready
bogdanm	85:024bf7f99721	1162	* @arg RCC_FLAG_HSI48RDY: HSI48 oscillator clock ready (only applicable to STM32F0X2 USB devices)
bogdanm	85:024bf7f99721	1163	* @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
bogdanm	85:024bf7f99721	1164	* @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
bogdanm	85:024bf7f99721	1165	* @arg RCC_FLAG_OBLRST: Option Byte Load reset
bogdanm	85:024bf7f99721	1166	* @arg RCC_FLAG_PINRST: Pin reset
bogdanm	85:024bf7f99721	1167	* @arg RCC_FLAG_PORRST: POR/PDR reset
bogdanm	85:024bf7f99721	1168	* @arg RCC_FLAG_SFTRST: Software reset
bogdanm	85:024bf7f99721	1169	* @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
bogdanm	85:024bf7f99721	1170	* @arg RCC_FLAG_WWDGRST: Window Watchdog reset
bogdanm	85:024bf7f99721	1171	* @arg RCC_FLAG_LPWRRST: Low Power reset
bogdanm	85:024bf7f99721	1172	* @retval The new state of __FLAG__ (TRUE or FALSE).
bogdanm	85:024bf7f99721	1173	*/
bogdanm	85:024bf7f99721	1174	#define RCC_FLAG_MASK ((uint8_t)0x1F)
bogdanm	85:024bf7f99721	1175	#define __HAL_RCC_GET_FLAG(__FLAG__) (((((__FLAG__) >> 5) == CR_REG_INDEX)? RCC->CR : \
bogdanm	85:024bf7f99721	1176	(((__FLAG__) >> 5) == CR2_REG_INDEX)? RCC->CR2 : \
bogdanm	85:024bf7f99721	1177	(((__FLAG__) >> 5) == BDCR_REG_INDEX) ? RCC->BDCR : \
bogdanm	85:024bf7f99721	1178	RCC->CSR) & ((uint32_t)1 << ((__FLAG__) & RCC_FLAG_MASK)))
bogdanm	85:024bf7f99721	1179
bogdanm	85:024bf7f99721	1180
bogdanm	85:024bf7f99721	1181
bogdanm	85:024bf7f99721	1182	/**
bogdanm	85:024bf7f99721	1183	* @}
bogdanm	85:024bf7f99721	1184	*/
bogdanm	85:024bf7f99721	1185
bogdanm	92:4fc01daae5a5	1186	/**
bogdanm	92:4fc01daae5a5	1187	* @}
bogdanm	92:4fc01daae5a5	1188	*/
bogdanm	92:4fc01daae5a5	1189
bogdanm	85:024bf7f99721	1190	/* Include RCC HAL Extension module */
bogdanm	85:024bf7f99721	1191	#include "stm32f0xx_hal_rcc_ex.h"
bogdanm	85:024bf7f99721	1192
bogdanm	85:024bf7f99721	1193	/* Exported functions --------------------------------------------------------*/
bogdanm	85:024bf7f99721	1194
bogdanm	92:4fc01daae5a5	1195	/** @addtogroup RCC_Exported_Functions
bogdanm	92:4fc01daae5a5	1196	* @{
bogdanm	92:4fc01daae5a5	1197	*/
bogdanm	92:4fc01daae5a5	1198
bogdanm	92:4fc01daae5a5	1199	/** @addtogroup RCC_Exported_Functions_Group1
bogdanm	92:4fc01daae5a5	1200	* @{
bogdanm	92:4fc01daae5a5	1201	*/
bogdanm	92:4fc01daae5a5	1202
bogdanm	85:024bf7f99721	1203	/* Initialization and de-initialization functions ***************************/
bogdanm	85:024bf7f99721	1204	void HAL_RCC_DeInit(void);
bogdanm	85:024bf7f99721	1205	HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct);
bogdanm	85:024bf7f99721	1206	HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t FLatency);
bogdanm	85:024bf7f99721	1207
bogdanm	92:4fc01daae5a5	1208	/**
bogdanm	92:4fc01daae5a5	1209	* @}
bogdanm	92:4fc01daae5a5	1210	*/
bogdanm	92:4fc01daae5a5	1211
bogdanm	92:4fc01daae5a5	1212	/** @addtogroup RCC_Exported_Functions_Group2
bogdanm	92:4fc01daae5a5	1213	* @{
bogdanm	92:4fc01daae5a5	1214	*/
bogdanm	92:4fc01daae5a5	1215
bogdanm	85:024bf7f99721	1216	/* Peripheral Control functions *********************************************/
bogdanm	85:024bf7f99721	1217	void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv);
bogdanm	85:024bf7f99721	1218	void HAL_RCC_EnableCSS(void);
bogdanm	85:024bf7f99721	1219	void HAL_RCC_DisableCSS(void);
bogdanm	85:024bf7f99721	1220	uint32_t HAL_RCC_GetSysClockFreq(void);
bogdanm	85:024bf7f99721	1221	uint32_t HAL_RCC_GetHCLKFreq(void);
bogdanm	85:024bf7f99721	1222	uint32_t HAL_RCC_GetPCLK1Freq(void);
bogdanm	85:024bf7f99721	1223	void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct);
bogdanm	85:024bf7f99721	1224	void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef RCC_ClkInitStruct, uint32_t pFLatency);
bogdanm	85:024bf7f99721	1225
bogdanm	85:024bf7f99721	1226	/* CSS NMI IRQ handler */
bogdanm	85:024bf7f99721	1227	void HAL_RCC_NMI_IRQHandler(void);
bogdanm	85:024bf7f99721	1228
bogdanm	85:024bf7f99721	1229	/* User Callbacks in non blocking mode (IT mode) */
bogdanm	85:024bf7f99721	1230	void HAL_RCC_CCSCallback(void);
bogdanm	85:024bf7f99721	1231
bogdanm	85:024bf7f99721	1232	/**
bogdanm	85:024bf7f99721	1233	* @}
bogdanm	85:024bf7f99721	1234	*/
bogdanm	85:024bf7f99721	1235
bogdanm	85:024bf7f99721	1236	/**
bogdanm	85:024bf7f99721	1237	* @}
bogdanm	85:024bf7f99721	1238	*/
bogdanm	85:024bf7f99721	1239
bogdanm	92:4fc01daae5a5	1240	/**
bogdanm	92:4fc01daae5a5	1241	* @}
bogdanm	92:4fc01daae5a5	1242	*/
bogdanm	92:4fc01daae5a5	1243
bogdanm	92:4fc01daae5a5	1244	/**
bogdanm	92:4fc01daae5a5	1245	* @}
bogdanm	92:4fc01daae5a5	1246	*/
bogdanm	92:4fc01daae5a5	1247
bogdanm	85:024bf7f99721	1248	#ifdef __cplusplus
bogdanm	85:024bf7f99721	1249	}
bogdanm	85:024bf7f99721	1250	#endif
bogdanm	85:024bf7f99721	1251
bogdanm	85:024bf7f99721	1252	#endif /* __STM32F0xx_HAL_RCC_H */
bogdanm	85:024bf7f99721	1253
bogdanm	85:024bf7f99721	1254	/********************** (C) COPYRIGHT STMicroelectronics *END OF FILE**/
bogdanm	92:4fc01daae5a5	1255

Repository toolbox

Export to desktop IDE

Repository details

Type:	Library
Created:	08 Apr 2015
Imports:	2
Forks:	0
Commits:	98
Dependents:	1
Dependencies:	0
Followers:	1

TARGET_NUCLEO_F072RB/stm32f0xx_hal_rcc.h@93:e188a91d3eaa, 2015-02-03 (annotated)

Who changed what in which revision?

Repository toolbox

Repository details

Important Information for this Arm website

Access Warning