rau cha
fix for mbed lib issue 3 (i2c problem) see also https://mbed.org/users/mbed_official/code/mbed/issues/3 affected implementations: LPC812, LPC11U24, LPC1768, LPC2368, LPC4088
Fork of
mbed-src
by 
mbed official
Embed:
(wiki syntax)
MTBDWT_Type Struct Reference
[MTBDWT Peripheral Access Layer]
MTBDWT - Register Layout Typedef. More...
#include <MKL25Z4.h>
Data Fields | |
| __I uint32_t | CTRL |
| MTB DWT Control Register, offset: 0x0. | |
| __IO uint32_t | TBCTRL |
| MTB_DWT Trace Buffer Control Register, offset: 0x200. | |
| __I uint32_t | DEVICECFG |
| Device Configuration Register, offset: 0xFC8. | |
| __I uint32_t | DEVICETYPID |
| Device Type Identifier Register, offset: 0xFCC. | |
| __I uint32_t | PERIPHID [8] |
| Peripheral ID Register, array offset: 0xFD0, array step: 0x4. | |
| __I uint32_t | COMPID [4] |
| Component ID Register, array offset: 0xFF0, array step: 0x4. | |
| __IO uint32_t | COMP |
| MTB_DWT Comparator Register, array offset: 0x20, array step: 0x10. | |
| __IO uint32_t | MASK |
| MTB_DWT Comparator Mask Register, array offset: 0x24, array step: 0x10. | |
| __IO uint32_t | FCT |
| MTB_DWT Comparator Function Register 0..MTB_DWT Comparator Function Register 1, array offset: 0x28, array step: 0x10. | |
Detailed Description
MTBDWT - Register Layout Typedef.
Definition at line 1894 of file MKL25Z4.h.
Field Documentation
| __IO uint32_t COMP |
| __I uint32_t COMPID[4] |
| __I uint32_t DEVICECFG |
| __I uint32_t DEVICETYPID |
| __IO uint32_t FCT |
| __IO uint32_t MASK |
| __I uint32_t PERIPHID[8] |
Generated on Tue Jul 12 2022 13:47:04 by
1.7.2