Eric Lewiston / STM32L4xx_HAL_Driver

Hal Drivers for L4

Dependents:   BSP OneHopeOnePrayer FINAL_AUDIO_RECORD AudioDemo

Fork of STM32L4xx_HAL_Driver by Senior Design: Sound Monitor

Embed: (wiki syntax)

« Back to documentation index

AHB1
Functions

AHB1
[BUS Exported Functions]

Functions

__STATIC_INLINE void LL_AHB1_GRP1_EnableClock (uint32_t Periphs)
 Enable AHB1 peripherals clock.
__STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock (uint32_t Periphs)
 Check if AHB1 peripheral clock is enabled or not AHB1ENR DMA1EN LL_AHB1_GRP1_IsEnabledClock
AHB1ENR DMA2EN LL_AHB1_GRP1_IsEnabledClock
AHB1ENR FLASHEN LL_AHB1_GRP1_IsEnabledClock
AHB1ENR CRCEN LL_AHB1_GRP1_IsEnabledClock
AHB1ENR TSCEN LL_AHB1_GRP1_IsEnabledClock.
__STATIC_INLINE void LL_AHB1_GRP1_DisableClock (uint32_t Periphs)
 Disable AHB1 peripherals clock.
__STATIC_INLINE void LL_AHB1_GRP1_ForceReset (uint32_t Periphs)
 Force AHB1 peripherals reset.
__STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset (uint32_t Periphs)
 Release AHB1 peripherals reset.
__STATIC_INLINE void LL_AHB1_GRP1_EnableClockStopSleep (uint32_t Periphs)
 Enable AHB1 peripheral clocks in Sleep and Stop modes AHB1SMENR DMA1SMEN LL_AHB1_GRP1_EnableClockStopSleep
AHB1SMENR DMA2SMEN LL_AHB1_GRP1_EnableClockStopSleep
AHB1SMENR FLASHSMEN LL_AHB1_GRP1_EnableClockStopSleep
AHB1SMENR SRAM1SMEN LL_AHB1_GRP1_EnableClockStopSleep
AHB1SMENR CRCSMEN LL_AHB1_GRP1_EnableClockStopSleep
AHB1SMENR TSCSMEN LL_AHB1_GRP1_EnableClockStopSleep.
__STATIC_INLINE void LL_AHB1_GRP1_DisableClockStopSleep (uint32_t Periphs)
 Disable AHB1 peripheral clocks in Sleep and Stop modes AHB1SMENR DMA1SMEN LL_AHB1_GRP1_DisableClockStopSleep
AHB1SMENR DMA2SMEN LL_AHB1_GRP1_DisableClockStopSleep
AHB1SMENR FLASHSMEN LL_AHB1_GRP1_DisableClockStopSleep
AHB1SMENR SRAM1SMEN LL_AHB1_GRP1_DisableClockStopSleep
AHB1SMENR CRCSMEN LL_AHB1_GRP1_DisableClockStopSleep
AHB1SMENR TSCSMEN LL_AHB1_GRP1_DisableClockStopSleep.

Function Documentation

__STATIC_INLINE void LL_AHB1_GRP1_DisableClock ( uint32_t  Periphs )

Disable AHB1 peripherals clock.

AHB1ENR DMA1EN LL_AHB1_GRP1_DisableClock
AHB1ENR DMA2EN LL_AHB1_GRP1_DisableClock
AHB1ENR FLASHEN LL_AHB1_GRP1_DisableClock
AHB1ENR CRCEN LL_AHB1_GRP1_DisableClock
AHB1ENR TSCEN LL_AHB1_GRP1_DisableClock

Parameters:
PeriphsThis parameter can be a combination of the following values:

  • LL_AHB1_GRP1_PERIPH_DMA1
  • LL_AHB1_GRP1_PERIPH_DMA2
  • LL_AHB1_GRP1_PERIPH_FLASH
  • LL_AHB1_GRP1_PERIPH_CRC
  • LL_AHB1_GRP1_PERIPH_TSC
Return values:
None

Definition at line 253 of file stm32l4xx_ll_bus.h.

__STATIC_INLINE void LL_AHB1_GRP1_DisableClockStopSleep ( uint32_t  Periphs )

Disable AHB1 peripheral clocks in Sleep and Stop modes AHB1SMENR DMA1SMEN LL_AHB1_GRP1_DisableClockStopSleep
AHB1SMENR DMA2SMEN LL_AHB1_GRP1_DisableClockStopSleep
AHB1SMENR FLASHSMEN LL_AHB1_GRP1_DisableClockStopSleep
AHB1SMENR SRAM1SMEN LL_AHB1_GRP1_DisableClockStopSleep
AHB1SMENR CRCSMEN LL_AHB1_GRP1_DisableClockStopSleep
AHB1SMENR TSCSMEN LL_AHB1_GRP1_DisableClockStopSleep.

Parameters:
PeriphsThis parameter can be a combination of the following values:

  • LL_AHB1_GRP1_PERIPH_DMA1
  • LL_AHB1_GRP1_PERIPH_DMA2
  • LL_AHB1_GRP1_PERIPH_FLASH
  • LL_AHB1_GRP1_PERIPH_SRAM1
  • LL_AHB1_GRP1_PERIPH_CRC
  • LL_AHB1_GRP1_PERIPH_TSC
Return values:
None

Definition at line 339 of file stm32l4xx_ll_bus.h.

__STATIC_INLINE void LL_AHB1_GRP1_EnableClock ( uint32_t  Periphs )

Enable AHB1 peripherals clock.

AHB1ENR DMA1EN LL_AHB1_GRP1_EnableClock
AHB1ENR DMA2EN LL_AHB1_GRP1_EnableClock
AHB1ENR FLASHEN LL_AHB1_GRP1_EnableClock
AHB1ENR CRCEN LL_AHB1_GRP1_EnableClock
AHB1ENR TSCEN LL_AHB1_GRP1_EnableClock

Parameters:
PeriphsThis parameter can be a combination of the following values:

  • LL_AHB1_GRP1_PERIPH_DMA1
  • LL_AHB1_GRP1_PERIPH_DMA2
  • LL_AHB1_GRP1_PERIPH_FLASH
  • LL_AHB1_GRP1_PERIPH_CRC
  • LL_AHB1_GRP1_PERIPH_TSC
Return values:
None

Definition at line 213 of file stm32l4xx_ll_bus.h.

__STATIC_INLINE void LL_AHB1_GRP1_EnableClockStopSleep ( uint32_t  Periphs )

Enable AHB1 peripheral clocks in Sleep and Stop modes AHB1SMENR DMA1SMEN LL_AHB1_GRP1_EnableClockStopSleep
AHB1SMENR DMA2SMEN LL_AHB1_GRP1_EnableClockStopSleep
AHB1SMENR FLASHSMEN LL_AHB1_GRP1_EnableClockStopSleep
AHB1SMENR SRAM1SMEN LL_AHB1_GRP1_EnableClockStopSleep
AHB1SMENR CRCSMEN LL_AHB1_GRP1_EnableClockStopSleep
AHB1SMENR TSCSMEN LL_AHB1_GRP1_EnableClockStopSleep.

Parameters:
PeriphsThis parameter can be a combination of the following values:

  • LL_AHB1_GRP1_PERIPH_DMA1
  • LL_AHB1_GRP1_PERIPH_DMA2
  • LL_AHB1_GRP1_PERIPH_FLASH
  • LL_AHB1_GRP1_PERIPH_SRAM1
  • LL_AHB1_GRP1_PERIPH_CRC
  • LL_AHB1_GRP1_PERIPH_TSC
Return values:
None

Definition at line 317 of file stm32l4xx_ll_bus.h.

__STATIC_INLINE void LL_AHB1_GRP1_ForceReset ( uint32_t  Periphs )

Force AHB1 peripherals reset.

AHB1RSTR DMA1RST LL_AHB1_GRP1_ForceReset
AHB1RSTR DMA2RST LL_AHB1_GRP1_ForceReset
AHB1RSTR FLASHRST LL_AHB1_GRP1_ForceReset
AHB1RSTR CRCRST LL_AHB1_GRP1_ForceReset
AHB1RSTR TSCRST LL_AHB1_GRP1_ForceReset

Parameters:
PeriphsThis parameter can be a combination of the following values:

  • LL_AHB1_GRP1_PERIPH_ALL
  • LL_AHB1_GRP1_PERIPH_DMA1
  • LL_AHB1_GRP1_PERIPH_DMA2
  • LL_AHB1_GRP1_PERIPH_FLASH
  • LL_AHB1_GRP1_PERIPH_CRC
  • LL_AHB1_GRP1_PERIPH_TSC
Return values:
None

Definition at line 274 of file stm32l4xx_ll_bus.h.

__STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock ( uint32_t  Periphs )

Check if AHB1 peripheral clock is enabled or not AHB1ENR DMA1EN LL_AHB1_GRP1_IsEnabledClock
AHB1ENR DMA2EN LL_AHB1_GRP1_IsEnabledClock
AHB1ENR FLASHEN LL_AHB1_GRP1_IsEnabledClock
AHB1ENR CRCEN LL_AHB1_GRP1_IsEnabledClock
AHB1ENR TSCEN LL_AHB1_GRP1_IsEnabledClock.

Parameters:
PeriphsThis parameter can be a combination of the following values:

  • LL_AHB1_GRP1_PERIPH_DMA1
  • LL_AHB1_GRP1_PERIPH_DMA2
  • LL_AHB1_GRP1_PERIPH_FLASH
  • LL_AHB1_GRP1_PERIPH_CRC
  • LL_AHB1_GRP1_PERIPH_TSC
Return values:
uint32_t

Definition at line 233 of file stm32l4xx_ll_bus.h.

__STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset ( uint32_t  Periphs )

Release AHB1 peripherals reset.

AHB1RSTR DMA1RST LL_AHB1_GRP1_ReleaseReset
AHB1RSTR DMA2RST LL_AHB1_GRP1_ReleaseReset
AHB1RSTR FLASHRST LL_AHB1_GRP1_ReleaseReset
AHB1RSTR CRCRST LL_AHB1_GRP1_ReleaseReset
AHB1RSTR TSCRST LL_AHB1_GRP1_ReleaseReset

Parameters:
PeriphsThis parameter can be a combination of the following values:

  • LL_AHB1_GRP1_PERIPH_ALL
  • LL_AHB1_GRP1_PERIPH_DMA1
  • LL_AHB1_GRP1_PERIPH_DMA2
  • LL_AHB1_GRP1_PERIPH_FLASH
  • LL_AHB1_GRP1_PERIPH_CRC
  • LL_AHB1_GRP1_PERIPH_TSC
Return values:
None

Definition at line 295 of file stm32l4xx_ll_bus.h.

Generated on Tue Jul 12 2022 11:35:21 by  doxygen 1.7.2