John Karatka / mbed

mbed

Fork of mbed-dev by mbed official

targets/TARGET_STM/i2c_api.c@165:e614a9f1c9e2, 2017-05-26 (annotated)

Committer:
AnnaBridge
Date:
Fri May 26 12:39:01 2017 +0100
Revision:
165:e614a9f1c9e2
Parent:
162:e13f6fdb2ac4
Child:
171:19eb464bc2be
This updates the lib to the mbed lib v 143

Who changed what in which revision?

UserRevisionLine numberNew contents of line
<> 153:fa9ff456f731 1 /* mbed Microcontroller Library
<> 153:fa9ff456f731 2 *******************************************************************************
<> 153:fa9ff456f731 3 * Copyright (c) 2015, STMicroelectronics
<> 153:fa9ff456f731 4 * All rights reserved.
<> 153:fa9ff456f731 5 *
<> 153:fa9ff456f731 6 * Redistribution and use in source and binary forms, with or without
<> 153:fa9ff456f731 7 * modification, are permitted provided that the following conditions are met:
<> 153:fa9ff456f731 8 *
<> 153:fa9ff456f731 9 * 1. Redistributions of source code must retain the above copyright notice,
<> 153:fa9ff456f731 10 * this list of conditions and the following disclaimer.
<> 153:fa9ff456f731 11 * 2. Redistributions in binary form must reproduce the above copyright notice,
<> 153:fa9ff456f731 12 * this list of conditions and the following disclaimer in the documentation
<> 153:fa9ff456f731 13 * and/or other materials provided with the distribution.
<> 153:fa9ff456f731 14 * 3. Neither the name of STMicroelectronics nor the names of its contributors
<> 153:fa9ff456f731 15 * may be used to endorse or promote products derived from this software
<> 153:fa9ff456f731 16 * without specific prior written permission.
<> 153:fa9ff456f731 17 *
<> 153:fa9ff456f731 18 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
<> 153:fa9ff456f731 19 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
<> 153:fa9ff456f731 20 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
<> 153:fa9ff456f731 21 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
<> 153:fa9ff456f731 22 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
<> 153:fa9ff456f731 23 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
<> 153:fa9ff456f731 24 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
<> 153:fa9ff456f731 25 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
<> 153:fa9ff456f731 26 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
<> 153:fa9ff456f731 27 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
<> 153:fa9ff456f731 28 *******************************************************************************
<> 153:fa9ff456f731 29 */
<> 153:fa9ff456f731 30
<> 153:fa9ff456f731 31
<> 153:fa9ff456f731 32 #include "mbed_assert.h"
<> 153:fa9ff456f731 33 #include "i2c_api.h"
<> 160:d5399cc887bb 34 #include "platform/mbed_wait_api.h"
<> 153:fa9ff456f731 35
<> 153:fa9ff456f731 36 #if DEVICE_I2C
<> 153:fa9ff456f731 37
<> 153:fa9ff456f731 38 #include "cmsis.h"
<> 153:fa9ff456f731 39 #include "pinmap.h"
<> 153:fa9ff456f731 40 #include "PeripheralPins.h"
<> 153:fa9ff456f731 41 #include "i2c_device.h" // family specific defines
<> 153:fa9ff456f731 42
<> 153:fa9ff456f731 43 #ifndef DEBUG_STDIO
<> 153:fa9ff456f731 44 # define DEBUG_STDIO 0
<> 153:fa9ff456f731 45 #endif
<> 153:fa9ff456f731 46
<> 153:fa9ff456f731 47 #if DEBUG_STDIO
<> 153:fa9ff456f731 48 # include <stdio.h>
<> 153:fa9ff456f731 49 # define DEBUG_PRINTF(...) do { printf(__VA_ARGS__); } while(0)
<> 153:fa9ff456f731 50 #else
<> 153:fa9ff456f731 51 # define DEBUG_PRINTF(...) {}
<> 153:fa9ff456f731 52 #endif
<> 153:fa9ff456f731 53
<> 153:fa9ff456f731 54 #if DEVICE_I2C_ASYNCH
<> 153:fa9ff456f731 55 #define I2C_S(obj) (struct i2c_s *) (&((obj)->i2c))
<> 153:fa9ff456f731 56 #else
<> 153:fa9ff456f731 57 #define I2C_S(obj) (struct i2c_s *) (obj)
<> 153:fa9ff456f731 58 #endif
<> 153:fa9ff456f731 59
<> 153:fa9ff456f731 60 /* Family specific description for I2C */
<> 153:fa9ff456f731 61 #define I2C_NUM (5)
<> 153:fa9ff456f731 62 static I2C_HandleTypeDef* i2c_handles[I2C_NUM];
<> 153:fa9ff456f731 63
<> 153:fa9ff456f731 64 /* Timeout values are based on core clock and I2C clock.
<> 153:fa9ff456f731 65 The BYTE_TIMEOUT is computed as twice the number of cycles it would
<> 153:fa9ff456f731 66 take to send 10 bits over I2C. Most Flags should take less than that.
<> 153:fa9ff456f731 67 This is for immediate FLAG or ACK check.
<> 153:fa9ff456f731 68 */
<> 153:fa9ff456f731 69 #define BYTE_TIMEOUT ((SystemCoreClock / obj_s->hz) * 2 * 10)
<> 153:fa9ff456f731 70 /* Timeout values based on I2C clock.
<> 153:fa9ff456f731 71 The BYTE_TIMEOUT_US is computed as 3x the time in us it would
<> 153:fa9ff456f731 72 take to send 10 bits over I2C. Most Flags should take less than that.
<> 153:fa9ff456f731 73 This is for complete transfers check.
<> 153:fa9ff456f731 74 */
<> 153:fa9ff456f731 75 #define BYTE_TIMEOUT_US ((SystemCoreClock / obj_s->hz) * 3 * 10)
<> 153:fa9ff456f731 76 /* Timeout values for flags and events waiting loops. These timeouts are
<> 153:fa9ff456f731 77 not based on accurate values, they just guarantee that the application will
<> 153:fa9ff456f731 78 not remain stuck if the I2C communication is corrupted.
<> 153:fa9ff456f731 79 */
<> 153:fa9ff456f731 80 #define FLAG_TIMEOUT ((int)0x1000)
<> 153:fa9ff456f731 81
<> 153:fa9ff456f731 82 /* GENERIC INIT and HELPERS FUNCTIONS */
<> 153:fa9ff456f731 83
<> 153:fa9ff456f731 84 #if defined(I2C1_BASE)
<> 153:fa9ff456f731 85 static void i2c1_irq(void)
<> 153:fa9ff456f731 86 {
<> 153:fa9ff456f731 87 I2C_HandleTypeDef * handle = i2c_handles[0];
<> 153:fa9ff456f731 88 HAL_I2C_EV_IRQHandler(handle);
<> 153:fa9ff456f731 89 HAL_I2C_ER_IRQHandler(handle);
<> 153:fa9ff456f731 90 }
<> 153:fa9ff456f731 91 #endif
<> 153:fa9ff456f731 92 #if defined(I2C2_BASE)
<> 153:fa9ff456f731 93 static void i2c2_irq(void)
<> 153:fa9ff456f731 94 {
<> 153:fa9ff456f731 95 I2C_HandleTypeDef * handle = i2c_handles[1];
<> 153:fa9ff456f731 96 HAL_I2C_EV_IRQHandler(handle);
<> 153:fa9ff456f731 97 HAL_I2C_ER_IRQHandler(handle);
<> 153:fa9ff456f731 98 }
<> 153:fa9ff456f731 99 #endif
<> 153:fa9ff456f731 100 #if defined(I2C3_BASE)
<> 153:fa9ff456f731 101 static void i2c3_irq(void)
<> 153:fa9ff456f731 102 {
<> 153:fa9ff456f731 103 I2C_HandleTypeDef * handle = i2c_handles[2];
<> 153:fa9ff456f731 104 HAL_I2C_EV_IRQHandler(handle);
<> 153:fa9ff456f731 105 HAL_I2C_ER_IRQHandler(handle);
<> 153:fa9ff456f731 106 }
<> 153:fa9ff456f731 107 #endif
<> 153:fa9ff456f731 108 #if defined(I2C4_BASE)
<> 153:fa9ff456f731 109 static void i2c4_irq(void)
<> 153:fa9ff456f731 110 {
<> 153:fa9ff456f731 111 I2C_HandleTypeDef * handle = i2c_handles[3];
<> 153:fa9ff456f731 112 HAL_I2C_EV_IRQHandler(handle);
<> 153:fa9ff456f731 113 HAL_I2C_ER_IRQHandler(handle);
<> 153:fa9ff456f731 114 }
<> 153:fa9ff456f731 115 #endif
<> 153:fa9ff456f731 116 #if defined(FMPI2C1_BASE)
<> 153:fa9ff456f731 117 static void i2c5_irq(void)
<> 153:fa9ff456f731 118 {
<> 153:fa9ff456f731 119 I2C_HandleTypeDef * handle = i2c_handles[4];
<> 153:fa9ff456f731 120 HAL_I2C_EV_IRQHandler(handle);
<> 153:fa9ff456f731 121 HAL_I2C_ER_IRQHandler(handle);
<> 153:fa9ff456f731 122 }
<> 153:fa9ff456f731 123 #endif
<> 153:fa9ff456f731 124
<> 153:fa9ff456f731 125 void i2c_ev_err_enable(i2c_t *obj, uint32_t handler) {
<> 153:fa9ff456f731 126 struct i2c_s *obj_s = I2C_S(obj);
<> 153:fa9ff456f731 127 IRQn_Type irq_event_n = obj_s->event_i2cIRQ;
<> 153:fa9ff456f731 128 IRQn_Type irq_error_n = obj_s->error_i2cIRQ;
<> 153:fa9ff456f731 129 /* default prio in master case is set to 2 */
<> 153:fa9ff456f731 130 uint32_t prio = 2;
<> 153:fa9ff456f731 131
<> 153:fa9ff456f731 132 /* Set up ITs using IRQ and handler tables */
<> 153:fa9ff456f731 133 NVIC_SetVector(irq_event_n, handler);
<> 153:fa9ff456f731 134 NVIC_SetVector(irq_error_n, handler);
<> 153:fa9ff456f731 135
<> 153:fa9ff456f731 136 #if DEVICE_I2CSLAVE
<> 153:fa9ff456f731 137 /* Set higher priority to slave device than master.
<> 153:fa9ff456f731 138 * In case a device makes use of both master and slave, the
<> 153:fa9ff456f731 139 * slave needs higher responsiveness.
<> 153:fa9ff456f731 140 */
<> 153:fa9ff456f731 141 if (obj_s->slave) {
<> 153:fa9ff456f731 142 prio = 1;
<> 153:fa9ff456f731 143 }
<> 153:fa9ff456f731 144 #endif
<> 153:fa9ff456f731 145
<> 153:fa9ff456f731 146 NVIC_SetPriority(irq_event_n, prio);
<> 153:fa9ff456f731 147 NVIC_SetPriority(irq_error_n, prio);
<> 153:fa9ff456f731 148 NVIC_EnableIRQ(irq_event_n);
<> 153:fa9ff456f731 149 NVIC_EnableIRQ(irq_error_n);
<> 153:fa9ff456f731 150 }
<> 153:fa9ff456f731 151
<> 153:fa9ff456f731 152 void i2c_ev_err_disable(i2c_t *obj) {
<> 153:fa9ff456f731 153 struct i2c_s *obj_s = I2C_S(obj);
<> 153:fa9ff456f731 154 IRQn_Type irq_event_n = obj_s->event_i2cIRQ;
<> 153:fa9ff456f731 155 IRQn_Type irq_error_n = obj_s->error_i2cIRQ;
<> 153:fa9ff456f731 156
<> 153:fa9ff456f731 157 HAL_NVIC_DisableIRQ(irq_event_n);
<> 153:fa9ff456f731 158 HAL_NVIC_DisableIRQ(irq_error_n);
<> 153:fa9ff456f731 159 }
<> 153:fa9ff456f731 160
<> 153:fa9ff456f731 161 uint32_t i2c_get_irq_handler(i2c_t *obj)
<> 153:fa9ff456f731 162 {
<> 153:fa9ff456f731 163 struct i2c_s *obj_s = I2C_S(obj);
<> 153:fa9ff456f731 164 I2C_HandleTypeDef *handle = &(obj_s->handle);
<> 153:fa9ff456f731 165 uint32_t handler = 0;
<> 153:fa9ff456f731 166
<> 153:fa9ff456f731 167 switch (obj_s->index) {
<> 153:fa9ff456f731 168 #if defined(I2C1_BASE)
<> 153:fa9ff456f731 169 case 0:
<> 153:fa9ff456f731 170 handler = (uint32_t)&i2c1_irq;
<> 153:fa9ff456f731 171 break;
<> 153:fa9ff456f731 172 #endif
<> 153:fa9ff456f731 173 #if defined(I2C2_BASE)
<> 153:fa9ff456f731 174 case 1:
<> 153:fa9ff456f731 175 handler = (uint32_t)&i2c2_irq;
<> 153:fa9ff456f731 176 break;
<> 153:fa9ff456f731 177 #endif
<> 153:fa9ff456f731 178 #if defined(I2C3_BASE)
<> 153:fa9ff456f731 179 case 2:
<> 153:fa9ff456f731 180 handler = (uint32_t)&i2c3_irq;
<> 153:fa9ff456f731 181 break;
<> 153:fa9ff456f731 182 #endif
<> 153:fa9ff456f731 183 #if defined(I2C4_BASE)
<> 153:fa9ff456f731 184 case 3:
<> 153:fa9ff456f731 185 handler = (uint32_t)&i2c4_irq;
<> 153:fa9ff456f731 186 break;
<> 153:fa9ff456f731 187 #endif
<> 153:fa9ff456f731 188 #if defined(FMPI2C1_BASE)
<> 153:fa9ff456f731 189 case 4:
<> 153:fa9ff456f731 190 handler = (uint32_t)&i2c5_irq;
<> 153:fa9ff456f731 191 break;
<> 153:fa9ff456f731 192 #endif
<> 153:fa9ff456f731 193 }
<> 153:fa9ff456f731 194
<> 153:fa9ff456f731 195 i2c_handles[obj_s->index] = handle;
<> 153:fa9ff456f731 196 return handler;
<> 153:fa9ff456f731 197 }
<> 153:fa9ff456f731 198
<> 153:fa9ff456f731 199 void i2c_hw_reset(i2c_t *obj) {
<> 153:fa9ff456f731 200 int timeout;
<> 153:fa9ff456f731 201 struct i2c_s *obj_s = I2C_S(obj);
<> 153:fa9ff456f731 202 I2C_HandleTypeDef *handle = &(obj_s->handle);
<> 153:fa9ff456f731 203
<> 153:fa9ff456f731 204 handle->Instance = (I2C_TypeDef *)(obj_s->i2c);
<> 153:fa9ff456f731 205
<> 153:fa9ff456f731 206 // wait before reset
<> 153:fa9ff456f731 207 timeout = BYTE_TIMEOUT;
<> 153:fa9ff456f731 208 while ((__HAL_I2C_GET_FLAG(handle, I2C_FLAG_BUSY)) && (--timeout != 0));
<> 153:fa9ff456f731 209 #if defined I2C1_BASE
<> 153:fa9ff456f731 210 if (obj_s->i2c == I2C_1) {
<> 153:fa9ff456f731 211 __HAL_RCC_I2C1_FORCE_RESET();
<> 153:fa9ff456f731 212 __HAL_RCC_I2C1_RELEASE_RESET();
<> 153:fa9ff456f731 213 }
<> 153:fa9ff456f731 214 #endif
<> 153:fa9ff456f731 215 #if defined I2C2_BASE
<> 153:fa9ff456f731 216 if (obj_s->i2c == I2C_2) {
<> 153:fa9ff456f731 217 __HAL_RCC_I2C2_FORCE_RESET();
<> 153:fa9ff456f731 218 __HAL_RCC_I2C2_RELEASE_RESET();
<> 153:fa9ff456f731 219 }
<> 153:fa9ff456f731 220 #endif
<> 153:fa9ff456f731 221 #if defined I2C3_BASE
<> 153:fa9ff456f731 222 if (obj_s->i2c == I2C_3) {
<> 153:fa9ff456f731 223 __HAL_RCC_I2C3_FORCE_RESET();
<> 153:fa9ff456f731 224 __HAL_RCC_I2C3_RELEASE_RESET();
<> 153:fa9ff456f731 225 }
<> 153:fa9ff456f731 226 #endif
<> 153:fa9ff456f731 227 #if defined I2C4_BASE
<> 153:fa9ff456f731 228 if (obj_s->i2c == I2C_4) {
<> 153:fa9ff456f731 229 __HAL_RCC_I2C4_FORCE_RESET();
<> 153:fa9ff456f731 230 __HAL_RCC_I2C4_RELEASE_RESET();
<> 153:fa9ff456f731 231 }
<> 153:fa9ff456f731 232 #endif
<> 153:fa9ff456f731 233 #if defined FMPI2C1_BASE
<> 153:fa9ff456f731 234 if (obj_s->i2c == FMPI2C_1) {
<> 153:fa9ff456f731 235 __HAL_RCC_FMPI2C1_FORCE_RESET();
<> 153:fa9ff456f731 236 __HAL_RCC_FMPI2C1_RELEASE_RESET();
<> 153:fa9ff456f731 237 }
<> 153:fa9ff456f731 238 #endif
<> 153:fa9ff456f731 239 }
<> 153:fa9ff456f731 240
Kojto 158:b23ee177fd68 241 void i2c_sw_reset(i2c_t *obj)
Kojto 158:b23ee177fd68 242 {
Kojto 158:b23ee177fd68 243 struct i2c_s *obj_s = I2C_S(obj);
Kojto 158:b23ee177fd68 244 I2C_HandleTypeDef *handle = &(obj_s->handle);
Kojto 158:b23ee177fd68 245 /* SW reset procedure:
Kojto 158:b23ee177fd68 246 * PE must be kept low during at least 3 APB clock cycles
Kojto 158:b23ee177fd68 247 * in order to perform the software reset.
Kojto 158:b23ee177fd68 248 * This is ensured by writing the following software sequence:
Kojto 158:b23ee177fd68 249 * - Write PE=0
Kojto 158:b23ee177fd68 250 * - Check PE=0
Kojto 158:b23ee177fd68 251 * - Write PE=1.
Kojto 158:b23ee177fd68 252 */
Kojto 158:b23ee177fd68 253 handle->Instance->CR1 &= ~I2C_CR1_PE;
Kojto 158:b23ee177fd68 254 while(handle->Instance->CR1 & I2C_CR1_PE);
Kojto 158:b23ee177fd68 255 handle->Instance->CR1 |= I2C_CR1_PE;
Kojto 158:b23ee177fd68 256 }
Kojto 158:b23ee177fd68 257
<> 153:fa9ff456f731 258 void i2c_init(i2c_t *obj, PinName sda, PinName scl) {
<> 153:fa9ff456f731 259
<> 153:fa9ff456f731 260 struct i2c_s *obj_s = I2C_S(obj);
<> 153:fa9ff456f731 261
<> 153:fa9ff456f731 262 // Determine the I2C to use
<> 153:fa9ff456f731 263 I2CName i2c_sda = (I2CName)pinmap_peripheral(sda, PinMap_I2C_SDA);
<> 153:fa9ff456f731 264 I2CName i2c_scl = (I2CName)pinmap_peripheral(scl, PinMap_I2C_SCL);
<> 153:fa9ff456f731 265 obj_s->sda = sda;
<> 153:fa9ff456f731 266 obj_s->scl = scl;
<> 153:fa9ff456f731 267
<> 153:fa9ff456f731 268 obj_s->i2c = (I2CName)pinmap_merge(i2c_sda, i2c_scl);
<> 153:fa9ff456f731 269 MBED_ASSERT(obj_s->i2c != (I2CName)NC);
<> 153:fa9ff456f731 270
<> 153:fa9ff456f731 271 #if defined I2C1_BASE
<> 153:fa9ff456f731 272 // Enable I2C1 clock and pinout if not done
<> 153:fa9ff456f731 273 if (obj_s->i2c == I2C_1) {
<> 153:fa9ff456f731 274 obj_s->index = 0;
<> 153:fa9ff456f731 275 __HAL_RCC_I2C1_CLK_ENABLE();
<> 153:fa9ff456f731 276 // Configure I2C pins
<> 153:fa9ff456f731 277 pinmap_pinout(sda, PinMap_I2C_SDA);
<> 153:fa9ff456f731 278 pinmap_pinout(scl, PinMap_I2C_SCL);
<> 160:d5399cc887bb 279 pin_mode(sda, OpenDrainPullUp);
<> 160:d5399cc887bb 280 pin_mode(scl, OpenDrainPullUp);
<> 153:fa9ff456f731 281 obj_s->event_i2cIRQ = I2C1_EV_IRQn;
<> 153:fa9ff456f731 282 obj_s->error_i2cIRQ = I2C1_ER_IRQn;
<> 153:fa9ff456f731 283 }
<> 153:fa9ff456f731 284 #endif
<> 153:fa9ff456f731 285 #if defined I2C2_BASE
<> 153:fa9ff456f731 286 // Enable I2C2 clock and pinout if not done
<> 153:fa9ff456f731 287 if (obj_s->i2c == I2C_2) {
<> 153:fa9ff456f731 288 obj_s->index = 1;
<> 153:fa9ff456f731 289 __HAL_RCC_I2C2_CLK_ENABLE();
<> 153:fa9ff456f731 290 // Configure I2C pins
<> 153:fa9ff456f731 291 pinmap_pinout(sda, PinMap_I2C_SDA);
<> 153:fa9ff456f731 292 pinmap_pinout(scl, PinMap_I2C_SCL);
<> 160:d5399cc887bb 293 pin_mode(sda, OpenDrainPullUp);
<> 160:d5399cc887bb 294 pin_mode(scl, OpenDrainPullUp);
<> 153:fa9ff456f731 295 obj_s->event_i2cIRQ = I2C2_EV_IRQn;
<> 153:fa9ff456f731 296 obj_s->error_i2cIRQ = I2C2_ER_IRQn;
<> 153:fa9ff456f731 297 }
<> 153:fa9ff456f731 298 #endif
<> 153:fa9ff456f731 299 #if defined I2C3_BASE
<> 153:fa9ff456f731 300 // Enable I2C3 clock and pinout if not done
<> 153:fa9ff456f731 301 if (obj_s->i2c == I2C_3) {
<> 153:fa9ff456f731 302 obj_s->index = 2;
<> 153:fa9ff456f731 303 __HAL_RCC_I2C3_CLK_ENABLE();
<> 153:fa9ff456f731 304 // Configure I2C pins
<> 153:fa9ff456f731 305 pinmap_pinout(sda, PinMap_I2C_SDA);
<> 153:fa9ff456f731 306 pinmap_pinout(scl, PinMap_I2C_SCL);
<> 160:d5399cc887bb 307 pin_mode(sda, OpenDrainPullUp);
<> 160:d5399cc887bb 308 pin_mode(scl, OpenDrainPullUp);
<> 153:fa9ff456f731 309 obj_s->event_i2cIRQ = I2C3_EV_IRQn;
<> 153:fa9ff456f731 310 obj_s->error_i2cIRQ = I2C3_ER_IRQn;
<> 153:fa9ff456f731 311 }
<> 153:fa9ff456f731 312 #endif
<> 153:fa9ff456f731 313 #if defined I2C4_BASE
<> 153:fa9ff456f731 314 // Enable I2C3 clock and pinout if not done
<> 153:fa9ff456f731 315 if (obj_s->i2c == I2C_4) {
<> 153:fa9ff456f731 316 obj_s->index = 3;
<> 153:fa9ff456f731 317 __HAL_RCC_I2C4_CLK_ENABLE();
<> 153:fa9ff456f731 318 // Configure I2C pins
<> 153:fa9ff456f731 319 pinmap_pinout(sda, PinMap_I2C_SDA);
<> 153:fa9ff456f731 320 pinmap_pinout(scl, PinMap_I2C_SCL);
<> 160:d5399cc887bb 321 pin_mode(sda, OpenDrainPullUp);
<> 160:d5399cc887bb 322 pin_mode(scl, OpenDrainPullUp);
<> 153:fa9ff456f731 323 obj_s->event_i2cIRQ = I2C4_EV_IRQn;
<> 153:fa9ff456f731 324 obj_s->error_i2cIRQ = I2C4_ER_IRQn;
<> 153:fa9ff456f731 325 }
<> 153:fa9ff456f731 326 #endif
<> 153:fa9ff456f731 327 #if defined FMPI2C1_BASE
<> 153:fa9ff456f731 328 // Enable I2C3 clock and pinout if not done
<> 153:fa9ff456f731 329 if (obj_s->i2c == FMPI2C_1) {
<> 153:fa9ff456f731 330 obj_s->index = 4;
<> 153:fa9ff456f731 331 __HAL_RCC_FMPI2C1_CLK_ENABLE();
<> 153:fa9ff456f731 332 // Configure I2C pins
<> 153:fa9ff456f731 333 pinmap_pinout(sda, PinMap_I2C_SDA);
<> 153:fa9ff456f731 334 pinmap_pinout(scl, PinMap_I2C_SCL);
<> 160:d5399cc887bb 335 pin_mode(sda, OpenDrainPullUp);
<> 160:d5399cc887bb 336 pin_mode(scl, OpenDrainPullUp);
<> 153:fa9ff456f731 337 obj_s->event_i2cIRQ = FMPI2C1_EV_IRQn;
<> 153:fa9ff456f731 338 obj_s->error_i2cIRQ = FMPI2C1_ER_IRQn;
<> 153:fa9ff456f731 339 }
<> 153:fa9ff456f731 340 #endif
<> 153:fa9ff456f731 341
<> 153:fa9ff456f731 342 // I2C configuration
<> 153:fa9ff456f731 343 // Default hz value used for timeout computation
<> 153:fa9ff456f731 344 if(!obj_s->hz)
<> 153:fa9ff456f731 345 obj_s->hz = 100000; // 100 kHz per default
<> 153:fa9ff456f731 346
<> 153:fa9ff456f731 347 // Reset to clear pending flags if any
<> 153:fa9ff456f731 348 i2c_hw_reset(obj);
<> 153:fa9ff456f731 349 i2c_frequency(obj, obj_s->hz );
<> 153:fa9ff456f731 350
<> 153:fa9ff456f731 351 #if DEVICE_I2CSLAVE
<> 153:fa9ff456f731 352 // I2C master by default
<> 153:fa9ff456f731 353 obj_s->slave = 0;
<> 153:fa9ff456f731 354 obj_s->pending_slave_tx_master_rx = 0;
<> 153:fa9ff456f731 355 obj_s->pending_slave_rx_maxter_tx = 0;
<> 153:fa9ff456f731 356 #endif
<> 153:fa9ff456f731 357
<> 153:fa9ff456f731 358 // I2C Xfer operation init
<> 153:fa9ff456f731 359 obj_s->event = 0;
<> 153:fa9ff456f731 360 obj_s->XferOperation = I2C_FIRST_AND_LAST_FRAME;
<> 156:95d6b41a828b 361 #ifdef I2C_IP_VERSION_V2
<> 156:95d6b41a828b 362 obj_s->pending_start = 0;
<> 156:95d6b41a828b 363 #endif
<> 153:fa9ff456f731 364 }
<> 153:fa9ff456f731 365
<> 153:fa9ff456f731 366 void i2c_frequency(i2c_t *obj, int hz)
<> 153:fa9ff456f731 367 {
<> 153:fa9ff456f731 368 int timeout;
<> 153:fa9ff456f731 369 struct i2c_s *obj_s = I2C_S(obj);
<> 153:fa9ff456f731 370 I2C_HandleTypeDef *handle = &(obj_s->handle);
<> 153:fa9ff456f731 371
<> 153:fa9ff456f731 372 // wait before init
<> 153:fa9ff456f731 373 timeout = BYTE_TIMEOUT;
<> 153:fa9ff456f731 374 while ((__HAL_I2C_GET_FLAG(handle, I2C_FLAG_BUSY)) && (--timeout != 0));
<> 153:fa9ff456f731 375
<> 153:fa9ff456f731 376 #ifdef I2C_IP_VERSION_V1
<> 153:fa9ff456f731 377 handle->Init.ClockSpeed = hz;
<> 153:fa9ff456f731 378 handle->Init.DutyCycle = I2C_DUTYCYCLE_2;
<> 153:fa9ff456f731 379 #endif
<> 153:fa9ff456f731 380 #ifdef I2C_IP_VERSION_V2
<> 153:fa9ff456f731 381 /* Only predefined timing for below frequencies are supported */
<> 153:fa9ff456f731 382 MBED_ASSERT((hz == 100000) || (hz == 400000) || (hz == 1000000));
<> 153:fa9ff456f731 383 handle->Init.Timing = get_i2c_timing(hz);
<> 153:fa9ff456f731 384
<> 153:fa9ff456f731 385 // Enable the Fast Mode Plus capability
<> 153:fa9ff456f731 386 if (hz == 1000000) {
<> 153:fa9ff456f731 387 #if defined(I2C1_BASE) && defined(__HAL_SYSCFG_FASTMODEPLUS_ENABLE) && defined (I2C_FASTMODEPLUS_I2C1)
<> 153:fa9ff456f731 388 if (obj_s->i2c == I2C_1) {
<> 156:95d6b41a828b 389 HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C1);
<> 153:fa9ff456f731 390 }
<> 153:fa9ff456f731 391 #endif
<> 153:fa9ff456f731 392 #if defined(I2C2_BASE) && defined(__HAL_SYSCFG_FASTMODEPLUS_ENABLE) && defined (I2C_FASTMODEPLUS_I2C2)
<> 153:fa9ff456f731 393 if (obj_s->i2c == I2C_2) {
<> 156:95d6b41a828b 394 HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C2);
<> 153:fa9ff456f731 395 }
<> 153:fa9ff456f731 396 #endif
<> 153:fa9ff456f731 397 #if defined(I2C3_BASE) && defined(__HAL_SYSCFG_FASTMODEPLUS_ENABLE) && defined (I2C_FASTMODEPLUS_I2C3)
<> 153:fa9ff456f731 398 if (obj_s->i2c == I2C_3) {
<> 156:95d6b41a828b 399 HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C3);
<> 153:fa9ff456f731 400 }
<> 153:fa9ff456f731 401 #endif
<> 153:fa9ff456f731 402 #if defined(I2C4_BASE) && defined(__HAL_SYSCFG_FASTMODEPLUS_ENABLE) && defined (I2C_FASTMODEPLUS_I2C4)
<> 153:fa9ff456f731 403 if (obj_s->i2c == I2C_4) {
<> 156:95d6b41a828b 404 HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C4);
<> 153:fa9ff456f731 405 }
<> 153:fa9ff456f731 406 #endif
<> 153:fa9ff456f731 407 }
<> 153:fa9ff456f731 408 #endif //I2C_IP_VERSION_V2
<> 153:fa9ff456f731 409
<> 153:fa9ff456f731 410 /*##-1- Configure the I2C clock source. The clock is derived from the SYSCLK #*/
<> 153:fa9ff456f731 411 #if defined(I2C1_BASE) && defined (__HAL_RCC_I2C1_CONFIG)
<> 153:fa9ff456f731 412 if (obj_s->i2c == I2C_1) {
<> 153:fa9ff456f731 413 __HAL_RCC_I2C1_CONFIG(I2CAPI_I2C1_CLKSRC);
<> 153:fa9ff456f731 414 }
<> 153:fa9ff456f731 415 #endif
<> 153:fa9ff456f731 416 #if defined(I2C2_BASE) && defined(__HAL_RCC_I2C2_CONFIG)
<> 153:fa9ff456f731 417 if (obj_s->i2c == I2C_2) {
<> 153:fa9ff456f731 418 __HAL_RCC_I2C2_CONFIG(I2CAPI_I2C2_CLKSRC);
<> 153:fa9ff456f731 419 }
<> 153:fa9ff456f731 420 #endif
<> 153:fa9ff456f731 421 #if defined(I2C3_BASE) && defined(__HAL_RCC_I2C3_CONFIG)
<> 153:fa9ff456f731 422 if (obj_s->i2c == I2C_3) {
<> 153:fa9ff456f731 423 __HAL_RCC_I2C3_CONFIG(I2CAPI_I2C3_CLKSRC);
<> 153:fa9ff456f731 424 }
<> 153:fa9ff456f731 425 #endif
<> 153:fa9ff456f731 426 #if defined(I2C4_BASE) && defined(__HAL_RCC_I2C4_CONFIG)
<> 153:fa9ff456f731 427 if (obj_s->i2c == I2C_4) {
<> 153:fa9ff456f731 428 __HAL_RCC_I2C4_CONFIG(I2CAPI_I2C4_CLKSRC);
<> 153:fa9ff456f731 429 }
<> 153:fa9ff456f731 430 #endif
<> 153:fa9ff456f731 431
<> 153:fa9ff456f731 432 #ifdef I2C_ANALOGFILTER_ENABLE
<> 153:fa9ff456f731 433 /* Enable the Analog I2C Filter */
<> 153:fa9ff456f731 434 HAL_I2CEx_AnalogFilter_Config(handle,I2C_ANALOGFILTER_ENABLE);
<> 153:fa9ff456f731 435 #endif
<> 153:fa9ff456f731 436
<> 153:fa9ff456f731 437 // I2C configuration
<> 153:fa9ff456f731 438 handle->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
AnnaBridge 165:e614a9f1c9e2 439 handle->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
AnnaBridge 165:e614a9f1c9e2 440 handle->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
AnnaBridge 165:e614a9f1c9e2 441 handle->Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
<> 153:fa9ff456f731 442 handle->Init.OwnAddress1 = 0;
<> 153:fa9ff456f731 443 handle->Init.OwnAddress2 = 0;
<> 153:fa9ff456f731 444 HAL_I2C_Init(handle);
<> 153:fa9ff456f731 445
<> 153:fa9ff456f731 446 /* store frequency for timeout computation */
<> 153:fa9ff456f731 447 obj_s->hz = hz;
<> 153:fa9ff456f731 448 }
<> 153:fa9ff456f731 449
<> 153:fa9ff456f731 450 i2c_t *get_i2c_obj(I2C_HandleTypeDef *hi2c){
<> 153:fa9ff456f731 451 /* Aim of the function is to get i2c_s pointer using hi2c pointer */
<> 153:fa9ff456f731 452 /* Highly inspired from magical linux kernel's "container_of" */
<> 153:fa9ff456f731 453 /* (which was not directly used since not compatible with IAR toolchain) */
<> 153:fa9ff456f731 454 struct i2c_s *obj_s;
<> 153:fa9ff456f731 455 i2c_t *obj;
<> 153:fa9ff456f731 456
<> 153:fa9ff456f731 457 obj_s = (struct i2c_s *)( (char *)hi2c - offsetof(struct i2c_s,handle));
<> 153:fa9ff456f731 458 obj = (i2c_t *)( (char *)obj_s - offsetof(i2c_t,i2c));
<> 153:fa9ff456f731 459
<> 153:fa9ff456f731 460 return (obj);
<> 153:fa9ff456f731 461 }
<> 153:fa9ff456f731 462
<> 156:95d6b41a828b 463 void i2c_reset(i2c_t *obj) {
<> 156:95d6b41a828b 464 struct i2c_s *obj_s = I2C_S(obj);
<> 156:95d6b41a828b 465 /* As recommended in i2c_api.h, mainly send stop */
<> 156:95d6b41a828b 466 i2c_stop(obj);
<> 156:95d6b41a828b 467 /* then re-init */
<> 156:95d6b41a828b 468 i2c_init(obj, obj_s->sda, obj_s->scl);
<> 156:95d6b41a828b 469 }
<> 156:95d6b41a828b 470
<> 153:fa9ff456f731 471 /*
<> 153:fa9ff456f731 472 * UNITARY APIS.
<> 153:fa9ff456f731 473 * For very basic operations, direct registers access is needed
<> 153:fa9ff456f731 474 * There are 2 different IPs version that need to be supported
<> 153:fa9ff456f731 475 */
<> 153:fa9ff456f731 476 #ifdef I2C_IP_VERSION_V1
<> 153:fa9ff456f731 477 int i2c_start(i2c_t *obj) {
<> 153:fa9ff456f731 478
<> 153:fa9ff456f731 479 int timeout;
<> 153:fa9ff456f731 480 struct i2c_s *obj_s = I2C_S(obj);
<> 153:fa9ff456f731 481 I2C_HandleTypeDef *handle = &(obj_s->handle);
<> 153:fa9ff456f731 482
<> 153:fa9ff456f731 483 // Clear Acknowledge failure flag
<> 153:fa9ff456f731 484 __HAL_I2C_CLEAR_FLAG(handle, I2C_FLAG_AF);
<> 153:fa9ff456f731 485
<> 153:fa9ff456f731 486 // Wait the STOP condition has been previously correctly sent
<> 153:fa9ff456f731 487 // This timeout can be avoid in some specific cases by simply clearing the STOP bit
<> 153:fa9ff456f731 488 timeout = FLAG_TIMEOUT;
<> 153:fa9ff456f731 489 while ((handle->Instance->CR1 & I2C_CR1_STOP) == I2C_CR1_STOP) {
<> 153:fa9ff456f731 490 if ((timeout--) == 0) {
<> 153:fa9ff456f731 491 return 1;
<> 153:fa9ff456f731 492 }
<> 153:fa9ff456f731 493 }
<> 153:fa9ff456f731 494
<> 153:fa9ff456f731 495 // Generate the START condition
<> 153:fa9ff456f731 496 handle->Instance->CR1 |= I2C_CR1_START;
<> 153:fa9ff456f731 497
<> 153:fa9ff456f731 498 // Wait the START condition has been correctly sent
<> 153:fa9ff456f731 499 timeout = FLAG_TIMEOUT;
<> 153:fa9ff456f731 500 while (__HAL_I2C_GET_FLAG(handle, I2C_FLAG_SB) == RESET) {
<> 153:fa9ff456f731 501 if ((timeout--) == 0) {
<> 153:fa9ff456f731 502 return 1;
<> 153:fa9ff456f731 503 }
<> 153:fa9ff456f731 504 }
<> 153:fa9ff456f731 505
<> 153:fa9ff456f731 506 return 0;
<> 153:fa9ff456f731 507 }
<> 153:fa9ff456f731 508
<> 153:fa9ff456f731 509 int i2c_stop(i2c_t *obj) {
<> 153:fa9ff456f731 510 struct i2c_s *obj_s = I2C_S(obj);
<> 153:fa9ff456f731 511 I2C_TypeDef *i2c = (I2C_TypeDef *)obj_s->i2c;
<> 153:fa9ff456f731 512
<> 153:fa9ff456f731 513 // Generate the STOP condition
<> 153:fa9ff456f731 514 i2c->CR1 |= I2C_CR1_STOP;
<> 153:fa9ff456f731 515
<> 154:37f96f9d4de2 516 /* In case of mixed usage of the APIs (unitary + SYNC)
Kojto 158:b23ee177fd68 517 * re-init HAL state
<> 154:37f96f9d4de2 518 */
<> 154:37f96f9d4de2 519 if(obj_s->XferOperation != I2C_FIRST_AND_LAST_FRAME)
<> 154:37f96f9d4de2 520 i2c_init(obj, obj_s->sda, obj_s->scl);
<> 154:37f96f9d4de2 521
<> 153:fa9ff456f731 522 return 0;
<> 153:fa9ff456f731 523 }
<> 153:fa9ff456f731 524
<> 153:fa9ff456f731 525 int i2c_byte_read(i2c_t *obj, int last) {
<> 153:fa9ff456f731 526
<> 153:fa9ff456f731 527 int timeout;
<> 153:fa9ff456f731 528 struct i2c_s *obj_s = I2C_S(obj);
<> 153:fa9ff456f731 529 I2C_HandleTypeDef *handle = &(obj_s->handle);
<> 153:fa9ff456f731 530
<> 153:fa9ff456f731 531 if (last) {
<> 153:fa9ff456f731 532 // Don't acknowledge the last byte
<> 153:fa9ff456f731 533 handle->Instance->CR1 &= ~I2C_CR1_ACK;
<> 153:fa9ff456f731 534 } else {
<> 153:fa9ff456f731 535 // Acknowledge the byte
<> 153:fa9ff456f731 536 handle->Instance->CR1 |= I2C_CR1_ACK;
<> 153:fa9ff456f731 537 }
<> 153:fa9ff456f731 538
<> 153:fa9ff456f731 539 // Wait until the byte is received
<> 153:fa9ff456f731 540 timeout = FLAG_TIMEOUT;
<> 153:fa9ff456f731 541 while (__HAL_I2C_GET_FLAG(handle, I2C_FLAG_RXNE) == RESET) {
<> 153:fa9ff456f731 542 if ((timeout--) == 0) {
<> 153:fa9ff456f731 543 return -1;
<> 153:fa9ff456f731 544 }
<> 153:fa9ff456f731 545 }
<> 153:fa9ff456f731 546
<> 153:fa9ff456f731 547 return (int)handle->Instance->DR;
<> 153:fa9ff456f731 548 }
<> 153:fa9ff456f731 549
<> 153:fa9ff456f731 550 int i2c_byte_write(i2c_t *obj, int data) {
<> 153:fa9ff456f731 551
<> 153:fa9ff456f731 552 int timeout;
<> 153:fa9ff456f731 553 struct i2c_s *obj_s = I2C_S(obj);
<> 153:fa9ff456f731 554 I2C_HandleTypeDef *handle = &(obj_s->handle);
<> 153:fa9ff456f731 555
<> 153:fa9ff456f731 556 handle->Instance->DR = (uint8_t)data;
<> 153:fa9ff456f731 557
<> 153:fa9ff456f731 558 // Wait until the byte (might be the address) is transmitted
<> 153:fa9ff456f731 559 timeout = FLAG_TIMEOUT;
<> 153:fa9ff456f731 560 while ((__HAL_I2C_GET_FLAG(handle, I2C_FLAG_TXE) == RESET) &&
<> 153:fa9ff456f731 561 (__HAL_I2C_GET_FLAG(handle, I2C_FLAG_BTF) == RESET) &&
<> 153:fa9ff456f731 562 (__HAL_I2C_GET_FLAG(handle, I2C_FLAG_ADDR) == RESET)) {
<> 153:fa9ff456f731 563 if ((timeout--) == 0) {
<> 156:95d6b41a828b 564 return 2;
<> 153:fa9ff456f731 565 }
<> 153:fa9ff456f731 566 }
<> 153:fa9ff456f731 567
<> 153:fa9ff456f731 568 if (__HAL_I2C_GET_FLAG(handle, I2C_FLAG_ADDR) != RESET)
<> 153:fa9ff456f731 569 {
<> 153:fa9ff456f731 570 __HAL_I2C_CLEAR_ADDRFLAG(handle);
<> 153:fa9ff456f731 571 }
<> 153:fa9ff456f731 572
<> 153:fa9ff456f731 573 return 1;
<> 153:fa9ff456f731 574 }
<> 153:fa9ff456f731 575 #endif //I2C_IP_VERSION_V1
<> 153:fa9ff456f731 576 #ifdef I2C_IP_VERSION_V2
<> 156:95d6b41a828b 577
<> 153:fa9ff456f731 578 int i2c_start(i2c_t *obj) {
<> 153:fa9ff456f731 579 struct i2c_s *obj_s = I2C_S(obj);
<> 156:95d6b41a828b 580 /* This I2C IP doesn't */
<> 156:95d6b41a828b 581 obj_s->pending_start = 1;
<> 153:fa9ff456f731 582 return 0;
<> 153:fa9ff456f731 583 }
<> 153:fa9ff456f731 584
<> 153:fa9ff456f731 585 int i2c_stop(i2c_t *obj) {
<> 153:fa9ff456f731 586 struct i2c_s *obj_s = I2C_S(obj);
<> 156:95d6b41a828b 587 I2C_HandleTypeDef *handle = &(obj_s->handle);
<> 156:95d6b41a828b 588 int timeout = FLAG_TIMEOUT;
<> 156:95d6b41a828b 589 #if DEVICE_I2CSLAVE
<> 156:95d6b41a828b 590 if (obj_s->slave) {
<> 156:95d6b41a828b 591 /* re-init slave when stop is requested */
<> 156:95d6b41a828b 592 i2c_init(obj, obj_s->sda, obj_s->scl);
<> 156:95d6b41a828b 593 return 0;
<> 156:95d6b41a828b 594 }
<> 156:95d6b41a828b 595 #endif
<> 156:95d6b41a828b 596 // Disable reload mode
<> 156:95d6b41a828b 597 handle->Instance->CR2 &= (uint32_t)~I2C_CR2_RELOAD;
<> 156:95d6b41a828b 598 // Generate the STOP condition
<> 156:95d6b41a828b 599 handle->Instance->CR2 |= I2C_CR2_STOP;
<> 153:fa9ff456f731 600
<> 156:95d6b41a828b 601 timeout = FLAG_TIMEOUT;
<> 156:95d6b41a828b 602 while (!__HAL_I2C_GET_FLAG(handle, I2C_FLAG_STOPF)) {
<> 156:95d6b41a828b 603 if ((timeout--) == 0) {
<> 156:95d6b41a828b 604 return I2C_ERROR_BUS_BUSY;
<> 156:95d6b41a828b 605 }
<> 156:95d6b41a828b 606 }
<> 156:95d6b41a828b 607
<> 156:95d6b41a828b 608 /* Clear STOP Flag */
<> 156:95d6b41a828b 609 __HAL_I2C_CLEAR_FLAG(handle, I2C_FLAG_STOPF);
<> 156:95d6b41a828b 610
<> 156:95d6b41a828b 611 /* Erase slave address, this wiil be used as a marker
<> 156:95d6b41a828b 612 * to know when we need to prepare next start */
<> 156:95d6b41a828b 613 handle->Instance->CR2 &= ~I2C_CR2_SADD;
<> 156:95d6b41a828b 614
Kojto 158:b23ee177fd68 615 /*
Kojto 158:b23ee177fd68 616 * V2 IP is meant for automatic STOP, not user STOP
Kojto 158:b23ee177fd68 617 * SW reset the IP state machine before next transaction
Kojto 158:b23ee177fd68 618 */
Kojto 158:b23ee177fd68 619 i2c_sw_reset(obj);
Kojto 158:b23ee177fd68 620
<> 156:95d6b41a828b 621 /* In case of mixed usage of the APIs (unitary + SYNC)
Kojto 158:b23ee177fd68 622 * re-init HAL state */
<> 156:95d6b41a828b 623 if (obj_s->XferOperation != I2C_FIRST_AND_LAST_FRAME) {
<> 156:95d6b41a828b 624 i2c_init(obj, obj_s->sda, obj_s->scl);
<> 156:95d6b41a828b 625 }
<> 153:fa9ff456f731 626
<> 153:fa9ff456f731 627 return 0;
<> 153:fa9ff456f731 628 }
<> 153:fa9ff456f731 629
<> 153:fa9ff456f731 630 int i2c_byte_read(i2c_t *obj, int last) {
<> 153:fa9ff456f731 631 struct i2c_s *obj_s = I2C_S(obj);
<> 153:fa9ff456f731 632 I2C_HandleTypeDef *handle = &(obj_s->handle);
<> 156:95d6b41a828b 633 int timeout = FLAG_TIMEOUT;
<> 156:95d6b41a828b 634 uint32_t tmpreg = handle->Instance->CR2;
<> 156:95d6b41a828b 635 char data;
<> 156:95d6b41a828b 636 #if DEVICE_I2CSLAVE
<> 156:95d6b41a828b 637 if (obj_s->slave) {
<> 156:95d6b41a828b 638 return i2c_slave_read(obj, &data, 1);
<> 156:95d6b41a828b 639 }
<> 156:95d6b41a828b 640 #endif
<> 156:95d6b41a828b 641 /* Then send data when there's room in the TX fifo */
<> 156:95d6b41a828b 642 if ((tmpreg & I2C_CR2_RELOAD) != 0) {
<> 156:95d6b41a828b 643 while (!__HAL_I2C_GET_FLAG(handle, I2C_FLAG_TCR)) {
<> 156:95d6b41a828b 644 if ((timeout--) == 0) {
<> 156:95d6b41a828b 645 DEBUG_PRINTF("timeout in byte_read\r\n");
<> 156:95d6b41a828b 646 return -1;
<> 156:95d6b41a828b 647 }
<> 156:95d6b41a828b 648 }
<> 156:95d6b41a828b 649 }
<> 153:fa9ff456f731 650
<> 157:ff67d9f36b67 651 /* Enable reload mode as we don't know how many bytes will be sent */
<> 157:ff67d9f36b67 652 /* and set transfer size to 1 */
<> 157:ff67d9f36b67 653 tmpreg |= I2C_CR2_RELOAD | (I2C_CR2_NBYTES & (1 << 16));
<> 156:95d6b41a828b 654 /* Set the prepared configuration */
<> 156:95d6b41a828b 655 handle->Instance->CR2 = tmpreg;
<> 156:95d6b41a828b 656
<> 153:fa9ff456f731 657 timeout = FLAG_TIMEOUT;
<> 156:95d6b41a828b 658 while (!__HAL_I2C_GET_FLAG(handle, I2C_FLAG_RXNE)) {
<> 153:fa9ff456f731 659 if ((timeout--) == 0) {
<> 153:fa9ff456f731 660 return -1;
<> 153:fa9ff456f731 661 }
<> 153:fa9ff456f731 662 }
<> 153:fa9ff456f731 663
<> 156:95d6b41a828b 664 /* Then Get Byte */
<> 156:95d6b41a828b 665 data = handle->Instance->RXDR;
<> 156:95d6b41a828b 666
<> 156:95d6b41a828b 667 if (last) {
<> 156:95d6b41a828b 668 /* Disable Address Acknowledge */
<> 156:95d6b41a828b 669 handle->Instance->CR2 |= I2C_CR2_NACK;
<> 156:95d6b41a828b 670 }
<> 156:95d6b41a828b 671
<> 156:95d6b41a828b 672 return data;
<> 153:fa9ff456f731 673 }
<> 153:fa9ff456f731 674
<> 153:fa9ff456f731 675 int i2c_byte_write(i2c_t *obj, int data) {
<> 153:fa9ff456f731 676 struct i2c_s *obj_s = I2C_S(obj);
<> 153:fa9ff456f731 677 I2C_HandleTypeDef *handle = &(obj_s->handle);
<> 156:95d6b41a828b 678 int timeout = FLAG_TIMEOUT;
<> 156:95d6b41a828b 679 uint32_t tmpreg = handle->Instance->CR2;
<> 156:95d6b41a828b 680 #if DEVICE_I2CSLAVE
<> 156:95d6b41a828b 681 if (obj_s->slave) {
<> 156:95d6b41a828b 682 return i2c_slave_write(obj, (char *) &data, 1);
<> 156:95d6b41a828b 683 }
<> 156:95d6b41a828b 684 #endif
<> 156:95d6b41a828b 685 if (obj_s->pending_start) {
<> 156:95d6b41a828b 686 obj_s->pending_start = 0;
<> 156:95d6b41a828b 687 //* First byte after the start is the address */
<> 156:95d6b41a828b 688 tmpreg |= (uint32_t)((uint32_t)data & I2C_CR2_SADD);
<> 156:95d6b41a828b 689 if (data & 0x01) {
<> 156:95d6b41a828b 690 tmpreg |= I2C_CR2_START | I2C_CR2_RD_WRN;
<> 156:95d6b41a828b 691 } else {
<> 156:95d6b41a828b 692 tmpreg |= I2C_CR2_START;
<> 156:95d6b41a828b 693 tmpreg &= ~I2C_CR2_RD_WRN;
<> 156:95d6b41a828b 694 }
<> 156:95d6b41a828b 695 /* Disable reload first to use it later */
<> 156:95d6b41a828b 696 tmpreg &= ~I2C_CR2_RELOAD;
<> 156:95d6b41a828b 697 /* Disable Autoend */
<> 156:95d6b41a828b 698 tmpreg &= ~I2C_CR2_AUTOEND;
<> 156:95d6b41a828b 699 /* Do not set any transfer size for now */
<> 156:95d6b41a828b 700 tmpreg |= (I2C_CR2_NBYTES & (1 << 16));
<> 156:95d6b41a828b 701 /* Set the prepared configuration */
<> 156:95d6b41a828b 702 handle->Instance->CR2 = tmpreg;
<> 156:95d6b41a828b 703 } else {
<> 156:95d6b41a828b 704 /* Set the prepared configuration */
<> 156:95d6b41a828b 705 tmpreg = handle->Instance->CR2;
<> 153:fa9ff456f731 706
<> 156:95d6b41a828b 707 /* Then send data when there's room in the TX fifo */
<> 156:95d6b41a828b 708 if ((tmpreg & I2C_CR2_RELOAD) != 0) {
<> 156:95d6b41a828b 709 while (!__HAL_I2C_GET_FLAG(handle, I2C_FLAG_TCR)) {
<> 156:95d6b41a828b 710 if ((timeout--) == 0) {
<> 156:95d6b41a828b 711 DEBUG_PRINTF("timeout in byte_write\r\n");
<> 156:95d6b41a828b 712 return 2;
<> 156:95d6b41a828b 713 }
<> 156:95d6b41a828b 714 }
<> 153:fa9ff456f731 715 }
<> 156:95d6b41a828b 716 /* Enable reload mode as we don't know how many bytes will eb sent */
<> 156:95d6b41a828b 717 tmpreg |= I2C_CR2_RELOAD;
<> 156:95d6b41a828b 718 /* Set transfer size to 1 */
<> 156:95d6b41a828b 719 tmpreg |= (I2C_CR2_NBYTES & (1 << 16));
<> 156:95d6b41a828b 720 /* Set the prepared configuration */
<> 156:95d6b41a828b 721 handle->Instance->CR2 = tmpreg;
<> 156:95d6b41a828b 722 /* Prepare next write */
<> 156:95d6b41a828b 723 timeout = FLAG_TIMEOUT;
<> 156:95d6b41a828b 724 while (!__HAL_I2C_GET_FLAG(handle, I2C_FLAG_TXE)) {
<> 156:95d6b41a828b 725 if ((timeout--) == 0) {
<> 156:95d6b41a828b 726 return 2;
<> 156:95d6b41a828b 727 }
<> 156:95d6b41a828b 728 }
<> 156:95d6b41a828b 729 /* Write byte */
<> 156:95d6b41a828b 730 handle->Instance->TXDR = data;
<> 153:fa9ff456f731 731 }
<> 153:fa9ff456f731 732
<> 153:fa9ff456f731 733 return 1;
<> 153:fa9ff456f731 734 }
<> 153:fa9ff456f731 735 #endif //I2C_IP_VERSION_V2
<> 153:fa9ff456f731 736
<> 153:fa9ff456f731 737 /*
<> 153:fa9ff456f731 738 * SYNC APIS
<> 153:fa9ff456f731 739 */
<> 154:37f96f9d4de2 740 int i2c_read(i2c_t *obj, int address, char *data, int length, int stop) {
<> 154:37f96f9d4de2 741 struct i2c_s *obj_s = I2C_S(obj);
<> 154:37f96f9d4de2 742 I2C_HandleTypeDef *handle = &(obj_s->handle);
<> 154:37f96f9d4de2 743 int count = I2C_ERROR_BUS_BUSY, ret = 0;
<> 154:37f96f9d4de2 744 uint32_t timeout = 0;
<> 154:37f96f9d4de2 745
<> 154:37f96f9d4de2 746 if((length == 0) || (data == 0)) {
<> 154:37f96f9d4de2 747 if(HAL_I2C_IsDeviceReady(handle, address, 1, 10) == HAL_OK)
<> 154:37f96f9d4de2 748 return 0;
<> 154:37f96f9d4de2 749 else
<> 154:37f96f9d4de2 750 return I2C_ERROR_BUS_BUSY;
<> 154:37f96f9d4de2 751 }
<> 154:37f96f9d4de2 752
<> 154:37f96f9d4de2 753 if ((obj_s->XferOperation == I2C_FIRST_AND_LAST_FRAME) ||
<> 154:37f96f9d4de2 754 (obj_s->XferOperation == I2C_LAST_FRAME)) {
<> 154:37f96f9d4de2 755 if (stop)
<> 154:37f96f9d4de2 756 obj_s->XferOperation = I2C_FIRST_AND_LAST_FRAME;
<> 154:37f96f9d4de2 757 else
<> 154:37f96f9d4de2 758 obj_s->XferOperation = I2C_FIRST_FRAME;
<> 154:37f96f9d4de2 759 } else if ((obj_s->XferOperation == I2C_FIRST_FRAME) ||
<> 154:37f96f9d4de2 760 (obj_s->XferOperation == I2C_NEXT_FRAME)) {
<> 154:37f96f9d4de2 761 if (stop)
<> 154:37f96f9d4de2 762 obj_s->XferOperation = I2C_LAST_FRAME;
<> 154:37f96f9d4de2 763 else
<> 154:37f96f9d4de2 764 obj_s->XferOperation = I2C_NEXT_FRAME;
<> 154:37f96f9d4de2 765 }
<> 154:37f96f9d4de2 766
<> 154:37f96f9d4de2 767 obj_s->event = 0;
<> 154:37f96f9d4de2 768
<> 154:37f96f9d4de2 769 /* Activate default IRQ handlers for sync mode
<> 154:37f96f9d4de2 770 * which would be overwritten in async mode
<> 154:37f96f9d4de2 771 */
<> 154:37f96f9d4de2 772 i2c_ev_err_enable(obj, i2c_get_irq_handler(obj));
<> 154:37f96f9d4de2 773
<> 154:37f96f9d4de2 774 ret = HAL_I2C_Master_Sequential_Receive_IT(handle, address, (uint8_t *) data, length, obj_s->XferOperation);
<> 154:37f96f9d4de2 775
<> 154:37f96f9d4de2 776 if(ret == HAL_OK) {
<> 154:37f96f9d4de2 777 timeout = BYTE_TIMEOUT_US * (length + 1);
<> 154:37f96f9d4de2 778 /* transfer started : wait completion or timeout */
<> 154:37f96f9d4de2 779 while(!(obj_s->event & I2C_EVENT_ALL) && (--timeout != 0)) {
<> 154:37f96f9d4de2 780 wait_us(1);
<> 154:37f96f9d4de2 781 }
<> 154:37f96f9d4de2 782
<> 154:37f96f9d4de2 783 i2c_ev_err_disable(obj);
<> 154:37f96f9d4de2 784
<> 154:37f96f9d4de2 785 if((timeout == 0) || (obj_s->event != I2C_EVENT_TRANSFER_COMPLETE)) {
<> 154:37f96f9d4de2 786 DEBUG_PRINTF(" TIMEOUT or error in i2c_read\r\n");
<> 154:37f96f9d4de2 787 /* re-init IP to try and get back in a working state */
<> 154:37f96f9d4de2 788 i2c_init(obj, obj_s->sda, obj_s->scl);
<> 154:37f96f9d4de2 789 } else {
<> 154:37f96f9d4de2 790 count = length;
<> 154:37f96f9d4de2 791 }
<> 154:37f96f9d4de2 792 } else {
<> 154:37f96f9d4de2 793 DEBUG_PRINTF("ERROR in i2c_read:%d\r\n", ret);
<> 154:37f96f9d4de2 794 }
<> 154:37f96f9d4de2 795
<> 154:37f96f9d4de2 796 return count;
<> 154:37f96f9d4de2 797 }
<> 154:37f96f9d4de2 798
<> 153:fa9ff456f731 799 int i2c_write(i2c_t *obj, int address, const char *data, int length, int stop) {
<> 153:fa9ff456f731 800 struct i2c_s *obj_s = I2C_S(obj);
<> 153:fa9ff456f731 801 I2C_HandleTypeDef *handle = &(obj_s->handle);
<> 154:37f96f9d4de2 802 int count = I2C_ERROR_BUS_BUSY, ret = 0;
<> 153:fa9ff456f731 803 uint32_t timeout = 0;
<> 153:fa9ff456f731 804
<> 154:37f96f9d4de2 805 if((length == 0) || (data == 0)) {
<> 154:37f96f9d4de2 806 if(HAL_I2C_IsDeviceReady(handle, address, 1, 10) == HAL_OK)
<> 154:37f96f9d4de2 807 return 0;
<> 154:37f96f9d4de2 808 else
<> 154:37f96f9d4de2 809 return I2C_ERROR_BUS_BUSY;
<> 154:37f96f9d4de2 810 }
<> 154:37f96f9d4de2 811
<> 153:fa9ff456f731 812 if ((obj_s->XferOperation == I2C_FIRST_AND_LAST_FRAME) ||
<> 153:fa9ff456f731 813 (obj_s->XferOperation == I2C_LAST_FRAME)) {
<> 153:fa9ff456f731 814 if (stop)
<> 153:fa9ff456f731 815 obj_s->XferOperation = I2C_FIRST_AND_LAST_FRAME;
<> 153:fa9ff456f731 816 else
<> 153:fa9ff456f731 817 obj_s->XferOperation = I2C_FIRST_FRAME;
<> 153:fa9ff456f731 818 } else if ((obj_s->XferOperation == I2C_FIRST_FRAME) ||
<> 153:fa9ff456f731 819 (obj_s->XferOperation == I2C_NEXT_FRAME)) {
<> 153:fa9ff456f731 820 if (stop)
<> 153:fa9ff456f731 821 obj_s->XferOperation = I2C_LAST_FRAME;
<> 153:fa9ff456f731 822 else
<> 153:fa9ff456f731 823 obj_s->XferOperation = I2C_NEXT_FRAME;
<> 153:fa9ff456f731 824 }
<> 153:fa9ff456f731 825
<> 153:fa9ff456f731 826 obj_s->event = 0;
<> 153:fa9ff456f731 827
<> 153:fa9ff456f731 828 i2c_ev_err_enable(obj, i2c_get_irq_handler(obj));
<> 153:fa9ff456f731 829
<> 153:fa9ff456f731 830 ret = HAL_I2C_Master_Sequential_Transmit_IT(handle, address, (uint8_t *) data, length, obj_s->XferOperation);
<> 153:fa9ff456f731 831
<> 153:fa9ff456f731 832 if(ret == HAL_OK) {
<> 154:37f96f9d4de2 833 timeout = BYTE_TIMEOUT_US * (length + 1);
<> 153:fa9ff456f731 834 /* transfer started : wait completion or timeout */
<> 153:fa9ff456f731 835 while(!(obj_s->event & I2C_EVENT_ALL) && (--timeout != 0)) {
<> 153:fa9ff456f731 836 wait_us(1);
<> 153:fa9ff456f731 837 }
<> 153:fa9ff456f731 838
<> 153:fa9ff456f731 839 i2c_ev_err_disable(obj);
<> 153:fa9ff456f731 840
<> 153:fa9ff456f731 841 if((timeout == 0) || (obj_s->event != I2C_EVENT_TRANSFER_COMPLETE)) {
<> 153:fa9ff456f731 842 DEBUG_PRINTF(" TIMEOUT or error in i2c_write\r\n");
<> 153:fa9ff456f731 843 /* re-init IP to try and get back in a working state */
<> 153:fa9ff456f731 844 i2c_init(obj, obj_s->sda, obj_s->scl);
<> 153:fa9ff456f731 845 } else {
<> 153:fa9ff456f731 846 count = length;
<> 153:fa9ff456f731 847 }
<> 153:fa9ff456f731 848 } else {
<> 153:fa9ff456f731 849 DEBUG_PRINTF("ERROR in i2c_read\r\n");
<> 153:fa9ff456f731 850 }
<> 153:fa9ff456f731 851
<> 153:fa9ff456f731 852 return count;
<> 153:fa9ff456f731 853 }
<> 153:fa9ff456f731 854
<> 153:fa9ff456f731 855 void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c){
<> 153:fa9ff456f731 856 /* Get object ptr based on handler ptr */
<> 153:fa9ff456f731 857 i2c_t *obj = get_i2c_obj(hi2c);
<> 153:fa9ff456f731 858 struct i2c_s *obj_s = I2C_S(obj);
<> 153:fa9ff456f731 859
<> 153:fa9ff456f731 860 #if DEVICE_I2C_ASYNCH
<> 153:fa9ff456f731 861 /* Handle potential Tx/Rx use case */
<> 153:fa9ff456f731 862 if ((obj->tx_buff.length) && (obj->rx_buff.length)) {
<> 153:fa9ff456f731 863 if (obj_s->stop) {
<> 153:fa9ff456f731 864 obj_s->XferOperation = I2C_LAST_FRAME;
<> 153:fa9ff456f731 865 } else {
<> 153:fa9ff456f731 866 obj_s->XferOperation = I2C_NEXT_FRAME;
<> 153:fa9ff456f731 867 }
<> 153:fa9ff456f731 868
<> 153:fa9ff456f731 869 HAL_I2C_Master_Sequential_Receive_IT(hi2c, obj_s->address, (uint8_t*)obj->rx_buff.buffer , obj->rx_buff.length, obj_s->XferOperation);
<> 153:fa9ff456f731 870 }
<> 153:fa9ff456f731 871 else
<> 153:fa9ff456f731 872 #endif
<> 153:fa9ff456f731 873 {
<> 153:fa9ff456f731 874 /* Set event flag */
<> 153:fa9ff456f731 875 obj_s->event = I2C_EVENT_TRANSFER_COMPLETE;
<> 153:fa9ff456f731 876 }
<> 153:fa9ff456f731 877 }
<> 153:fa9ff456f731 878
<> 153:fa9ff456f731 879 void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c){
<> 153:fa9ff456f731 880 /* Get object ptr based on handler ptr */
<> 153:fa9ff456f731 881 i2c_t *obj = get_i2c_obj(hi2c);
<> 153:fa9ff456f731 882 struct i2c_s *obj_s = I2C_S(obj);
<> 153:fa9ff456f731 883
<> 153:fa9ff456f731 884 /* Set event flag */
<> 153:fa9ff456f731 885 obj_s->event = I2C_EVENT_TRANSFER_COMPLETE;
<> 153:fa9ff456f731 886 }
<> 153:fa9ff456f731 887
<> 153:fa9ff456f731 888 void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c){
<> 153:fa9ff456f731 889 /* Get object ptr based on handler ptr */
<> 153:fa9ff456f731 890 i2c_t *obj = get_i2c_obj(hi2c);
<> 153:fa9ff456f731 891 struct i2c_s *obj_s = I2C_S(obj);
<> 153:fa9ff456f731 892 #if DEVICE_I2CSLAVE
<> 153:fa9ff456f731 893 I2C_HandleTypeDef *handle = &(obj_s->handle);
<> 153:fa9ff456f731 894 uint32_t address = 0;
<> 153:fa9ff456f731 895 /* Store address to handle it after reset */
<> 153:fa9ff456f731 896 if(obj_s->slave)
<> 153:fa9ff456f731 897 address = handle->Init.OwnAddress1;
<> 153:fa9ff456f731 898 #endif
<> 153:fa9ff456f731 899
<> 153:fa9ff456f731 900 DEBUG_PRINTF("HAL_I2C_ErrorCallback:%d, index=%d\r\n", (int) hi2c->ErrorCode, obj_s->index);
<> 153:fa9ff456f731 901
<> 153:fa9ff456f731 902 /* re-init IP to try and get back in a working state */
<> 153:fa9ff456f731 903 i2c_init(obj, obj_s->sda, obj_s->scl);
<> 153:fa9ff456f731 904
<> 153:fa9ff456f731 905 #if DEVICE_I2CSLAVE
<> 153:fa9ff456f731 906 /* restore slave address */
<> 162:e13f6fdb2ac4 907 if (address != 0) {
<> 162:e13f6fdb2ac4 908 obj_s->slave = 1;
<> 162:e13f6fdb2ac4 909 i2c_slave_address(obj, 0, address, 0);
<> 162:e13f6fdb2ac4 910 }
<> 153:fa9ff456f731 911 #endif
<> 153:fa9ff456f731 912
<> 153:fa9ff456f731 913 /* Keep Set event flag */
<> 153:fa9ff456f731 914 obj_s->event = I2C_EVENT_ERROR;
<> 153:fa9ff456f731 915 }
<> 153:fa9ff456f731 916
<> 153:fa9ff456f731 917 #if DEVICE_I2CSLAVE
<> 153:fa9ff456f731 918 /* SLAVE API FUNCTIONS */
<> 153:fa9ff456f731 919 void i2c_slave_address(i2c_t *obj, int idx, uint32_t address, uint32_t mask) {
<> 153:fa9ff456f731 920 struct i2c_s *obj_s = I2C_S(obj);
<> 153:fa9ff456f731 921 I2C_HandleTypeDef *handle = &(obj_s->handle);
<> 153:fa9ff456f731 922
<> 153:fa9ff456f731 923 // I2C configuration
<> 153:fa9ff456f731 924 handle->Init.OwnAddress1 = address;
<> 153:fa9ff456f731 925 HAL_I2C_Init(handle);
<> 153:fa9ff456f731 926
<> 153:fa9ff456f731 927 i2c_ev_err_enable(obj, i2c_get_irq_handler(obj));
<> 153:fa9ff456f731 928
<> 153:fa9ff456f731 929 HAL_I2C_EnableListen_IT(handle);
<> 153:fa9ff456f731 930 }
<> 153:fa9ff456f731 931
<> 153:fa9ff456f731 932 void i2c_slave_mode(i2c_t *obj, int enable_slave) {
<> 153:fa9ff456f731 933
<> 153:fa9ff456f731 934 struct i2c_s *obj_s = I2C_S(obj);
<> 153:fa9ff456f731 935 I2C_HandleTypeDef *handle = &(obj_s->handle);
<> 153:fa9ff456f731 936
<> 153:fa9ff456f731 937 if (enable_slave) {
<> 153:fa9ff456f731 938 obj_s->slave = 1;
<> 153:fa9ff456f731 939 HAL_I2C_EnableListen_IT(handle);
<> 153:fa9ff456f731 940 } else {
<> 153:fa9ff456f731 941 obj_s->slave = 0;
<> 153:fa9ff456f731 942 HAL_I2C_DisableListen_IT(handle);
<> 153:fa9ff456f731 943 }
<> 153:fa9ff456f731 944 }
<> 153:fa9ff456f731 945
<> 153:fa9ff456f731 946 // See I2CSlave.h
<> 153:fa9ff456f731 947 #define NoData 0 // the slave has not been addressed
<> 153:fa9ff456f731 948 #define ReadAddressed 1 // the master has requested a read from this slave (slave = transmitter)
<> 153:fa9ff456f731 949 #define WriteGeneral 2 // the master is writing to all slave
<> 153:fa9ff456f731 950 #define WriteAddressed 3 // the master is writing to this slave (slave = receiver)
<> 153:fa9ff456f731 951
<> 153:fa9ff456f731 952
<> 153:fa9ff456f731 953 void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode) {
<> 153:fa9ff456f731 954 /* Get object ptr based on handler ptr */
<> 153:fa9ff456f731 955 i2c_t *obj = get_i2c_obj(hi2c);
<> 153:fa9ff456f731 956 struct i2c_s *obj_s = I2C_S(obj);
<> 153:fa9ff456f731 957
<> 153:fa9ff456f731 958 /* Transfer direction in HAL is from Master point of view */
<> 153:fa9ff456f731 959 if(TransferDirection == I2C_DIRECTION_RECEIVE) {
<> 153:fa9ff456f731 960 obj_s->pending_slave_tx_master_rx = 1;
<> 153:fa9ff456f731 961 }
<> 153:fa9ff456f731 962
<> 153:fa9ff456f731 963 if(TransferDirection == I2C_DIRECTION_TRANSMIT) {
<> 153:fa9ff456f731 964 obj_s->pending_slave_rx_maxter_tx = 1;
<> 153:fa9ff456f731 965 }
<> 153:fa9ff456f731 966 }
<> 153:fa9ff456f731 967
<> 153:fa9ff456f731 968 void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *I2cHandle){
<> 153:fa9ff456f731 969 /* Get object ptr based on handler ptr */
<> 153:fa9ff456f731 970 i2c_t *obj = get_i2c_obj(I2cHandle);
<> 153:fa9ff456f731 971 struct i2c_s *obj_s = I2C_S(obj);
<> 153:fa9ff456f731 972 obj_s->pending_slave_tx_master_rx = 0;
<> 153:fa9ff456f731 973 }
<> 153:fa9ff456f731 974
<> 153:fa9ff456f731 975 void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *I2cHandle){
<> 153:fa9ff456f731 976 /* Get object ptr based on handler ptr */
<> 153:fa9ff456f731 977 i2c_t *obj = get_i2c_obj(I2cHandle);
<> 153:fa9ff456f731 978 struct i2c_s *obj_s = I2C_S(obj);
<> 153:fa9ff456f731 979 obj_s->pending_slave_rx_maxter_tx = 0;
<> 153:fa9ff456f731 980 }
<> 153:fa9ff456f731 981
<> 153:fa9ff456f731 982 void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
<> 153:fa9ff456f731 983 {
<> 153:fa9ff456f731 984 /* restart listening for master requests */
<> 153:fa9ff456f731 985 HAL_I2C_EnableListen_IT(hi2c);
<> 153:fa9ff456f731 986 }
<> 153:fa9ff456f731 987
<> 153:fa9ff456f731 988 int i2c_slave_receive(i2c_t *obj) {
<> 153:fa9ff456f731 989
<> 153:fa9ff456f731 990 struct i2c_s *obj_s = I2C_S(obj);
<> 153:fa9ff456f731 991 int retValue = NoData;
<> 153:fa9ff456f731 992
<> 153:fa9ff456f731 993 if(obj_s->pending_slave_rx_maxter_tx) {
<> 153:fa9ff456f731 994 retValue = WriteAddressed;
<> 153:fa9ff456f731 995 }
<> 153:fa9ff456f731 996
<> 153:fa9ff456f731 997 if(obj_s->pending_slave_tx_master_rx) {
<> 153:fa9ff456f731 998 retValue = ReadAddressed;
<> 153:fa9ff456f731 999 }
<> 153:fa9ff456f731 1000
<> 153:fa9ff456f731 1001 return (retValue);
<> 153:fa9ff456f731 1002 }
<> 153:fa9ff456f731 1003
<> 153:fa9ff456f731 1004 int i2c_slave_read(i2c_t *obj, char *data, int length) {
<> 153:fa9ff456f731 1005 struct i2c_s *obj_s = I2C_S(obj);
<> 153:fa9ff456f731 1006 I2C_HandleTypeDef *handle = &(obj_s->handle);
<> 153:fa9ff456f731 1007 int count = 0;
<> 153:fa9ff456f731 1008 int ret = 0;
<> 153:fa9ff456f731 1009 uint32_t timeout = 0;
<> 153:fa9ff456f731 1010
<> 153:fa9ff456f731 1011 /* Always use I2C_NEXT_FRAME as slave will just adapt to master requests */
<> 153:fa9ff456f731 1012 ret = HAL_I2C_Slave_Sequential_Receive_IT(handle, (uint8_t *) data, length, I2C_NEXT_FRAME);
<> 153:fa9ff456f731 1013
<> 153:fa9ff456f731 1014 if(ret == HAL_OK) {
<> 154:37f96f9d4de2 1015 timeout = BYTE_TIMEOUT_US * (length + 1);
<> 153:fa9ff456f731 1016 while(obj_s->pending_slave_rx_maxter_tx && (--timeout != 0)) {
<> 153:fa9ff456f731 1017 wait_us(1);
<> 153:fa9ff456f731 1018 }
<> 153:fa9ff456f731 1019
<> 153:fa9ff456f731 1020 if(timeout != 0) {
<> 153:fa9ff456f731 1021 count = length;
<> 153:fa9ff456f731 1022 } else {
<> 153:fa9ff456f731 1023 DEBUG_PRINTF("TIMEOUT or error in i2c_slave_read\r\n");
<> 153:fa9ff456f731 1024 }
<> 153:fa9ff456f731 1025 }
<> 153:fa9ff456f731 1026 return count;
<> 153:fa9ff456f731 1027 }
<> 153:fa9ff456f731 1028
<> 153:fa9ff456f731 1029 int i2c_slave_write(i2c_t *obj, const char *data, int length) {
<> 153:fa9ff456f731 1030 struct i2c_s *obj_s = I2C_S(obj);
<> 153:fa9ff456f731 1031 I2C_HandleTypeDef *handle = &(obj_s->handle);
<> 153:fa9ff456f731 1032 int count = 0;
<> 153:fa9ff456f731 1033 int ret = 0;
<> 153:fa9ff456f731 1034 uint32_t timeout = 0;
<> 153:fa9ff456f731 1035
<> 153:fa9ff456f731 1036 /* Always use I2C_NEXT_FRAME as slave will just adapt to master requests */
<> 153:fa9ff456f731 1037 ret = HAL_I2C_Slave_Sequential_Transmit_IT(handle, (uint8_t *) data, length, I2C_NEXT_FRAME);
<> 153:fa9ff456f731 1038
<> 153:fa9ff456f731 1039 if(ret == HAL_OK) {
<> 154:37f96f9d4de2 1040 timeout = BYTE_TIMEOUT_US * (length + 1);
<> 153:fa9ff456f731 1041 while(obj_s->pending_slave_tx_master_rx && (--timeout != 0)) {
<> 153:fa9ff456f731 1042 wait_us(1);
<> 153:fa9ff456f731 1043 }
<> 153:fa9ff456f731 1044
<> 153:fa9ff456f731 1045 if(timeout != 0) {
<> 153:fa9ff456f731 1046 count = length;
<> 153:fa9ff456f731 1047 } else {
<> 153:fa9ff456f731 1048 DEBUG_PRINTF("TIMEOUT or error in i2c_slave_write\r\n");
<> 153:fa9ff456f731 1049 }
<> 153:fa9ff456f731 1050 }
<> 153:fa9ff456f731 1051
<> 153:fa9ff456f731 1052 return count;
<> 153:fa9ff456f731 1053 }
<> 153:fa9ff456f731 1054 #endif // DEVICE_I2CSLAVE
<> 153:fa9ff456f731 1055
<> 153:fa9ff456f731 1056 #if DEVICE_I2C_ASYNCH
<> 153:fa9ff456f731 1057 /* ASYNCH MASTER API FUNCTIONS */
<> 153:fa9ff456f731 1058 void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c){
<> 153:fa9ff456f731 1059 /* Get object ptr based on handler ptr */
<> 153:fa9ff456f731 1060 i2c_t *obj = get_i2c_obj(hi2c);
<> 153:fa9ff456f731 1061 struct i2c_s *obj_s = I2C_S(obj);
<> 153:fa9ff456f731 1062 I2C_HandleTypeDef *handle = &(obj_s->handle);
<> 153:fa9ff456f731 1063
<> 153:fa9ff456f731 1064 /* Disable IT. Not always done before calling macro */
<> 153:fa9ff456f731 1065 __HAL_I2C_DISABLE_IT(handle, I2C_IT_ALL);
<> 153:fa9ff456f731 1066 i2c_ev_err_disable(obj);
<> 153:fa9ff456f731 1067
<> 153:fa9ff456f731 1068 /* Set event flag */
<> 153:fa9ff456f731 1069 obj_s->event = I2C_EVENT_ERROR;
<> 153:fa9ff456f731 1070 }
<> 153:fa9ff456f731 1071
<> 153:fa9ff456f731 1072 void i2c_transfer_asynch(i2c_t *obj, const void *tx, size_t tx_length, void *rx, size_t rx_length, uint32_t address, uint32_t stop, uint32_t handler, uint32_t event, DMAUsage hint) {
<> 153:fa9ff456f731 1073
<> 153:fa9ff456f731 1074 // TODO: DMA usage is currently ignored by this way
<> 153:fa9ff456f731 1075 (void) hint;
<> 153:fa9ff456f731 1076
<> 153:fa9ff456f731 1077 struct i2c_s *obj_s = I2C_S(obj);
<> 153:fa9ff456f731 1078 I2C_HandleTypeDef *handle = &(obj_s->handle);
<> 153:fa9ff456f731 1079
<> 153:fa9ff456f731 1080 /* Update object */
<> 153:fa9ff456f731 1081 obj->tx_buff.buffer = (void *)tx;
<> 153:fa9ff456f731 1082 obj->tx_buff.length = tx_length;
<> 153:fa9ff456f731 1083 obj->tx_buff.pos = 0;
<> 153:fa9ff456f731 1084 obj->tx_buff.width = 8;
<> 153:fa9ff456f731 1085
<> 153:fa9ff456f731 1086 obj->rx_buff.buffer = (void *)rx;
<> 153:fa9ff456f731 1087 obj->rx_buff.length = rx_length;
<> 153:fa9ff456f731 1088 obj->rx_buff.pos = SIZE_MAX;
<> 153:fa9ff456f731 1089 obj->rx_buff.width = 8;
<> 153:fa9ff456f731 1090
<> 153:fa9ff456f731 1091 obj_s->available_events = event;
<> 153:fa9ff456f731 1092 obj_s->event = 0;
<> 153:fa9ff456f731 1093 obj_s->address = address;
<> 153:fa9ff456f731 1094 obj_s->stop = stop;
<> 153:fa9ff456f731 1095
<> 153:fa9ff456f731 1096 i2c_ev_err_enable(obj, handler);
<> 153:fa9ff456f731 1097
<> 153:fa9ff456f731 1098 /* Set operation step depending if stop sending required or not */
<> 153:fa9ff456f731 1099 if ((tx_length && !rx_length) || (!tx_length && rx_length)) {
<> 153:fa9ff456f731 1100 if ((obj_s->XferOperation == I2C_FIRST_AND_LAST_FRAME) ||
<> 153:fa9ff456f731 1101 (obj_s->XferOperation == I2C_LAST_FRAME)) {
<> 153:fa9ff456f731 1102 if (stop)
<> 153:fa9ff456f731 1103 obj_s->XferOperation = I2C_FIRST_AND_LAST_FRAME;
<> 153:fa9ff456f731 1104 else
<> 153:fa9ff456f731 1105 obj_s->XferOperation = I2C_FIRST_FRAME;
<> 153:fa9ff456f731 1106 } else if ((obj_s->XferOperation == I2C_FIRST_FRAME) ||
<> 153:fa9ff456f731 1107 (obj_s->XferOperation == I2C_NEXT_FRAME)) {
<> 153:fa9ff456f731 1108 if (stop)
<> 153:fa9ff456f731 1109 obj_s->XferOperation = I2C_LAST_FRAME;
<> 153:fa9ff456f731 1110 else
<> 153:fa9ff456f731 1111 obj_s->XferOperation = I2C_NEXT_FRAME;
<> 153:fa9ff456f731 1112 }
<> 153:fa9ff456f731 1113
<> 153:fa9ff456f731 1114 if (tx_length > 0) {
<> 153:fa9ff456f731 1115 HAL_I2C_Master_Sequential_Transmit_IT(handle, address, (uint8_t*)tx, tx_length, obj_s->XferOperation);
<> 153:fa9ff456f731 1116 }
<> 153:fa9ff456f731 1117 if (rx_length > 0) {
<> 153:fa9ff456f731 1118 HAL_I2C_Master_Sequential_Receive_IT(handle, address, (uint8_t*)rx, rx_length, obj_s->XferOperation);
<> 153:fa9ff456f731 1119 }
<> 153:fa9ff456f731 1120 }
<> 153:fa9ff456f731 1121 else if (tx_length && rx_length) {
<> 153:fa9ff456f731 1122 /* Two steps operation, don't modify XferOperation, keep it for next step */
<> 153:fa9ff456f731 1123 if ((obj_s->XferOperation == I2C_FIRST_AND_LAST_FRAME) ||
<> 153:fa9ff456f731 1124 (obj_s->XferOperation == I2C_LAST_FRAME)) {
<> 153:fa9ff456f731 1125 HAL_I2C_Master_Sequential_Transmit_IT(handle, address, (uint8_t*)tx, tx_length, I2C_FIRST_FRAME);
<> 153:fa9ff456f731 1126 } else if ((obj_s->XferOperation == I2C_FIRST_FRAME) ||
<> 153:fa9ff456f731 1127 (obj_s->XferOperation == I2C_NEXT_FRAME)) {
<> 153:fa9ff456f731 1128 HAL_I2C_Master_Sequential_Transmit_IT(handle, address, (uint8_t*)tx, tx_length, I2C_NEXT_FRAME);
<> 153:fa9ff456f731 1129 }
<> 153:fa9ff456f731 1130 }
<> 153:fa9ff456f731 1131 }
<> 153:fa9ff456f731 1132
<> 153:fa9ff456f731 1133
<> 153:fa9ff456f731 1134 uint32_t i2c_irq_handler_asynch(i2c_t *obj) {
<> 153:fa9ff456f731 1135
<> 153:fa9ff456f731 1136 struct i2c_s *obj_s = I2C_S(obj);
<> 153:fa9ff456f731 1137 I2C_HandleTypeDef *handle = &(obj_s->handle);
<> 153:fa9ff456f731 1138
<> 153:fa9ff456f731 1139 HAL_I2C_EV_IRQHandler(handle);
<> 153:fa9ff456f731 1140 HAL_I2C_ER_IRQHandler(handle);
<> 153:fa9ff456f731 1141
<> 153:fa9ff456f731 1142 /* Return I2C event status */
<> 153:fa9ff456f731 1143 return (obj_s->event & obj_s->available_events);
<> 153:fa9ff456f731 1144 }
<> 153:fa9ff456f731 1145
<> 153:fa9ff456f731 1146 uint8_t i2c_active(i2c_t *obj) {
<> 153:fa9ff456f731 1147
<> 153:fa9ff456f731 1148 struct i2c_s *obj_s = I2C_S(obj);
<> 153:fa9ff456f731 1149 I2C_HandleTypeDef *handle = &(obj_s->handle);
<> 153:fa9ff456f731 1150
<> 153:fa9ff456f731 1151 if (handle->State == HAL_I2C_STATE_READY) {
<> 153:fa9ff456f731 1152 return 0;
<> 153:fa9ff456f731 1153 }
<> 153:fa9ff456f731 1154 else {
<> 153:fa9ff456f731 1155 return 1;
<> 153:fa9ff456f731 1156 }
<> 153:fa9ff456f731 1157 }
<> 153:fa9ff456f731 1158
<> 153:fa9ff456f731 1159 void i2c_abort_asynch(i2c_t *obj) {
<> 153:fa9ff456f731 1160
<> 153:fa9ff456f731 1161 struct i2c_s *obj_s = I2C_S(obj);
<> 153:fa9ff456f731 1162 I2C_HandleTypeDef *handle = &(obj_s->handle);
<> 153:fa9ff456f731 1163
<> 153:fa9ff456f731 1164 /* Abort HAL requires DevAddress, but is not used. Use Dummy */
<> 153:fa9ff456f731 1165 uint16_t Dummy_DevAddress = 0x00;
<> 153:fa9ff456f731 1166
<> 153:fa9ff456f731 1167 HAL_I2C_Master_Abort_IT(handle, Dummy_DevAddress);
<> 153:fa9ff456f731 1168 }
<> 153:fa9ff456f731 1169
<> 153:fa9ff456f731 1170 #endif // DEVICE_I2C_ASYNCH
<> 153:fa9ff456f731 1171
<> 153:fa9ff456f731 1172 #endif // DEVICE_I2C