Alessandro Angelino / target-mcu-k64f

Fork of target-mcu-k64f by Morpheus

Embed: (wiki syntax)

« Back to documentation index

_hw_fmc_dataw1snl Union Reference

_hw_fmc_dataw1snl Union Reference

HW_FMC_DATAW1SnL - Cache Data Storage (lower word) (RW) More...

#include <MK64F12_fmc.h>


Detailed Description

HW_FMC_DATAW1SnL - Cache Data Storage (lower word) (RW)

Reset value: 0x00000000U

The cache of 64-bit entries is a 4-way, set-associative cache with 4 sets. The ways are numbered 0-3 and the sets are numbered 0-3. In DATAWxSyU and DATAWxSyL, x denotes the way, y denotes the set, and U and L represent upper and lower word, respectively. This section represents data for the lower word (bits [31:0]) of all sets in the indicated way.

Definition at line 1652 of file MK64F12_fmc.h.