nRF51822 - Nordic stack and drivers for the mbed BLE API

Nordic Semiconductor » Code » nRF51822

Nordic stack and drivers for the mbed BLE API

Dependents: BLE_ANCS_SDAPI BLE_temperature BLE_HeartRate writable_gatt ... more

TARGET_MCU_NRF51822/sdk/source/device/nrf51_bitfields.h@638:c90ae1400bf2, 2016-09-14 (annotated)

Committer:: Vincent Coubard
Date:: Wed Sep 14 14:39:43 2016 +0100
Revision:: 638:c90ae1400bf2

Sync with bdab10dc0f90748b6989c8b577771bb403ca6bd8 from ARMmbed/mbed-os.

Who changed what in which revision?

User	Revision	Line number	New contents of line
Vincent Coubard	638:c90ae1400bf2	1	/*
Vincent Coubard	638:c90ae1400bf2	2	* Copyright (c) Nordic Semiconductor ASA
Vincent Coubard	638:c90ae1400bf2	3	* All rights reserved.
Vincent Coubard	638:c90ae1400bf2	4	*
Vincent Coubard	638:c90ae1400bf2	5	* Redistribution and use in source and binary forms, with or without modification,
Vincent Coubard	638:c90ae1400bf2	6	* are permitted provided that the following conditions are met:
Vincent Coubard	638:c90ae1400bf2	7	*
Vincent Coubard	638:c90ae1400bf2	8	* 1. Redistributions of source code must retain the above copyright notice, this
Vincent Coubard	638:c90ae1400bf2	9	* list of conditions and the following disclaimer.
Vincent Coubard	638:c90ae1400bf2	10	*
Vincent Coubard	638:c90ae1400bf2	11	* 2. Redistributions in binary form must reproduce the above copyright notice, this
Vincent Coubard	638:c90ae1400bf2	12	* list of conditions and the following disclaimer in the documentation and/or
Vincent Coubard	638:c90ae1400bf2	13	* other materials provided with the distribution.
Vincent Coubard	638:c90ae1400bf2	14	*
Vincent Coubard	638:c90ae1400bf2	15	* 3. Neither the name of Nordic Semiconductor ASA nor the names of other
Vincent Coubard	638:c90ae1400bf2	16	* contributors to this software may be used to endorse or promote products
Vincent Coubard	638:c90ae1400bf2	17	* derived from this software without specific prior written permission.
Vincent Coubard	638:c90ae1400bf2	18	*
Vincent Coubard	638:c90ae1400bf2	19	*
Vincent Coubard	638:c90ae1400bf2	20	* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
Vincent Coubard	638:c90ae1400bf2	21	* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
Vincent Coubard	638:c90ae1400bf2	22	* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
Vincent Coubard	638:c90ae1400bf2	23	* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
Vincent Coubard	638:c90ae1400bf2	24	* ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
Vincent Coubard	638:c90ae1400bf2	25	* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
Vincent Coubard	638:c90ae1400bf2	26	* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
Vincent Coubard	638:c90ae1400bf2	27	* ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
Vincent Coubard	638:c90ae1400bf2	28	* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
Vincent Coubard	638:c90ae1400bf2	29	* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
Vincent Coubard	638:c90ae1400bf2	30	*
Vincent Coubard	638:c90ae1400bf2	31	*/
Vincent Coubard	638:c90ae1400bf2	32	#ifndef __NRF51_BITS_H
Vincent Coubard	638:c90ae1400bf2	33	#define __NRF51_BITS_H
Vincent Coubard	638:c90ae1400bf2	34
Vincent Coubard	638:c90ae1400bf2	35	/lint ++flb "Enter library region" /
Vincent Coubard	638:c90ae1400bf2	36
Vincent Coubard	638:c90ae1400bf2	37	/* Peripheral: AAR */
Vincent Coubard	638:c90ae1400bf2	38	/* Description: Accelerated Address Resolver. */
Vincent Coubard	638:c90ae1400bf2	39
Vincent Coubard	638:c90ae1400bf2	40	/* Register: AAR_INTENSET */
Vincent Coubard	638:c90ae1400bf2	41	/* Description: Interrupt enable set register. */
Vincent Coubard	638:c90ae1400bf2	42
Vincent Coubard	638:c90ae1400bf2	43	/* Bit 2 : Enable interrupt on NOTRESOLVED event. */
Vincent Coubard	638:c90ae1400bf2	44	#define AAR_INTENSET_NOTRESOLVED_Pos (2UL) /!< Position of NOTRESOLVED field. /
Vincent Coubard	638:c90ae1400bf2	45	#define AAR_INTENSET_NOTRESOLVED_Msk (0x1UL << AAR_INTENSET_NOTRESOLVED_Pos) /!< Bit mask of NOTRESOLVED field. /
Vincent Coubard	638:c90ae1400bf2	46	#define AAR_INTENSET_NOTRESOLVED_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	47	#define AAR_INTENSET_NOTRESOLVED_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	48	#define AAR_INTENSET_NOTRESOLVED_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	49
Vincent Coubard	638:c90ae1400bf2	50	/* Bit 1 : Enable interrupt on RESOLVED event. */
Vincent Coubard	638:c90ae1400bf2	51	#define AAR_INTENSET_RESOLVED_Pos (1UL) /!< Position of RESOLVED field. /
Vincent Coubard	638:c90ae1400bf2	52	#define AAR_INTENSET_RESOLVED_Msk (0x1UL << AAR_INTENSET_RESOLVED_Pos) /!< Bit mask of RESOLVED field. /
Vincent Coubard	638:c90ae1400bf2	53	#define AAR_INTENSET_RESOLVED_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	54	#define AAR_INTENSET_RESOLVED_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	55	#define AAR_INTENSET_RESOLVED_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	56
Vincent Coubard	638:c90ae1400bf2	57	/* Bit 0 : Enable interrupt on END event. */
Vincent Coubard	638:c90ae1400bf2	58	#define AAR_INTENSET_END_Pos (0UL) /!< Position of END field. /
Vincent Coubard	638:c90ae1400bf2	59	#define AAR_INTENSET_END_Msk (0x1UL << AAR_INTENSET_END_Pos) /!< Bit mask of END field. /
Vincent Coubard	638:c90ae1400bf2	60	#define AAR_INTENSET_END_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	61	#define AAR_INTENSET_END_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	62	#define AAR_INTENSET_END_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	63
Vincent Coubard	638:c90ae1400bf2	64	/* Register: AAR_INTENCLR */
Vincent Coubard	638:c90ae1400bf2	65	/* Description: Interrupt enable clear register. */
Vincent Coubard	638:c90ae1400bf2	66
Vincent Coubard	638:c90ae1400bf2	67	/* Bit 2 : Disable interrupt on NOTRESOLVED event. */
Vincent Coubard	638:c90ae1400bf2	68	#define AAR_INTENCLR_NOTRESOLVED_Pos (2UL) /!< Position of NOTRESOLVED field. /
Vincent Coubard	638:c90ae1400bf2	69	#define AAR_INTENCLR_NOTRESOLVED_Msk (0x1UL << AAR_INTENCLR_NOTRESOLVED_Pos) /!< Bit mask of NOTRESOLVED field. /
Vincent Coubard	638:c90ae1400bf2	70	#define AAR_INTENCLR_NOTRESOLVED_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	71	#define AAR_INTENCLR_NOTRESOLVED_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	72	#define AAR_INTENCLR_NOTRESOLVED_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	73
Vincent Coubard	638:c90ae1400bf2	74	/* Bit 1 : Disable interrupt on RESOLVED event. */
Vincent Coubard	638:c90ae1400bf2	75	#define AAR_INTENCLR_RESOLVED_Pos (1UL) /!< Position of RESOLVED field. /
Vincent Coubard	638:c90ae1400bf2	76	#define AAR_INTENCLR_RESOLVED_Msk (0x1UL << AAR_INTENCLR_RESOLVED_Pos) /!< Bit mask of RESOLVED field. /
Vincent Coubard	638:c90ae1400bf2	77	#define AAR_INTENCLR_RESOLVED_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	78	#define AAR_INTENCLR_RESOLVED_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	79	#define AAR_INTENCLR_RESOLVED_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	80
Vincent Coubard	638:c90ae1400bf2	81	/* Bit 0 : Disable interrupt on ENDKSGEN event. */
Vincent Coubard	638:c90ae1400bf2	82	#define AAR_INTENCLR_END_Pos (0UL) /!< Position of END field. /
Vincent Coubard	638:c90ae1400bf2	83	#define AAR_INTENCLR_END_Msk (0x1UL << AAR_INTENCLR_END_Pos) /!< Bit mask of END field. /
Vincent Coubard	638:c90ae1400bf2	84	#define AAR_INTENCLR_END_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	85	#define AAR_INTENCLR_END_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	86	#define AAR_INTENCLR_END_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	87
Vincent Coubard	638:c90ae1400bf2	88	/* Register: AAR_STATUS */
Vincent Coubard	638:c90ae1400bf2	89	/* Description: Resolution status. */
Vincent Coubard	638:c90ae1400bf2	90
Vincent Coubard	638:c90ae1400bf2	91	/* Bits 3..0 : The IRK used last time an address was resolved. */
Vincent Coubard	638:c90ae1400bf2	92	#define AAR_STATUS_STATUS_Pos (0UL) /!< Position of STATUS field. /
Vincent Coubard	638:c90ae1400bf2	93	#define AAR_STATUS_STATUS_Msk (0xFUL << AAR_STATUS_STATUS_Pos) /!< Bit mask of STATUS field. /
Vincent Coubard	638:c90ae1400bf2	94
Vincent Coubard	638:c90ae1400bf2	95	/* Register: AAR_ENABLE */
Vincent Coubard	638:c90ae1400bf2	96	/* Description: Enable AAR. */
Vincent Coubard	638:c90ae1400bf2	97
Vincent Coubard	638:c90ae1400bf2	98	/* Bits 1..0 : Enable AAR. */
Vincent Coubard	638:c90ae1400bf2	99	#define AAR_ENABLE_ENABLE_Pos (0UL) /!< Position of ENABLE field. /
Vincent Coubard	638:c90ae1400bf2	100	#define AAR_ENABLE_ENABLE_Msk (0x3UL << AAR_ENABLE_ENABLE_Pos) /!< Bit mask of ENABLE field. /
Vincent Coubard	638:c90ae1400bf2	101	#define AAR_ENABLE_ENABLE_Disabled (0x00UL) /!< Disabled AAR. /
Vincent Coubard	638:c90ae1400bf2	102	#define AAR_ENABLE_ENABLE_Enabled (0x03UL) /!< Enable AAR. /
Vincent Coubard	638:c90ae1400bf2	103
Vincent Coubard	638:c90ae1400bf2	104	/* Register: AAR_NIRK */
Vincent Coubard	638:c90ae1400bf2	105	/* Description: Number of Identity root Keys in the IRK data structure. */
Vincent Coubard	638:c90ae1400bf2	106
Vincent Coubard	638:c90ae1400bf2	107	/* Bits 4..0 : Number of Identity root Keys in the IRK data structure. */
Vincent Coubard	638:c90ae1400bf2	108	#define AAR_NIRK_NIRK_Pos (0UL) /!< Position of NIRK field. /
Vincent Coubard	638:c90ae1400bf2	109	#define AAR_NIRK_NIRK_Msk (0x1FUL << AAR_NIRK_NIRK_Pos) /!< Bit mask of NIRK field. /
Vincent Coubard	638:c90ae1400bf2	110
Vincent Coubard	638:c90ae1400bf2	111	/* Register: AAR_POWER */
Vincent Coubard	638:c90ae1400bf2	112	/* Description: Peripheral power control. */
Vincent Coubard	638:c90ae1400bf2	113
Vincent Coubard	638:c90ae1400bf2	114	/* Bit 0 : Peripheral power control. */
Vincent Coubard	638:c90ae1400bf2	115	#define AAR_POWER_POWER_Pos (0UL) /!< Position of POWER field. /
Vincent Coubard	638:c90ae1400bf2	116	#define AAR_POWER_POWER_Msk (0x1UL << AAR_POWER_POWER_Pos) /!< Bit mask of POWER field. /
Vincent Coubard	638:c90ae1400bf2	117	#define AAR_POWER_POWER_Disabled (0UL) /!< Module power disabled. /
Vincent Coubard	638:c90ae1400bf2	118	#define AAR_POWER_POWER_Enabled (1UL) /!< Module power enabled. /
Vincent Coubard	638:c90ae1400bf2	119
Vincent Coubard	638:c90ae1400bf2	120
Vincent Coubard	638:c90ae1400bf2	121	/* Peripheral: ADC */
Vincent Coubard	638:c90ae1400bf2	122	/* Description: Analog to digital converter. */
Vincent Coubard	638:c90ae1400bf2	123
Vincent Coubard	638:c90ae1400bf2	124	/* Register: ADC_INTENSET */
Vincent Coubard	638:c90ae1400bf2	125	/* Description: Interrupt enable set register. */
Vincent Coubard	638:c90ae1400bf2	126
Vincent Coubard	638:c90ae1400bf2	127	/* Bit 0 : Enable interrupt on END event. */
Vincent Coubard	638:c90ae1400bf2	128	#define ADC_INTENSET_END_Pos (0UL) /!< Position of END field. /
Vincent Coubard	638:c90ae1400bf2	129	#define ADC_INTENSET_END_Msk (0x1UL << ADC_INTENSET_END_Pos) /!< Bit mask of END field. /
Vincent Coubard	638:c90ae1400bf2	130	#define ADC_INTENSET_END_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	131	#define ADC_INTENSET_END_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	132	#define ADC_INTENSET_END_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	133
Vincent Coubard	638:c90ae1400bf2	134	/* Register: ADC_INTENCLR */
Vincent Coubard	638:c90ae1400bf2	135	/* Description: Interrupt enable clear register. */
Vincent Coubard	638:c90ae1400bf2	136
Vincent Coubard	638:c90ae1400bf2	137	/* Bit 0 : Disable interrupt on END event. */
Vincent Coubard	638:c90ae1400bf2	138	#define ADC_INTENCLR_END_Pos (0UL) /!< Position of END field. /
Vincent Coubard	638:c90ae1400bf2	139	#define ADC_INTENCLR_END_Msk (0x1UL << ADC_INTENCLR_END_Pos) /!< Bit mask of END field. /
Vincent Coubard	638:c90ae1400bf2	140	#define ADC_INTENCLR_END_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	141	#define ADC_INTENCLR_END_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	142	#define ADC_INTENCLR_END_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	143
Vincent Coubard	638:c90ae1400bf2	144	/* Register: ADC_BUSY */
Vincent Coubard	638:c90ae1400bf2	145	/* Description: ADC busy register. */
Vincent Coubard	638:c90ae1400bf2	146
Vincent Coubard	638:c90ae1400bf2	147	/* Bit 0 : ADC busy register. */
Vincent Coubard	638:c90ae1400bf2	148	#define ADC_BUSY_BUSY_Pos (0UL) /!< Position of BUSY field. /
Vincent Coubard	638:c90ae1400bf2	149	#define ADC_BUSY_BUSY_Msk (0x1UL << ADC_BUSY_BUSY_Pos) /!< Bit mask of BUSY field. /
Vincent Coubard	638:c90ae1400bf2	150	#define ADC_BUSY_BUSY_Ready (0UL) /!< No ongoing ADC conversion is taking place. ADC is ready. /
Vincent Coubard	638:c90ae1400bf2	151	#define ADC_BUSY_BUSY_Busy (1UL) /!< An ADC conversion is taking place. ADC is busy. /
Vincent Coubard	638:c90ae1400bf2	152
Vincent Coubard	638:c90ae1400bf2	153	/* Register: ADC_ENABLE */
Vincent Coubard	638:c90ae1400bf2	154	/* Description: ADC enable. */
Vincent Coubard	638:c90ae1400bf2	155
Vincent Coubard	638:c90ae1400bf2	156	/* Bits 1..0 : ADC enable. */
Vincent Coubard	638:c90ae1400bf2	157	#define ADC_ENABLE_ENABLE_Pos (0UL) /!< Position of ENABLE field. /
Vincent Coubard	638:c90ae1400bf2	158	#define ADC_ENABLE_ENABLE_Msk (0x3UL << ADC_ENABLE_ENABLE_Pos) /!< Bit mask of ENABLE field. /
Vincent Coubard	638:c90ae1400bf2	159	#define ADC_ENABLE_ENABLE_Disabled (0x00UL) /!< ADC is disabled. /
Vincent Coubard	638:c90ae1400bf2	160	#define ADC_ENABLE_ENABLE_Enabled (0x01UL) /!< ADC is enabled. If an analog input pin is selected as source of the conversion, the selected pin is configured as an analog input. /
Vincent Coubard	638:c90ae1400bf2	161
Vincent Coubard	638:c90ae1400bf2	162	/* Register: ADC_CONFIG */
Vincent Coubard	638:c90ae1400bf2	163	/* Description: ADC configuration register. */
Vincent Coubard	638:c90ae1400bf2	164
Vincent Coubard	638:c90ae1400bf2	165	/* Bits 17..16 : ADC external reference pin selection. */
Vincent Coubard	638:c90ae1400bf2	166	#define ADC_CONFIG_EXTREFSEL_Pos (16UL) /!< Position of EXTREFSEL field. /
Vincent Coubard	638:c90ae1400bf2	167	#define ADC_CONFIG_EXTREFSEL_Msk (0x3UL << ADC_CONFIG_EXTREFSEL_Pos) /!< Bit mask of EXTREFSEL field. /
Vincent Coubard	638:c90ae1400bf2	168	#define ADC_CONFIG_EXTREFSEL_None (0UL) /!< Analog external reference inputs disabled. /
Vincent Coubard	638:c90ae1400bf2	169	#define ADC_CONFIG_EXTREFSEL_AnalogReference0 (1UL) /!< Use analog reference 0 as reference. /
Vincent Coubard	638:c90ae1400bf2	170	#define ADC_CONFIG_EXTREFSEL_AnalogReference1 (2UL) /!< Use analog reference 1 as reference. /
Vincent Coubard	638:c90ae1400bf2	171
Vincent Coubard	638:c90ae1400bf2	172	/* Bits 15..8 : ADC analog pin selection. */
Vincent Coubard	638:c90ae1400bf2	173	#define ADC_CONFIG_PSEL_Pos (8UL) /!< Position of PSEL field. /
Vincent Coubard	638:c90ae1400bf2	174	#define ADC_CONFIG_PSEL_Msk (0xFFUL << ADC_CONFIG_PSEL_Pos) /!< Bit mask of PSEL field. /
Vincent Coubard	638:c90ae1400bf2	175	#define ADC_CONFIG_PSEL_Disabled (0UL) /!< Analog input pins disabled. /
Vincent Coubard	638:c90ae1400bf2	176	#define ADC_CONFIG_PSEL_AnalogInput0 (1UL) /!< Use analog input 0 as analog input. /
Vincent Coubard	638:c90ae1400bf2	177	#define ADC_CONFIG_PSEL_AnalogInput1 (2UL) /!< Use analog input 1 as analog input. /
Vincent Coubard	638:c90ae1400bf2	178	#define ADC_CONFIG_PSEL_AnalogInput2 (4UL) /!< Use analog input 2 as analog input. /
Vincent Coubard	638:c90ae1400bf2	179	#define ADC_CONFIG_PSEL_AnalogInput3 (8UL) /!< Use analog input 3 as analog input. /
Vincent Coubard	638:c90ae1400bf2	180	#define ADC_CONFIG_PSEL_AnalogInput4 (16UL) /!< Use analog input 4 as analog input. /
Vincent Coubard	638:c90ae1400bf2	181	#define ADC_CONFIG_PSEL_AnalogInput5 (32UL) /!< Use analog input 5 as analog input. /
Vincent Coubard	638:c90ae1400bf2	182	#define ADC_CONFIG_PSEL_AnalogInput6 (64UL) /!< Use analog input 6 as analog input. /
Vincent Coubard	638:c90ae1400bf2	183	#define ADC_CONFIG_PSEL_AnalogInput7 (128UL) /!< Use analog input 7 as analog input. /
Vincent Coubard	638:c90ae1400bf2	184
Vincent Coubard	638:c90ae1400bf2	185	/* Bits 6..5 : ADC reference selection. */
Vincent Coubard	638:c90ae1400bf2	186	#define ADC_CONFIG_REFSEL_Pos (5UL) /!< Position of REFSEL field. /
Vincent Coubard	638:c90ae1400bf2	187	#define ADC_CONFIG_REFSEL_Msk (0x3UL << ADC_CONFIG_REFSEL_Pos) /!< Bit mask of REFSEL field. /
Vincent Coubard	638:c90ae1400bf2	188	#define ADC_CONFIG_REFSEL_VBG (0x00UL) /!< Use internal 1.2V bandgap voltage as reference for conversion. /
Vincent Coubard	638:c90ae1400bf2	189	#define ADC_CONFIG_REFSEL_External (0x01UL) /!< Use external source configured by EXTREFSEL as reference for conversion. /
Vincent Coubard	638:c90ae1400bf2	190	#define ADC_CONFIG_REFSEL_SupplyOneHalfPrescaling (0x02UL) /!< Use supply voltage with 1/2 prescaling as reference for conversion. Only usable when supply voltage is between 1.7V and 2.6V. /
Vincent Coubard	638:c90ae1400bf2	191	#define ADC_CONFIG_REFSEL_SupplyOneThirdPrescaling (0x03UL) /!< Use supply voltage with 1/3 prescaling as reference for conversion. Only usable when supply voltage is between 2.5V and 3.6V. /
Vincent Coubard	638:c90ae1400bf2	192
Vincent Coubard	638:c90ae1400bf2	193	/* Bits 4..2 : ADC input selection. */
Vincent Coubard	638:c90ae1400bf2	194	#define ADC_CONFIG_INPSEL_Pos (2UL) /!< Position of INPSEL field. /
Vincent Coubard	638:c90ae1400bf2	195	#define ADC_CONFIG_INPSEL_Msk (0x7UL << ADC_CONFIG_INPSEL_Pos) /!< Bit mask of INPSEL field. /
Vincent Coubard	638:c90ae1400bf2	196	#define ADC_CONFIG_INPSEL_AnalogInputNoPrescaling (0x00UL) /!< Analog input specified by PSEL with no prescaling used as input for the conversion. /
Vincent Coubard	638:c90ae1400bf2	197	#define ADC_CONFIG_INPSEL_AnalogInputTwoThirdsPrescaling (0x01UL) /!< Analog input specified by PSEL with 2/3 prescaling used as input for the conversion. /
Vincent Coubard	638:c90ae1400bf2	198	#define ADC_CONFIG_INPSEL_AnalogInputOneThirdPrescaling (0x02UL) /!< Analog input specified by PSEL with 1/3 prescaling used as input for the conversion. /
Vincent Coubard	638:c90ae1400bf2	199	#define ADC_CONFIG_INPSEL_SupplyTwoThirdsPrescaling (0x05UL) /!< Supply voltage with 2/3 prescaling used as input for the conversion. /
Vincent Coubard	638:c90ae1400bf2	200	#define ADC_CONFIG_INPSEL_SupplyOneThirdPrescaling (0x06UL) /!< Supply voltage with 1/3 prescaling used as input for the conversion. /
Vincent Coubard	638:c90ae1400bf2	201
Vincent Coubard	638:c90ae1400bf2	202	/* Bits 1..0 : ADC resolution. */
Vincent Coubard	638:c90ae1400bf2	203	#define ADC_CONFIG_RES_Pos (0UL) /!< Position of RES field. /
Vincent Coubard	638:c90ae1400bf2	204	#define ADC_CONFIG_RES_Msk (0x3UL << ADC_CONFIG_RES_Pos) /!< Bit mask of RES field. /
Vincent Coubard	638:c90ae1400bf2	205	#define ADC_CONFIG_RES_8bit (0x00UL) /!< 8bit ADC resolution. /
Vincent Coubard	638:c90ae1400bf2	206	#define ADC_CONFIG_RES_9bit (0x01UL) /!< 9bit ADC resolution. /
Vincent Coubard	638:c90ae1400bf2	207	#define ADC_CONFIG_RES_10bit (0x02UL) /!< 10bit ADC resolution. /
Vincent Coubard	638:c90ae1400bf2	208
Vincent Coubard	638:c90ae1400bf2	209	/* Register: ADC_RESULT */
Vincent Coubard	638:c90ae1400bf2	210	/* Description: Result of ADC conversion. */
Vincent Coubard	638:c90ae1400bf2	211
Vincent Coubard	638:c90ae1400bf2	212	/* Bits 9..0 : Result of ADC conversion. */
Vincent Coubard	638:c90ae1400bf2	213	#define ADC_RESULT_RESULT_Pos (0UL) /!< Position of RESULT field. /
Vincent Coubard	638:c90ae1400bf2	214	#define ADC_RESULT_RESULT_Msk (0x3FFUL << ADC_RESULT_RESULT_Pos) /!< Bit mask of RESULT field. /
Vincent Coubard	638:c90ae1400bf2	215
Vincent Coubard	638:c90ae1400bf2	216	/* Register: ADC_POWER */
Vincent Coubard	638:c90ae1400bf2	217	/* Description: Peripheral power control. */
Vincent Coubard	638:c90ae1400bf2	218
Vincent Coubard	638:c90ae1400bf2	219	/* Bit 0 : Peripheral power control. */
Vincent Coubard	638:c90ae1400bf2	220	#define ADC_POWER_POWER_Pos (0UL) /!< Position of POWER field. /
Vincent Coubard	638:c90ae1400bf2	221	#define ADC_POWER_POWER_Msk (0x1UL << ADC_POWER_POWER_Pos) /!< Bit mask of POWER field. /
Vincent Coubard	638:c90ae1400bf2	222	#define ADC_POWER_POWER_Disabled (0UL) /!< Module power disabled. /
Vincent Coubard	638:c90ae1400bf2	223	#define ADC_POWER_POWER_Enabled (1UL) /!< Module power enabled. /
Vincent Coubard	638:c90ae1400bf2	224
Vincent Coubard	638:c90ae1400bf2	225
Vincent Coubard	638:c90ae1400bf2	226	/* Peripheral: AMLI */
Vincent Coubard	638:c90ae1400bf2	227	/* Description: AHB Multi-Layer Interface. */
Vincent Coubard	638:c90ae1400bf2	228
Vincent Coubard	638:c90ae1400bf2	229	/* Register: AMLI_RAMPRI_CPU0 */
Vincent Coubard	638:c90ae1400bf2	230	/* Description: Configurable priority configuration register for CPU0. */
Vincent Coubard	638:c90ae1400bf2	231
Vincent Coubard	638:c90ae1400bf2	232	/* Bits 31..28 : Configuration field for RAM block 7. */
Vincent Coubard	638:c90ae1400bf2	233	#define AMLI_RAMPRI_CPU0_RAM7_Pos (28UL) /!< Position of RAM7 field. /
Vincent Coubard	638:c90ae1400bf2	234	#define AMLI_RAMPRI_CPU0_RAM7_Msk (0xFUL << AMLI_RAMPRI_CPU0_RAM7_Pos) /!< Bit mask of RAM7 field. /
Vincent Coubard	638:c90ae1400bf2	235	#define AMLI_RAMPRI_CPU0_RAM7_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	236	#define AMLI_RAMPRI_CPU0_RAM7_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	237	#define AMLI_RAMPRI_CPU0_RAM7_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	238	#define AMLI_RAMPRI_CPU0_RAM7_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	239	#define AMLI_RAMPRI_CPU0_RAM7_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	240	#define AMLI_RAMPRI_CPU0_RAM7_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	241	#define AMLI_RAMPRI_CPU0_RAM7_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	242	#define AMLI_RAMPRI_CPU0_RAM7_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	243
Vincent Coubard	638:c90ae1400bf2	244	/* Bits 27..24 : Configuration field for RAM block 6. */
Vincent Coubard	638:c90ae1400bf2	245	#define AMLI_RAMPRI_CPU0_RAM6_Pos (24UL) /!< Position of RAM6 field. /
Vincent Coubard	638:c90ae1400bf2	246	#define AMLI_RAMPRI_CPU0_RAM6_Msk (0xFUL << AMLI_RAMPRI_CPU0_RAM6_Pos) /!< Bit mask of RAM6 field. /
Vincent Coubard	638:c90ae1400bf2	247	#define AMLI_RAMPRI_CPU0_RAM6_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	248	#define AMLI_RAMPRI_CPU0_RAM6_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	249	#define AMLI_RAMPRI_CPU0_RAM6_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	250	#define AMLI_RAMPRI_CPU0_RAM6_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	251	#define AMLI_RAMPRI_CPU0_RAM6_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	252	#define AMLI_RAMPRI_CPU0_RAM6_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	253	#define AMLI_RAMPRI_CPU0_RAM6_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	254	#define AMLI_RAMPRI_CPU0_RAM6_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	255
Vincent Coubard	638:c90ae1400bf2	256	/* Bits 23..20 : Configuration field for RAM block 5. */
Vincent Coubard	638:c90ae1400bf2	257	#define AMLI_RAMPRI_CPU0_RAM5_Pos (20UL) /!< Position of RAM5 field. /
Vincent Coubard	638:c90ae1400bf2	258	#define AMLI_RAMPRI_CPU0_RAM5_Msk (0xFUL << AMLI_RAMPRI_CPU0_RAM5_Pos) /!< Bit mask of RAM5 field. /
Vincent Coubard	638:c90ae1400bf2	259	#define AMLI_RAMPRI_CPU0_RAM5_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	260	#define AMLI_RAMPRI_CPU0_RAM5_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	261	#define AMLI_RAMPRI_CPU0_RAM5_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	262	#define AMLI_RAMPRI_CPU0_RAM5_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	263	#define AMLI_RAMPRI_CPU0_RAM5_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	264	#define AMLI_RAMPRI_CPU0_RAM5_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	265	#define AMLI_RAMPRI_CPU0_RAM5_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	266	#define AMLI_RAMPRI_CPU0_RAM5_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	267
Vincent Coubard	638:c90ae1400bf2	268	/* Bits 19..16 : Configuration field for RAM block 4. */
Vincent Coubard	638:c90ae1400bf2	269	#define AMLI_RAMPRI_CPU0_RAM4_Pos (16UL) /!< Position of RAM4 field. /
Vincent Coubard	638:c90ae1400bf2	270	#define AMLI_RAMPRI_CPU0_RAM4_Msk (0xFUL << AMLI_RAMPRI_CPU0_RAM4_Pos) /!< Bit mask of RAM4 field. /
Vincent Coubard	638:c90ae1400bf2	271	#define AMLI_RAMPRI_CPU0_RAM4_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	272	#define AMLI_RAMPRI_CPU0_RAM4_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	273	#define AMLI_RAMPRI_CPU0_RAM4_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	274	#define AMLI_RAMPRI_CPU0_RAM4_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	275	#define AMLI_RAMPRI_CPU0_RAM4_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	276	#define AMLI_RAMPRI_CPU0_RAM4_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	277	#define AMLI_RAMPRI_CPU0_RAM4_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	278	#define AMLI_RAMPRI_CPU0_RAM4_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	279
Vincent Coubard	638:c90ae1400bf2	280	/* Bits 15..12 : Configuration field for RAM block 3. */
Vincent Coubard	638:c90ae1400bf2	281	#define AMLI_RAMPRI_CPU0_RAM3_Pos (12UL) /!< Position of RAM3 field. /
Vincent Coubard	638:c90ae1400bf2	282	#define AMLI_RAMPRI_CPU0_RAM3_Msk (0xFUL << AMLI_RAMPRI_CPU0_RAM3_Pos) /!< Bit mask of RAM3 field. /
Vincent Coubard	638:c90ae1400bf2	283	#define AMLI_RAMPRI_CPU0_RAM3_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	284	#define AMLI_RAMPRI_CPU0_RAM3_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	285	#define AMLI_RAMPRI_CPU0_RAM3_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	286	#define AMLI_RAMPRI_CPU0_RAM3_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	287	#define AMLI_RAMPRI_CPU0_RAM3_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	288	#define AMLI_RAMPRI_CPU0_RAM3_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	289	#define AMLI_RAMPRI_CPU0_RAM3_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	290	#define AMLI_RAMPRI_CPU0_RAM3_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	291
Vincent Coubard	638:c90ae1400bf2	292	/* Bits 11..8 : Configuration field for RAM block 2. */
Vincent Coubard	638:c90ae1400bf2	293	#define AMLI_RAMPRI_CPU0_RAM2_Pos (8UL) /!< Position of RAM2 field. /
Vincent Coubard	638:c90ae1400bf2	294	#define AMLI_RAMPRI_CPU0_RAM2_Msk (0xFUL << AMLI_RAMPRI_CPU0_RAM2_Pos) /!< Bit mask of RAM2 field. /
Vincent Coubard	638:c90ae1400bf2	295	#define AMLI_RAMPRI_CPU0_RAM2_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	296	#define AMLI_RAMPRI_CPU0_RAM2_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	297	#define AMLI_RAMPRI_CPU0_RAM2_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	298	#define AMLI_RAMPRI_CPU0_RAM2_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	299	#define AMLI_RAMPRI_CPU0_RAM2_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	300	#define AMLI_RAMPRI_CPU0_RAM2_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	301	#define AMLI_RAMPRI_CPU0_RAM2_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	302	#define AMLI_RAMPRI_CPU0_RAM2_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	303
Vincent Coubard	638:c90ae1400bf2	304	/* Bits 7..4 : Configuration field for RAM block 1. */
Vincent Coubard	638:c90ae1400bf2	305	#define AMLI_RAMPRI_CPU0_RAM1_Pos (4UL) /!< Position of RAM1 field. /
Vincent Coubard	638:c90ae1400bf2	306	#define AMLI_RAMPRI_CPU0_RAM1_Msk (0xFUL << AMLI_RAMPRI_CPU0_RAM1_Pos) /!< Bit mask of RAM1 field. /
Vincent Coubard	638:c90ae1400bf2	307	#define AMLI_RAMPRI_CPU0_RAM1_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	308	#define AMLI_RAMPRI_CPU0_RAM1_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	309	#define AMLI_RAMPRI_CPU0_RAM1_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	310	#define AMLI_RAMPRI_CPU0_RAM1_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	311	#define AMLI_RAMPRI_CPU0_RAM1_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	312	#define AMLI_RAMPRI_CPU0_RAM1_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	313	#define AMLI_RAMPRI_CPU0_RAM1_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	314	#define AMLI_RAMPRI_CPU0_RAM1_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	315
Vincent Coubard	638:c90ae1400bf2	316	/* Bits 3..0 : Configuration field for RAM block 0. */
Vincent Coubard	638:c90ae1400bf2	317	#define AMLI_RAMPRI_CPU0_RAM0_Pos (0UL) /!< Position of RAM0 field. /
Vincent Coubard	638:c90ae1400bf2	318	#define AMLI_RAMPRI_CPU0_RAM0_Msk (0xFUL << AMLI_RAMPRI_CPU0_RAM0_Pos) /!< Bit mask of RAM0 field. /
Vincent Coubard	638:c90ae1400bf2	319	#define AMLI_RAMPRI_CPU0_RAM0_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	320	#define AMLI_RAMPRI_CPU0_RAM0_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	321	#define AMLI_RAMPRI_CPU0_RAM0_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	322	#define AMLI_RAMPRI_CPU0_RAM0_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	323	#define AMLI_RAMPRI_CPU0_RAM0_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	324	#define AMLI_RAMPRI_CPU0_RAM0_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	325	#define AMLI_RAMPRI_CPU0_RAM0_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	326	#define AMLI_RAMPRI_CPU0_RAM0_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	327
Vincent Coubard	638:c90ae1400bf2	328	/* Register: AMLI_RAMPRI_SPIS1 */
Vincent Coubard	638:c90ae1400bf2	329	/* Description: Configurable priority configuration register for SPIS1. */
Vincent Coubard	638:c90ae1400bf2	330
Vincent Coubard	638:c90ae1400bf2	331	/* Bits 31..28 : Configuration field for RAM block 7. */
Vincent Coubard	638:c90ae1400bf2	332	#define AMLI_RAMPRI_SPIS1_RAM7_Pos (28UL) /!< Position of RAM7 field. /
Vincent Coubard	638:c90ae1400bf2	333	#define AMLI_RAMPRI_SPIS1_RAM7_Msk (0xFUL << AMLI_RAMPRI_SPIS1_RAM7_Pos) /!< Bit mask of RAM7 field. /
Vincent Coubard	638:c90ae1400bf2	334	#define AMLI_RAMPRI_SPIS1_RAM7_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	335	#define AMLI_RAMPRI_SPIS1_RAM7_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	336	#define AMLI_RAMPRI_SPIS1_RAM7_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	337	#define AMLI_RAMPRI_SPIS1_RAM7_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	338	#define AMLI_RAMPRI_SPIS1_RAM7_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	339	#define AMLI_RAMPRI_SPIS1_RAM7_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	340	#define AMLI_RAMPRI_SPIS1_RAM7_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	341	#define AMLI_RAMPRI_SPIS1_RAM7_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	342
Vincent Coubard	638:c90ae1400bf2	343	/* Bits 27..24 : Configuration field for RAM block 6. */
Vincent Coubard	638:c90ae1400bf2	344	#define AMLI_RAMPRI_SPIS1_RAM6_Pos (24UL) /!< Position of RAM6 field. /
Vincent Coubard	638:c90ae1400bf2	345	#define AMLI_RAMPRI_SPIS1_RAM6_Msk (0xFUL << AMLI_RAMPRI_SPIS1_RAM6_Pos) /!< Bit mask of RAM6 field. /
Vincent Coubard	638:c90ae1400bf2	346	#define AMLI_RAMPRI_SPIS1_RAM6_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	347	#define AMLI_RAMPRI_SPIS1_RAM6_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	348	#define AMLI_RAMPRI_SPIS1_RAM6_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	349	#define AMLI_RAMPRI_SPIS1_RAM6_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	350	#define AMLI_RAMPRI_SPIS1_RAM6_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	351	#define AMLI_RAMPRI_SPIS1_RAM6_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	352	#define AMLI_RAMPRI_SPIS1_RAM6_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	353	#define AMLI_RAMPRI_SPIS1_RAM6_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	354
Vincent Coubard	638:c90ae1400bf2	355	/* Bits 23..20 : Configuration field for RAM block 5. */
Vincent Coubard	638:c90ae1400bf2	356	#define AMLI_RAMPRI_SPIS1_RAM5_Pos (20UL) /!< Position of RAM5 field. /
Vincent Coubard	638:c90ae1400bf2	357	#define AMLI_RAMPRI_SPIS1_RAM5_Msk (0xFUL << AMLI_RAMPRI_SPIS1_RAM5_Pos) /!< Bit mask of RAM5 field. /
Vincent Coubard	638:c90ae1400bf2	358	#define AMLI_RAMPRI_SPIS1_RAM5_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	359	#define AMLI_RAMPRI_SPIS1_RAM5_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	360	#define AMLI_RAMPRI_SPIS1_RAM5_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	361	#define AMLI_RAMPRI_SPIS1_RAM5_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	362	#define AMLI_RAMPRI_SPIS1_RAM5_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	363	#define AMLI_RAMPRI_SPIS1_RAM5_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	364	#define AMLI_RAMPRI_SPIS1_RAM5_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	365	#define AMLI_RAMPRI_SPIS1_RAM5_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	366
Vincent Coubard	638:c90ae1400bf2	367	/* Bits 19..16 : Configuration field for RAM block 4. */
Vincent Coubard	638:c90ae1400bf2	368	#define AMLI_RAMPRI_SPIS1_RAM4_Pos (16UL) /!< Position of RAM4 field. /
Vincent Coubard	638:c90ae1400bf2	369	#define AMLI_RAMPRI_SPIS1_RAM4_Msk (0xFUL << AMLI_RAMPRI_SPIS1_RAM4_Pos) /!< Bit mask of RAM4 field. /
Vincent Coubard	638:c90ae1400bf2	370	#define AMLI_RAMPRI_SPIS1_RAM4_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	371	#define AMLI_RAMPRI_SPIS1_RAM4_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	372	#define AMLI_RAMPRI_SPIS1_RAM4_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	373	#define AMLI_RAMPRI_SPIS1_RAM4_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	374	#define AMLI_RAMPRI_SPIS1_RAM4_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	375	#define AMLI_RAMPRI_SPIS1_RAM4_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	376	#define AMLI_RAMPRI_SPIS1_RAM4_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	377	#define AMLI_RAMPRI_SPIS1_RAM4_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	378
Vincent Coubard	638:c90ae1400bf2	379	/* Bits 15..12 : Configuration field for RAM block 3. */
Vincent Coubard	638:c90ae1400bf2	380	#define AMLI_RAMPRI_SPIS1_RAM3_Pos (12UL) /!< Position of RAM3 field. /
Vincent Coubard	638:c90ae1400bf2	381	#define AMLI_RAMPRI_SPIS1_RAM3_Msk (0xFUL << AMLI_RAMPRI_SPIS1_RAM3_Pos) /!< Bit mask of RAM3 field. /
Vincent Coubard	638:c90ae1400bf2	382	#define AMLI_RAMPRI_SPIS1_RAM3_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	383	#define AMLI_RAMPRI_SPIS1_RAM3_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	384	#define AMLI_RAMPRI_SPIS1_RAM3_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	385	#define AMLI_RAMPRI_SPIS1_RAM3_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	386	#define AMLI_RAMPRI_SPIS1_RAM3_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	387	#define AMLI_RAMPRI_SPIS1_RAM3_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	388	#define AMLI_RAMPRI_SPIS1_RAM3_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	389	#define AMLI_RAMPRI_SPIS1_RAM3_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	390
Vincent Coubard	638:c90ae1400bf2	391	/* Bits 11..8 : Configuration field for RAM block 2. */
Vincent Coubard	638:c90ae1400bf2	392	#define AMLI_RAMPRI_SPIS1_RAM2_Pos (8UL) /!< Position of RAM2 field. /
Vincent Coubard	638:c90ae1400bf2	393	#define AMLI_RAMPRI_SPIS1_RAM2_Msk (0xFUL << AMLI_RAMPRI_SPIS1_RAM2_Pos) /!< Bit mask of RAM2 field. /
Vincent Coubard	638:c90ae1400bf2	394	#define AMLI_RAMPRI_SPIS1_RAM2_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	395	#define AMLI_RAMPRI_SPIS1_RAM2_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	396	#define AMLI_RAMPRI_SPIS1_RAM2_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	397	#define AMLI_RAMPRI_SPIS1_RAM2_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	398	#define AMLI_RAMPRI_SPIS1_RAM2_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	399	#define AMLI_RAMPRI_SPIS1_RAM2_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	400	#define AMLI_RAMPRI_SPIS1_RAM2_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	401	#define AMLI_RAMPRI_SPIS1_RAM2_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	402
Vincent Coubard	638:c90ae1400bf2	403	/* Bits 7..4 : Configuration field for RAM block 1. */
Vincent Coubard	638:c90ae1400bf2	404	#define AMLI_RAMPRI_SPIS1_RAM1_Pos (4UL) /!< Position of RAM1 field. /
Vincent Coubard	638:c90ae1400bf2	405	#define AMLI_RAMPRI_SPIS1_RAM1_Msk (0xFUL << AMLI_RAMPRI_SPIS1_RAM1_Pos) /!< Bit mask of RAM1 field. /
Vincent Coubard	638:c90ae1400bf2	406	#define AMLI_RAMPRI_SPIS1_RAM1_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	407	#define AMLI_RAMPRI_SPIS1_RAM1_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	408	#define AMLI_RAMPRI_SPIS1_RAM1_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	409	#define AMLI_RAMPRI_SPIS1_RAM1_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	410	#define AMLI_RAMPRI_SPIS1_RAM1_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	411	#define AMLI_RAMPRI_SPIS1_RAM1_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	412	#define AMLI_RAMPRI_SPIS1_RAM1_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	413	#define AMLI_RAMPRI_SPIS1_RAM1_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	414
Vincent Coubard	638:c90ae1400bf2	415	/* Bits 3..0 : Configuration field for RAM block 0. */
Vincent Coubard	638:c90ae1400bf2	416	#define AMLI_RAMPRI_SPIS1_RAM0_Pos (0UL) /!< Position of RAM0 field. /
Vincent Coubard	638:c90ae1400bf2	417	#define AMLI_RAMPRI_SPIS1_RAM0_Msk (0xFUL << AMLI_RAMPRI_SPIS1_RAM0_Pos) /!< Bit mask of RAM0 field. /
Vincent Coubard	638:c90ae1400bf2	418	#define AMLI_RAMPRI_SPIS1_RAM0_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	419	#define AMLI_RAMPRI_SPIS1_RAM0_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	420	#define AMLI_RAMPRI_SPIS1_RAM0_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	421	#define AMLI_RAMPRI_SPIS1_RAM0_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	422	#define AMLI_RAMPRI_SPIS1_RAM0_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	423	#define AMLI_RAMPRI_SPIS1_RAM0_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	424	#define AMLI_RAMPRI_SPIS1_RAM0_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	425	#define AMLI_RAMPRI_SPIS1_RAM0_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	426
Vincent Coubard	638:c90ae1400bf2	427	/* Register: AMLI_RAMPRI_RADIO */
Vincent Coubard	638:c90ae1400bf2	428	/* Description: Configurable priority configuration register for RADIO. */
Vincent Coubard	638:c90ae1400bf2	429
Vincent Coubard	638:c90ae1400bf2	430	/* Bits 31..28 : Configuration field for RAM block 7. */
Vincent Coubard	638:c90ae1400bf2	431	#define AMLI_RAMPRI_RADIO_RAM7_Pos (28UL) /!< Position of RAM7 field. /
Vincent Coubard	638:c90ae1400bf2	432	#define AMLI_RAMPRI_RADIO_RAM7_Msk (0xFUL << AMLI_RAMPRI_RADIO_RAM7_Pos) /!< Bit mask of RAM7 field. /
Vincent Coubard	638:c90ae1400bf2	433	#define AMLI_RAMPRI_RADIO_RAM7_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	434	#define AMLI_RAMPRI_RADIO_RAM7_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	435	#define AMLI_RAMPRI_RADIO_RAM7_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	436	#define AMLI_RAMPRI_RADIO_RAM7_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	437	#define AMLI_RAMPRI_RADIO_RAM7_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	438	#define AMLI_RAMPRI_RADIO_RAM7_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	439	#define AMLI_RAMPRI_RADIO_RAM7_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	440	#define AMLI_RAMPRI_RADIO_RAM7_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	441
Vincent Coubard	638:c90ae1400bf2	442	/* Bits 27..24 : Configuration field for RAM block 6. */
Vincent Coubard	638:c90ae1400bf2	443	#define AMLI_RAMPRI_RADIO_RAM6_Pos (24UL) /!< Position of RAM6 field. /
Vincent Coubard	638:c90ae1400bf2	444	#define AMLI_RAMPRI_RADIO_RAM6_Msk (0xFUL << AMLI_RAMPRI_RADIO_RAM6_Pos) /!< Bit mask of RAM6 field. /
Vincent Coubard	638:c90ae1400bf2	445	#define AMLI_RAMPRI_RADIO_RAM6_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	446	#define AMLI_RAMPRI_RADIO_RAM6_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	447	#define AMLI_RAMPRI_RADIO_RAM6_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	448	#define AMLI_RAMPRI_RADIO_RAM6_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	449	#define AMLI_RAMPRI_RADIO_RAM6_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	450	#define AMLI_RAMPRI_RADIO_RAM6_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	451	#define AMLI_RAMPRI_RADIO_RAM6_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	452	#define AMLI_RAMPRI_RADIO_RAM6_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	453
Vincent Coubard	638:c90ae1400bf2	454	/* Bits 23..20 : Configuration field for RAM block 5. */
Vincent Coubard	638:c90ae1400bf2	455	#define AMLI_RAMPRI_RADIO_RAM5_Pos (20UL) /!< Position of RAM5 field. /
Vincent Coubard	638:c90ae1400bf2	456	#define AMLI_RAMPRI_RADIO_RAM5_Msk (0xFUL << AMLI_RAMPRI_RADIO_RAM5_Pos) /!< Bit mask of RAM5 field. /
Vincent Coubard	638:c90ae1400bf2	457	#define AMLI_RAMPRI_RADIO_RAM5_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	458	#define AMLI_RAMPRI_RADIO_RAM5_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	459	#define AMLI_RAMPRI_RADIO_RAM5_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	460	#define AMLI_RAMPRI_RADIO_RAM5_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	461	#define AMLI_RAMPRI_RADIO_RAM5_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	462	#define AMLI_RAMPRI_RADIO_RAM5_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	463	#define AMLI_RAMPRI_RADIO_RAM5_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	464	#define AMLI_RAMPRI_RADIO_RAM5_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	465
Vincent Coubard	638:c90ae1400bf2	466	/* Bits 19..16 : Configuration field for RAM block 4. */
Vincent Coubard	638:c90ae1400bf2	467	#define AMLI_RAMPRI_RADIO_RAM4_Pos (16UL) /!< Position of RAM4 field. /
Vincent Coubard	638:c90ae1400bf2	468	#define AMLI_RAMPRI_RADIO_RAM4_Msk (0xFUL << AMLI_RAMPRI_RADIO_RAM4_Pos) /!< Bit mask of RAM4 field. /
Vincent Coubard	638:c90ae1400bf2	469	#define AMLI_RAMPRI_RADIO_RAM4_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	470	#define AMLI_RAMPRI_RADIO_RAM4_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	471	#define AMLI_RAMPRI_RADIO_RAM4_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	472	#define AMLI_RAMPRI_RADIO_RAM4_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	473	#define AMLI_RAMPRI_RADIO_RAM4_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	474	#define AMLI_RAMPRI_RADIO_RAM4_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	475	#define AMLI_RAMPRI_RADIO_RAM4_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	476	#define AMLI_RAMPRI_RADIO_RAM4_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	477
Vincent Coubard	638:c90ae1400bf2	478	/* Bits 15..12 : Configuration field for RAM block 3. */
Vincent Coubard	638:c90ae1400bf2	479	#define AMLI_RAMPRI_RADIO_RAM3_Pos (12UL) /!< Position of RAM3 field. /
Vincent Coubard	638:c90ae1400bf2	480	#define AMLI_RAMPRI_RADIO_RAM3_Msk (0xFUL << AMLI_RAMPRI_RADIO_RAM3_Pos) /!< Bit mask of RAM3 field. /
Vincent Coubard	638:c90ae1400bf2	481	#define AMLI_RAMPRI_RADIO_RAM3_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	482	#define AMLI_RAMPRI_RADIO_RAM3_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	483	#define AMLI_RAMPRI_RADIO_RAM3_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	484	#define AMLI_RAMPRI_RADIO_RAM3_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	485	#define AMLI_RAMPRI_RADIO_RAM3_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	486	#define AMLI_RAMPRI_RADIO_RAM3_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	487	#define AMLI_RAMPRI_RADIO_RAM3_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	488	#define AMLI_RAMPRI_RADIO_RAM3_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	489
Vincent Coubard	638:c90ae1400bf2	490	/* Bits 11..8 : Configuration field for RAM block 2. */
Vincent Coubard	638:c90ae1400bf2	491	#define AMLI_RAMPRI_RADIO_RAM2_Pos (8UL) /!< Position of RAM2 field. /
Vincent Coubard	638:c90ae1400bf2	492	#define AMLI_RAMPRI_RADIO_RAM2_Msk (0xFUL << AMLI_RAMPRI_RADIO_RAM2_Pos) /!< Bit mask of RAM2 field. /
Vincent Coubard	638:c90ae1400bf2	493	#define AMLI_RAMPRI_RADIO_RAM2_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	494	#define AMLI_RAMPRI_RADIO_RAM2_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	495	#define AMLI_RAMPRI_RADIO_RAM2_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	496	#define AMLI_RAMPRI_RADIO_RAM2_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	497	#define AMLI_RAMPRI_RADIO_RAM2_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	498	#define AMLI_RAMPRI_RADIO_RAM2_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	499	#define AMLI_RAMPRI_RADIO_RAM2_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	500	#define AMLI_RAMPRI_RADIO_RAM2_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	501
Vincent Coubard	638:c90ae1400bf2	502	/* Bits 7..4 : Configuration field for RAM block 1. */
Vincent Coubard	638:c90ae1400bf2	503	#define AMLI_RAMPRI_RADIO_RAM1_Pos (4UL) /!< Position of RAM1 field. /
Vincent Coubard	638:c90ae1400bf2	504	#define AMLI_RAMPRI_RADIO_RAM1_Msk (0xFUL << AMLI_RAMPRI_RADIO_RAM1_Pos) /!< Bit mask of RAM1 field. /
Vincent Coubard	638:c90ae1400bf2	505	#define AMLI_RAMPRI_RADIO_RAM1_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	506	#define AMLI_RAMPRI_RADIO_RAM1_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	507	#define AMLI_RAMPRI_RADIO_RAM1_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	508	#define AMLI_RAMPRI_RADIO_RAM1_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	509	#define AMLI_RAMPRI_RADIO_RAM1_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	510	#define AMLI_RAMPRI_RADIO_RAM1_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	511	#define AMLI_RAMPRI_RADIO_RAM1_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	512	#define AMLI_RAMPRI_RADIO_RAM1_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	513
Vincent Coubard	638:c90ae1400bf2	514	/* Bits 3..0 : Configuration field for RAM block 0. */
Vincent Coubard	638:c90ae1400bf2	515	#define AMLI_RAMPRI_RADIO_RAM0_Pos (0UL) /!< Position of RAM0 field. /
Vincent Coubard	638:c90ae1400bf2	516	#define AMLI_RAMPRI_RADIO_RAM0_Msk (0xFUL << AMLI_RAMPRI_RADIO_RAM0_Pos) /!< Bit mask of RAM0 field. /
Vincent Coubard	638:c90ae1400bf2	517	#define AMLI_RAMPRI_RADIO_RAM0_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	518	#define AMLI_RAMPRI_RADIO_RAM0_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	519	#define AMLI_RAMPRI_RADIO_RAM0_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	520	#define AMLI_RAMPRI_RADIO_RAM0_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	521	#define AMLI_RAMPRI_RADIO_RAM0_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	522	#define AMLI_RAMPRI_RADIO_RAM0_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	523	#define AMLI_RAMPRI_RADIO_RAM0_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	524	#define AMLI_RAMPRI_RADIO_RAM0_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	525
Vincent Coubard	638:c90ae1400bf2	526	/* Register: AMLI_RAMPRI_ECB */
Vincent Coubard	638:c90ae1400bf2	527	/* Description: Configurable priority configuration register for ECB. */
Vincent Coubard	638:c90ae1400bf2	528
Vincent Coubard	638:c90ae1400bf2	529	/* Bits 31..28 : Configuration field for RAM block 7. */
Vincent Coubard	638:c90ae1400bf2	530	#define AMLI_RAMPRI_ECB_RAM7_Pos (28UL) /!< Position of RAM7 field. /
Vincent Coubard	638:c90ae1400bf2	531	#define AMLI_RAMPRI_ECB_RAM7_Msk (0xFUL << AMLI_RAMPRI_ECB_RAM7_Pos) /!< Bit mask of RAM7 field. /
Vincent Coubard	638:c90ae1400bf2	532	#define AMLI_RAMPRI_ECB_RAM7_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	533	#define AMLI_RAMPRI_ECB_RAM7_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	534	#define AMLI_RAMPRI_ECB_RAM7_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	535	#define AMLI_RAMPRI_ECB_RAM7_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	536	#define AMLI_RAMPRI_ECB_RAM7_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	537	#define AMLI_RAMPRI_ECB_RAM7_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	538	#define AMLI_RAMPRI_ECB_RAM7_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	539	#define AMLI_RAMPRI_ECB_RAM7_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	540
Vincent Coubard	638:c90ae1400bf2	541	/* Bits 27..24 : Configuration field for RAM block 6. */
Vincent Coubard	638:c90ae1400bf2	542	#define AMLI_RAMPRI_ECB_RAM6_Pos (24UL) /!< Position of RAM6 field. /
Vincent Coubard	638:c90ae1400bf2	543	#define AMLI_RAMPRI_ECB_RAM6_Msk (0xFUL << AMLI_RAMPRI_ECB_RAM6_Pos) /!< Bit mask of RAM6 field. /
Vincent Coubard	638:c90ae1400bf2	544	#define AMLI_RAMPRI_ECB_RAM6_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	545	#define AMLI_RAMPRI_ECB_RAM6_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	546	#define AMLI_RAMPRI_ECB_RAM6_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	547	#define AMLI_RAMPRI_ECB_RAM6_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	548	#define AMLI_RAMPRI_ECB_RAM6_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	549	#define AMLI_RAMPRI_ECB_RAM6_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	550	#define AMLI_RAMPRI_ECB_RAM6_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	551	#define AMLI_RAMPRI_ECB_RAM6_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	552
Vincent Coubard	638:c90ae1400bf2	553	/* Bits 23..20 : Configuration field for RAM block 5. */
Vincent Coubard	638:c90ae1400bf2	554	#define AMLI_RAMPRI_ECB_RAM5_Pos (20UL) /!< Position of RAM5 field. /
Vincent Coubard	638:c90ae1400bf2	555	#define AMLI_RAMPRI_ECB_RAM5_Msk (0xFUL << AMLI_RAMPRI_ECB_RAM5_Pos) /!< Bit mask of RAM5 field. /
Vincent Coubard	638:c90ae1400bf2	556	#define AMLI_RAMPRI_ECB_RAM5_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	557	#define AMLI_RAMPRI_ECB_RAM5_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	558	#define AMLI_RAMPRI_ECB_RAM5_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	559	#define AMLI_RAMPRI_ECB_RAM5_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	560	#define AMLI_RAMPRI_ECB_RAM5_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	561	#define AMLI_RAMPRI_ECB_RAM5_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	562	#define AMLI_RAMPRI_ECB_RAM5_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	563	#define AMLI_RAMPRI_ECB_RAM5_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	564
Vincent Coubard	638:c90ae1400bf2	565	/* Bits 19..16 : Configuration field for RAM block 4. */
Vincent Coubard	638:c90ae1400bf2	566	#define AMLI_RAMPRI_ECB_RAM4_Pos (16UL) /!< Position of RAM4 field. /
Vincent Coubard	638:c90ae1400bf2	567	#define AMLI_RAMPRI_ECB_RAM4_Msk (0xFUL << AMLI_RAMPRI_ECB_RAM4_Pos) /!< Bit mask of RAM4 field. /
Vincent Coubard	638:c90ae1400bf2	568	#define AMLI_RAMPRI_ECB_RAM4_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	569	#define AMLI_RAMPRI_ECB_RAM4_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	570	#define AMLI_RAMPRI_ECB_RAM4_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	571	#define AMLI_RAMPRI_ECB_RAM4_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	572	#define AMLI_RAMPRI_ECB_RAM4_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	573	#define AMLI_RAMPRI_ECB_RAM4_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	574	#define AMLI_RAMPRI_ECB_RAM4_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	575	#define AMLI_RAMPRI_ECB_RAM4_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	576
Vincent Coubard	638:c90ae1400bf2	577	/* Bits 15..12 : Configuration field for RAM block 3. */
Vincent Coubard	638:c90ae1400bf2	578	#define AMLI_RAMPRI_ECB_RAM3_Pos (12UL) /!< Position of RAM3 field. /
Vincent Coubard	638:c90ae1400bf2	579	#define AMLI_RAMPRI_ECB_RAM3_Msk (0xFUL << AMLI_RAMPRI_ECB_RAM3_Pos) /!< Bit mask of RAM3 field. /
Vincent Coubard	638:c90ae1400bf2	580	#define AMLI_RAMPRI_ECB_RAM3_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	581	#define AMLI_RAMPRI_ECB_RAM3_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	582	#define AMLI_RAMPRI_ECB_RAM3_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	583	#define AMLI_RAMPRI_ECB_RAM3_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	584	#define AMLI_RAMPRI_ECB_RAM3_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	585	#define AMLI_RAMPRI_ECB_RAM3_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	586	#define AMLI_RAMPRI_ECB_RAM3_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	587	#define AMLI_RAMPRI_ECB_RAM3_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	588
Vincent Coubard	638:c90ae1400bf2	589	/* Bits 11..8 : Configuration field for RAM block 2. */
Vincent Coubard	638:c90ae1400bf2	590	#define AMLI_RAMPRI_ECB_RAM2_Pos (8UL) /!< Position of RAM2 field. /
Vincent Coubard	638:c90ae1400bf2	591	#define AMLI_RAMPRI_ECB_RAM2_Msk (0xFUL << AMLI_RAMPRI_ECB_RAM2_Pos) /!< Bit mask of RAM2 field. /
Vincent Coubard	638:c90ae1400bf2	592	#define AMLI_RAMPRI_ECB_RAM2_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	593	#define AMLI_RAMPRI_ECB_RAM2_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	594	#define AMLI_RAMPRI_ECB_RAM2_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	595	#define AMLI_RAMPRI_ECB_RAM2_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	596	#define AMLI_RAMPRI_ECB_RAM2_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	597	#define AMLI_RAMPRI_ECB_RAM2_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	598	#define AMLI_RAMPRI_ECB_RAM2_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	599	#define AMLI_RAMPRI_ECB_RAM2_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	600
Vincent Coubard	638:c90ae1400bf2	601	/* Bits 7..4 : Configuration field for RAM block 1. */
Vincent Coubard	638:c90ae1400bf2	602	#define AMLI_RAMPRI_ECB_RAM1_Pos (4UL) /!< Position of RAM1 field. /
Vincent Coubard	638:c90ae1400bf2	603	#define AMLI_RAMPRI_ECB_RAM1_Msk (0xFUL << AMLI_RAMPRI_ECB_RAM1_Pos) /!< Bit mask of RAM1 field. /
Vincent Coubard	638:c90ae1400bf2	604	#define AMLI_RAMPRI_ECB_RAM1_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	605	#define AMLI_RAMPRI_ECB_RAM1_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	606	#define AMLI_RAMPRI_ECB_RAM1_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	607	#define AMLI_RAMPRI_ECB_RAM1_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	608	#define AMLI_RAMPRI_ECB_RAM1_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	609	#define AMLI_RAMPRI_ECB_RAM1_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	610	#define AMLI_RAMPRI_ECB_RAM1_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	611	#define AMLI_RAMPRI_ECB_RAM1_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	612
Vincent Coubard	638:c90ae1400bf2	613	/* Bits 3..0 : Configuration field for RAM block 0. */
Vincent Coubard	638:c90ae1400bf2	614	#define AMLI_RAMPRI_ECB_RAM0_Pos (0UL) /!< Position of RAM0 field. /
Vincent Coubard	638:c90ae1400bf2	615	#define AMLI_RAMPRI_ECB_RAM0_Msk (0xFUL << AMLI_RAMPRI_ECB_RAM0_Pos) /!< Bit mask of RAM0 field. /
Vincent Coubard	638:c90ae1400bf2	616	#define AMLI_RAMPRI_ECB_RAM0_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	617	#define AMLI_RAMPRI_ECB_RAM0_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	618	#define AMLI_RAMPRI_ECB_RAM0_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	619	#define AMLI_RAMPRI_ECB_RAM0_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	620	#define AMLI_RAMPRI_ECB_RAM0_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	621	#define AMLI_RAMPRI_ECB_RAM0_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	622	#define AMLI_RAMPRI_ECB_RAM0_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	623	#define AMLI_RAMPRI_ECB_RAM0_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	624
Vincent Coubard	638:c90ae1400bf2	625	/* Register: AMLI_RAMPRI_CCM */
Vincent Coubard	638:c90ae1400bf2	626	/* Description: Configurable priority configuration register for CCM. */
Vincent Coubard	638:c90ae1400bf2	627
Vincent Coubard	638:c90ae1400bf2	628	/* Bits 31..28 : Configuration field for RAM block 7. */
Vincent Coubard	638:c90ae1400bf2	629	#define AMLI_RAMPRI_CCM_RAM7_Pos (28UL) /!< Position of RAM7 field. /
Vincent Coubard	638:c90ae1400bf2	630	#define AMLI_RAMPRI_CCM_RAM7_Msk (0xFUL << AMLI_RAMPRI_CCM_RAM7_Pos) /!< Bit mask of RAM7 field. /
Vincent Coubard	638:c90ae1400bf2	631	#define AMLI_RAMPRI_CCM_RAM7_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	632	#define AMLI_RAMPRI_CCM_RAM7_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	633	#define AMLI_RAMPRI_CCM_RAM7_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	634	#define AMLI_RAMPRI_CCM_RAM7_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	635	#define AMLI_RAMPRI_CCM_RAM7_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	636	#define AMLI_RAMPRI_CCM_RAM7_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	637	#define AMLI_RAMPRI_CCM_RAM7_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	638	#define AMLI_RAMPRI_CCM_RAM7_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	639
Vincent Coubard	638:c90ae1400bf2	640	/* Bits 27..24 : Configuration field for RAM block 6. */
Vincent Coubard	638:c90ae1400bf2	641	#define AMLI_RAMPRI_CCM_RAM6_Pos (24UL) /!< Position of RAM6 field. /
Vincent Coubard	638:c90ae1400bf2	642	#define AMLI_RAMPRI_CCM_RAM6_Msk (0xFUL << AMLI_RAMPRI_CCM_RAM6_Pos) /!< Bit mask of RAM6 field. /
Vincent Coubard	638:c90ae1400bf2	643	#define AMLI_RAMPRI_CCM_RAM6_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	644	#define AMLI_RAMPRI_CCM_RAM6_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	645	#define AMLI_RAMPRI_CCM_RAM6_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	646	#define AMLI_RAMPRI_CCM_RAM6_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	647	#define AMLI_RAMPRI_CCM_RAM6_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	648	#define AMLI_RAMPRI_CCM_RAM6_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	649	#define AMLI_RAMPRI_CCM_RAM6_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	650	#define AMLI_RAMPRI_CCM_RAM6_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	651
Vincent Coubard	638:c90ae1400bf2	652	/* Bits 23..20 : Configuration field for RAM block 5. */
Vincent Coubard	638:c90ae1400bf2	653	#define AMLI_RAMPRI_CCM_RAM5_Pos (20UL) /!< Position of RAM5 field. /
Vincent Coubard	638:c90ae1400bf2	654	#define AMLI_RAMPRI_CCM_RAM5_Msk (0xFUL << AMLI_RAMPRI_CCM_RAM5_Pos) /!< Bit mask of RAM5 field. /
Vincent Coubard	638:c90ae1400bf2	655	#define AMLI_RAMPRI_CCM_RAM5_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	656	#define AMLI_RAMPRI_CCM_RAM5_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	657	#define AMLI_RAMPRI_CCM_RAM5_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	658	#define AMLI_RAMPRI_CCM_RAM5_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	659	#define AMLI_RAMPRI_CCM_RAM5_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	660	#define AMLI_RAMPRI_CCM_RAM5_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	661	#define AMLI_RAMPRI_CCM_RAM5_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	662	#define AMLI_RAMPRI_CCM_RAM5_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	663
Vincent Coubard	638:c90ae1400bf2	664	/* Bits 19..16 : Configuration field for RAM block 4. */
Vincent Coubard	638:c90ae1400bf2	665	#define AMLI_RAMPRI_CCM_RAM4_Pos (16UL) /!< Position of RAM4 field. /
Vincent Coubard	638:c90ae1400bf2	666	#define AMLI_RAMPRI_CCM_RAM4_Msk (0xFUL << AMLI_RAMPRI_CCM_RAM4_Pos) /!< Bit mask of RAM4 field. /
Vincent Coubard	638:c90ae1400bf2	667	#define AMLI_RAMPRI_CCM_RAM4_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	668	#define AMLI_RAMPRI_CCM_RAM4_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	669	#define AMLI_RAMPRI_CCM_RAM4_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	670	#define AMLI_RAMPRI_CCM_RAM4_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	671	#define AMLI_RAMPRI_CCM_RAM4_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	672	#define AMLI_RAMPRI_CCM_RAM4_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	673	#define AMLI_RAMPRI_CCM_RAM4_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	674	#define AMLI_RAMPRI_CCM_RAM4_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	675
Vincent Coubard	638:c90ae1400bf2	676	/* Bits 15..12 : Configuration field for RAM block 3. */
Vincent Coubard	638:c90ae1400bf2	677	#define AMLI_RAMPRI_CCM_RAM3_Pos (12UL) /!< Position of RAM3 field. /
Vincent Coubard	638:c90ae1400bf2	678	#define AMLI_RAMPRI_CCM_RAM3_Msk (0xFUL << AMLI_RAMPRI_CCM_RAM3_Pos) /!< Bit mask of RAM3 field. /
Vincent Coubard	638:c90ae1400bf2	679	#define AMLI_RAMPRI_CCM_RAM3_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	680	#define AMLI_RAMPRI_CCM_RAM3_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	681	#define AMLI_RAMPRI_CCM_RAM3_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	682	#define AMLI_RAMPRI_CCM_RAM3_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	683	#define AMLI_RAMPRI_CCM_RAM3_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	684	#define AMLI_RAMPRI_CCM_RAM3_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	685	#define AMLI_RAMPRI_CCM_RAM3_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	686	#define AMLI_RAMPRI_CCM_RAM3_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	687
Vincent Coubard	638:c90ae1400bf2	688	/* Bits 11..8 : Configuration field for RAM block 2. */
Vincent Coubard	638:c90ae1400bf2	689	#define AMLI_RAMPRI_CCM_RAM2_Pos (8UL) /!< Position of RAM2 field. /
Vincent Coubard	638:c90ae1400bf2	690	#define AMLI_RAMPRI_CCM_RAM2_Msk (0xFUL << AMLI_RAMPRI_CCM_RAM2_Pos) /!< Bit mask of RAM2 field. /
Vincent Coubard	638:c90ae1400bf2	691	#define AMLI_RAMPRI_CCM_RAM2_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	692	#define AMLI_RAMPRI_CCM_RAM2_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	693	#define AMLI_RAMPRI_CCM_RAM2_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	694	#define AMLI_RAMPRI_CCM_RAM2_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	695	#define AMLI_RAMPRI_CCM_RAM2_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	696	#define AMLI_RAMPRI_CCM_RAM2_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	697	#define AMLI_RAMPRI_CCM_RAM2_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	698	#define AMLI_RAMPRI_CCM_RAM2_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	699
Vincent Coubard	638:c90ae1400bf2	700	/* Bits 7..4 : Configuration field for RAM block 1. */
Vincent Coubard	638:c90ae1400bf2	701	#define AMLI_RAMPRI_CCM_RAM1_Pos (4UL) /!< Position of RAM1 field. /
Vincent Coubard	638:c90ae1400bf2	702	#define AMLI_RAMPRI_CCM_RAM1_Msk (0xFUL << AMLI_RAMPRI_CCM_RAM1_Pos) /!< Bit mask of RAM1 field. /
Vincent Coubard	638:c90ae1400bf2	703	#define AMLI_RAMPRI_CCM_RAM1_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	704	#define AMLI_RAMPRI_CCM_RAM1_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	705	#define AMLI_RAMPRI_CCM_RAM1_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	706	#define AMLI_RAMPRI_CCM_RAM1_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	707	#define AMLI_RAMPRI_CCM_RAM1_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	708	#define AMLI_RAMPRI_CCM_RAM1_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	709	#define AMLI_RAMPRI_CCM_RAM1_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	710	#define AMLI_RAMPRI_CCM_RAM1_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	711
Vincent Coubard	638:c90ae1400bf2	712	/* Bits 3..0 : Configuration field for RAM block 0. */
Vincent Coubard	638:c90ae1400bf2	713	#define AMLI_RAMPRI_CCM_RAM0_Pos (0UL) /!< Position of RAM0 field. /
Vincent Coubard	638:c90ae1400bf2	714	#define AMLI_RAMPRI_CCM_RAM0_Msk (0xFUL << AMLI_RAMPRI_CCM_RAM0_Pos) /!< Bit mask of RAM0 field. /
Vincent Coubard	638:c90ae1400bf2	715	#define AMLI_RAMPRI_CCM_RAM0_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	716	#define AMLI_RAMPRI_CCM_RAM0_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	717	#define AMLI_RAMPRI_CCM_RAM0_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	718	#define AMLI_RAMPRI_CCM_RAM0_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	719	#define AMLI_RAMPRI_CCM_RAM0_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	720	#define AMLI_RAMPRI_CCM_RAM0_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	721	#define AMLI_RAMPRI_CCM_RAM0_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	722	#define AMLI_RAMPRI_CCM_RAM0_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	723
Vincent Coubard	638:c90ae1400bf2	724	/* Register: AMLI_RAMPRI_AAR */
Vincent Coubard	638:c90ae1400bf2	725	/* Description: Configurable priority configuration register for AAR. */
Vincent Coubard	638:c90ae1400bf2	726
Vincent Coubard	638:c90ae1400bf2	727	/* Bits 31..28 : Configuration field for RAM block 7. */
Vincent Coubard	638:c90ae1400bf2	728	#define AMLI_RAMPRI_AAR_RAM7_Pos (28UL) /!< Position of RAM7 field. /
Vincent Coubard	638:c90ae1400bf2	729	#define AMLI_RAMPRI_AAR_RAM7_Msk (0xFUL << AMLI_RAMPRI_AAR_RAM7_Pos) /!< Bit mask of RAM7 field. /
Vincent Coubard	638:c90ae1400bf2	730	#define AMLI_RAMPRI_AAR_RAM7_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	731	#define AMLI_RAMPRI_AAR_RAM7_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	732	#define AMLI_RAMPRI_AAR_RAM7_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	733	#define AMLI_RAMPRI_AAR_RAM7_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	734	#define AMLI_RAMPRI_AAR_RAM7_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	735	#define AMLI_RAMPRI_AAR_RAM7_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	736	#define AMLI_RAMPRI_AAR_RAM7_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	737	#define AMLI_RAMPRI_AAR_RAM7_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	738
Vincent Coubard	638:c90ae1400bf2	739	/* Bits 27..24 : Configuration field for RAM block 6. */
Vincent Coubard	638:c90ae1400bf2	740	#define AMLI_RAMPRI_AAR_RAM6_Pos (24UL) /!< Position of RAM6 field. /
Vincent Coubard	638:c90ae1400bf2	741	#define AMLI_RAMPRI_AAR_RAM6_Msk (0xFUL << AMLI_RAMPRI_AAR_RAM6_Pos) /!< Bit mask of RAM6 field. /
Vincent Coubard	638:c90ae1400bf2	742	#define AMLI_RAMPRI_AAR_RAM6_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	743	#define AMLI_RAMPRI_AAR_RAM6_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	744	#define AMLI_RAMPRI_AAR_RAM6_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	745	#define AMLI_RAMPRI_AAR_RAM6_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	746	#define AMLI_RAMPRI_AAR_RAM6_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	747	#define AMLI_RAMPRI_AAR_RAM6_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	748	#define AMLI_RAMPRI_AAR_RAM6_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	749	#define AMLI_RAMPRI_AAR_RAM6_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	750
Vincent Coubard	638:c90ae1400bf2	751	/* Bits 23..20 : Configuration field for RAM block 5. */
Vincent Coubard	638:c90ae1400bf2	752	#define AMLI_RAMPRI_AAR_RAM5_Pos (20UL) /!< Position of RAM5 field. /
Vincent Coubard	638:c90ae1400bf2	753	#define AMLI_RAMPRI_AAR_RAM5_Msk (0xFUL << AMLI_RAMPRI_AAR_RAM5_Pos) /!< Bit mask of RAM5 field. /
Vincent Coubard	638:c90ae1400bf2	754	#define AMLI_RAMPRI_AAR_RAM5_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	755	#define AMLI_RAMPRI_AAR_RAM5_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	756	#define AMLI_RAMPRI_AAR_RAM5_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	757	#define AMLI_RAMPRI_AAR_RAM5_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	758	#define AMLI_RAMPRI_AAR_RAM5_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	759	#define AMLI_RAMPRI_AAR_RAM5_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	760	#define AMLI_RAMPRI_AAR_RAM5_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	761	#define AMLI_RAMPRI_AAR_RAM5_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	762
Vincent Coubard	638:c90ae1400bf2	763	/* Bits 19..16 : Configuration field for RAM block 4. */
Vincent Coubard	638:c90ae1400bf2	764	#define AMLI_RAMPRI_AAR_RAM4_Pos (16UL) /!< Position of RAM4 field. /
Vincent Coubard	638:c90ae1400bf2	765	#define AMLI_RAMPRI_AAR_RAM4_Msk (0xFUL << AMLI_RAMPRI_AAR_RAM4_Pos) /!< Bit mask of RAM4 field. /
Vincent Coubard	638:c90ae1400bf2	766	#define AMLI_RAMPRI_AAR_RAM4_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	767	#define AMLI_RAMPRI_AAR_RAM4_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	768	#define AMLI_RAMPRI_AAR_RAM4_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	769	#define AMLI_RAMPRI_AAR_RAM4_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	770	#define AMLI_RAMPRI_AAR_RAM4_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	771	#define AMLI_RAMPRI_AAR_RAM4_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	772	#define AMLI_RAMPRI_AAR_RAM4_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	773	#define AMLI_RAMPRI_AAR_RAM4_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	774
Vincent Coubard	638:c90ae1400bf2	775	/* Bits 15..12 : Configuration field for RAM block 3. */
Vincent Coubard	638:c90ae1400bf2	776	#define AMLI_RAMPRI_AAR_RAM3_Pos (12UL) /!< Position of RAM3 field. /
Vincent Coubard	638:c90ae1400bf2	777	#define AMLI_RAMPRI_AAR_RAM3_Msk (0xFUL << AMLI_RAMPRI_AAR_RAM3_Pos) /!< Bit mask of RAM3 field. /
Vincent Coubard	638:c90ae1400bf2	778	#define AMLI_RAMPRI_AAR_RAM3_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	779	#define AMLI_RAMPRI_AAR_RAM3_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	780	#define AMLI_RAMPRI_AAR_RAM3_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	781	#define AMLI_RAMPRI_AAR_RAM3_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	782	#define AMLI_RAMPRI_AAR_RAM3_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	783	#define AMLI_RAMPRI_AAR_RAM3_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	784	#define AMLI_RAMPRI_AAR_RAM3_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	785	#define AMLI_RAMPRI_AAR_RAM3_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	786
Vincent Coubard	638:c90ae1400bf2	787	/* Bits 11..8 : Configuration field for RAM block 2. */
Vincent Coubard	638:c90ae1400bf2	788	#define AMLI_RAMPRI_AAR_RAM2_Pos (8UL) /!< Position of RAM2 field. /
Vincent Coubard	638:c90ae1400bf2	789	#define AMLI_RAMPRI_AAR_RAM2_Msk (0xFUL << AMLI_RAMPRI_AAR_RAM2_Pos) /!< Bit mask of RAM2 field. /
Vincent Coubard	638:c90ae1400bf2	790	#define AMLI_RAMPRI_AAR_RAM2_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	791	#define AMLI_RAMPRI_AAR_RAM2_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	792	#define AMLI_RAMPRI_AAR_RAM2_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	793	#define AMLI_RAMPRI_AAR_RAM2_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	794	#define AMLI_RAMPRI_AAR_RAM2_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	795	#define AMLI_RAMPRI_AAR_RAM2_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	796	#define AMLI_RAMPRI_AAR_RAM2_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	797	#define AMLI_RAMPRI_AAR_RAM2_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	798
Vincent Coubard	638:c90ae1400bf2	799	/* Bits 7..4 : Configuration field for RAM block 1. */
Vincent Coubard	638:c90ae1400bf2	800	#define AMLI_RAMPRI_AAR_RAM1_Pos (4UL) /!< Position of RAM1 field. /
Vincent Coubard	638:c90ae1400bf2	801	#define AMLI_RAMPRI_AAR_RAM1_Msk (0xFUL << AMLI_RAMPRI_AAR_RAM1_Pos) /!< Bit mask of RAM1 field. /
Vincent Coubard	638:c90ae1400bf2	802	#define AMLI_RAMPRI_AAR_RAM1_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	803	#define AMLI_RAMPRI_AAR_RAM1_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	804	#define AMLI_RAMPRI_AAR_RAM1_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	805	#define AMLI_RAMPRI_AAR_RAM1_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	806	#define AMLI_RAMPRI_AAR_RAM1_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	807	#define AMLI_RAMPRI_AAR_RAM1_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	808	#define AMLI_RAMPRI_AAR_RAM1_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	809	#define AMLI_RAMPRI_AAR_RAM1_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	810
Vincent Coubard	638:c90ae1400bf2	811	/* Bits 3..0 : Configuration field for RAM block 0. */
Vincent Coubard	638:c90ae1400bf2	812	#define AMLI_RAMPRI_AAR_RAM0_Pos (0UL) /!< Position of RAM0 field. /
Vincent Coubard	638:c90ae1400bf2	813	#define AMLI_RAMPRI_AAR_RAM0_Msk (0xFUL << AMLI_RAMPRI_AAR_RAM0_Pos) /!< Bit mask of RAM0 field. /
Vincent Coubard	638:c90ae1400bf2	814	#define AMLI_RAMPRI_AAR_RAM0_Pri0 (0x0UL) /!< Priority 0. /
Vincent Coubard	638:c90ae1400bf2	815	#define AMLI_RAMPRI_AAR_RAM0_Pri2 (0x2UL) /!< Priority 2. /
Vincent Coubard	638:c90ae1400bf2	816	#define AMLI_RAMPRI_AAR_RAM0_Pri4 (0x4UL) /!< Priority 4. /
Vincent Coubard	638:c90ae1400bf2	817	#define AMLI_RAMPRI_AAR_RAM0_Pri6 (0x6UL) /!< Priority 6. /
Vincent Coubard	638:c90ae1400bf2	818	#define AMLI_RAMPRI_AAR_RAM0_Pri8 (0x8UL) /!< Priority 8. /
Vincent Coubard	638:c90ae1400bf2	819	#define AMLI_RAMPRI_AAR_RAM0_Pri10 (0xAUL) /!< Priority 10. /
Vincent Coubard	638:c90ae1400bf2	820	#define AMLI_RAMPRI_AAR_RAM0_Pri12 (0xCUL) /!< Priority 12. /
Vincent Coubard	638:c90ae1400bf2	821	#define AMLI_RAMPRI_AAR_RAM0_Pri14 (0xEUL) /!< Priority 14. /
Vincent Coubard	638:c90ae1400bf2	822
Vincent Coubard	638:c90ae1400bf2	823
Vincent Coubard	638:c90ae1400bf2	824	/* Peripheral: CCM */
Vincent Coubard	638:c90ae1400bf2	825	/* Description: AES CCM Mode Encryption. */
Vincent Coubard	638:c90ae1400bf2	826
Vincent Coubard	638:c90ae1400bf2	827	/* Register: CCM_SHORTS */
Vincent Coubard	638:c90ae1400bf2	828	/* Description: Shortcuts for the CCM. */
Vincent Coubard	638:c90ae1400bf2	829
Vincent Coubard	638:c90ae1400bf2	830	/* Bit 0 : Shortcut between ENDKSGEN event and CRYPT task. */
Vincent Coubard	638:c90ae1400bf2	831	#define CCM_SHORTS_ENDKSGEN_CRYPT_Pos (0UL) /!< Position of ENDKSGEN_CRYPT field. /
Vincent Coubard	638:c90ae1400bf2	832	#define CCM_SHORTS_ENDKSGEN_CRYPT_Msk (0x1UL << CCM_SHORTS_ENDKSGEN_CRYPT_Pos) /!< Bit mask of ENDKSGEN_CRYPT field. /
Vincent Coubard	638:c90ae1400bf2	833	#define CCM_SHORTS_ENDKSGEN_CRYPT_Disabled (0UL) /!< Shortcut disabled. /
Vincent Coubard	638:c90ae1400bf2	834	#define CCM_SHORTS_ENDKSGEN_CRYPT_Enabled (1UL) /!< Shortcut enabled. /
Vincent Coubard	638:c90ae1400bf2	835
Vincent Coubard	638:c90ae1400bf2	836	/* Register: CCM_INTENSET */
Vincent Coubard	638:c90ae1400bf2	837	/* Description: Interrupt enable set register. */
Vincent Coubard	638:c90ae1400bf2	838
Vincent Coubard	638:c90ae1400bf2	839	/* Bit 2 : Enable interrupt on ERROR event. */
Vincent Coubard	638:c90ae1400bf2	840	#define CCM_INTENSET_ERROR_Pos (2UL) /!< Position of ERROR field. /
Vincent Coubard	638:c90ae1400bf2	841	#define CCM_INTENSET_ERROR_Msk (0x1UL << CCM_INTENSET_ERROR_Pos) /!< Bit mask of ERROR field. /
Vincent Coubard	638:c90ae1400bf2	842	#define CCM_INTENSET_ERROR_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	843	#define CCM_INTENSET_ERROR_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	844	#define CCM_INTENSET_ERROR_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	845
Vincent Coubard	638:c90ae1400bf2	846	/* Bit 1 : Enable interrupt on ENDCRYPT event. */
Vincent Coubard	638:c90ae1400bf2	847	#define CCM_INTENSET_ENDCRYPT_Pos (1UL) /!< Position of ENDCRYPT field. /
Vincent Coubard	638:c90ae1400bf2	848	#define CCM_INTENSET_ENDCRYPT_Msk (0x1UL << CCM_INTENSET_ENDCRYPT_Pos) /!< Bit mask of ENDCRYPT field. /
Vincent Coubard	638:c90ae1400bf2	849	#define CCM_INTENSET_ENDCRYPT_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	850	#define CCM_INTENSET_ENDCRYPT_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	851	#define CCM_INTENSET_ENDCRYPT_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	852
Vincent Coubard	638:c90ae1400bf2	853	/* Bit 0 : Enable interrupt on ENDKSGEN event. */
Vincent Coubard	638:c90ae1400bf2	854	#define CCM_INTENSET_ENDKSGEN_Pos (0UL) /!< Position of ENDKSGEN field. /
Vincent Coubard	638:c90ae1400bf2	855	#define CCM_INTENSET_ENDKSGEN_Msk (0x1UL << CCM_INTENSET_ENDKSGEN_Pos) /!< Bit mask of ENDKSGEN field. /
Vincent Coubard	638:c90ae1400bf2	856	#define CCM_INTENSET_ENDKSGEN_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	857	#define CCM_INTENSET_ENDKSGEN_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	858	#define CCM_INTENSET_ENDKSGEN_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	859
Vincent Coubard	638:c90ae1400bf2	860	/* Register: CCM_INTENCLR */
Vincent Coubard	638:c90ae1400bf2	861	/* Description: Interrupt enable clear register. */
Vincent Coubard	638:c90ae1400bf2	862
Vincent Coubard	638:c90ae1400bf2	863	/* Bit 2 : Disable interrupt on ERROR event. */
Vincent Coubard	638:c90ae1400bf2	864	#define CCM_INTENCLR_ERROR_Pos (2UL) /!< Position of ERROR field. /
Vincent Coubard	638:c90ae1400bf2	865	#define CCM_INTENCLR_ERROR_Msk (0x1UL << CCM_INTENCLR_ERROR_Pos) /!< Bit mask of ERROR field. /
Vincent Coubard	638:c90ae1400bf2	866	#define CCM_INTENCLR_ERROR_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	867	#define CCM_INTENCLR_ERROR_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	868	#define CCM_INTENCLR_ERROR_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	869
Vincent Coubard	638:c90ae1400bf2	870	/* Bit 1 : Disable interrupt on ENDCRYPT event. */
Vincent Coubard	638:c90ae1400bf2	871	#define CCM_INTENCLR_ENDCRYPT_Pos (1UL) /!< Position of ENDCRYPT field. /
Vincent Coubard	638:c90ae1400bf2	872	#define CCM_INTENCLR_ENDCRYPT_Msk (0x1UL << CCM_INTENCLR_ENDCRYPT_Pos) /!< Bit mask of ENDCRYPT field. /
Vincent Coubard	638:c90ae1400bf2	873	#define CCM_INTENCLR_ENDCRYPT_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	874	#define CCM_INTENCLR_ENDCRYPT_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	875	#define CCM_INTENCLR_ENDCRYPT_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	876
Vincent Coubard	638:c90ae1400bf2	877	/* Bit 0 : Disable interrupt on ENDKSGEN event. */
Vincent Coubard	638:c90ae1400bf2	878	#define CCM_INTENCLR_ENDKSGEN_Pos (0UL) /!< Position of ENDKSGEN field. /
Vincent Coubard	638:c90ae1400bf2	879	#define CCM_INTENCLR_ENDKSGEN_Msk (0x1UL << CCM_INTENCLR_ENDKSGEN_Pos) /!< Bit mask of ENDKSGEN field. /
Vincent Coubard	638:c90ae1400bf2	880	#define CCM_INTENCLR_ENDKSGEN_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	881	#define CCM_INTENCLR_ENDKSGEN_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	882	#define CCM_INTENCLR_ENDKSGEN_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	883
Vincent Coubard	638:c90ae1400bf2	884	/* Register: CCM_MICSTATUS */
Vincent Coubard	638:c90ae1400bf2	885	/* Description: CCM RX MIC check result. */
Vincent Coubard	638:c90ae1400bf2	886
Vincent Coubard	638:c90ae1400bf2	887	/* Bit 0 : Result of the MIC check performed during the previous CCM RX STARTCRYPT */
Vincent Coubard	638:c90ae1400bf2	888	#define CCM_MICSTATUS_MICSTATUS_Pos (0UL) /!< Position of MICSTATUS field. /
Vincent Coubard	638:c90ae1400bf2	889	#define CCM_MICSTATUS_MICSTATUS_Msk (0x1UL << CCM_MICSTATUS_MICSTATUS_Pos) /!< Bit mask of MICSTATUS field. /
Vincent Coubard	638:c90ae1400bf2	890	#define CCM_MICSTATUS_MICSTATUS_CheckFailed (0UL) /!< MIC check failed. /
Vincent Coubard	638:c90ae1400bf2	891	#define CCM_MICSTATUS_MICSTATUS_CheckPassed (1UL) /!< MIC check passed. /
Vincent Coubard	638:c90ae1400bf2	892
Vincent Coubard	638:c90ae1400bf2	893	/* Register: CCM_ENABLE */
Vincent Coubard	638:c90ae1400bf2	894	/* Description: CCM enable. */
Vincent Coubard	638:c90ae1400bf2	895
Vincent Coubard	638:c90ae1400bf2	896	/* Bits 1..0 : CCM enable. */
Vincent Coubard	638:c90ae1400bf2	897	#define CCM_ENABLE_ENABLE_Pos (0UL) /!< Position of ENABLE field. /
Vincent Coubard	638:c90ae1400bf2	898	#define CCM_ENABLE_ENABLE_Msk (0x3UL << CCM_ENABLE_ENABLE_Pos) /!< Bit mask of ENABLE field. /
Vincent Coubard	638:c90ae1400bf2	899	#define CCM_ENABLE_ENABLE_Disabled (0x00UL) /!< CCM is disabled. /
Vincent Coubard	638:c90ae1400bf2	900	#define CCM_ENABLE_ENABLE_Enabled (0x02UL) /!< CCM is enabled. /
Vincent Coubard	638:c90ae1400bf2	901
Vincent Coubard	638:c90ae1400bf2	902	/* Register: CCM_MODE */
Vincent Coubard	638:c90ae1400bf2	903	/* Description: Operation mode. */
Vincent Coubard	638:c90ae1400bf2	904
Vincent Coubard	638:c90ae1400bf2	905	/* Bit 0 : CCM mode operation. */
Vincent Coubard	638:c90ae1400bf2	906	#define CCM_MODE_MODE_Pos (0UL) /!< Position of MODE field. /
Vincent Coubard	638:c90ae1400bf2	907	#define CCM_MODE_MODE_Msk (0x1UL << CCM_MODE_MODE_Pos) /!< Bit mask of MODE field. /
Vincent Coubard	638:c90ae1400bf2	908	#define CCM_MODE_MODE_Encryption (0UL) /!< CCM mode TX /
Vincent Coubard	638:c90ae1400bf2	909	#define CCM_MODE_MODE_Decryption (1UL) /!< CCM mode TX /
Vincent Coubard	638:c90ae1400bf2	910
Vincent Coubard	638:c90ae1400bf2	911	/* Register: CCM_POWER */
Vincent Coubard	638:c90ae1400bf2	912	/* Description: Peripheral power control. */
Vincent Coubard	638:c90ae1400bf2	913
Vincent Coubard	638:c90ae1400bf2	914	/* Bit 0 : Peripheral power control. */
Vincent Coubard	638:c90ae1400bf2	915	#define CCM_POWER_POWER_Pos (0UL) /!< Position of POWER field. /
Vincent Coubard	638:c90ae1400bf2	916	#define CCM_POWER_POWER_Msk (0x1UL << CCM_POWER_POWER_Pos) /!< Bit mask of POWER field. /
Vincent Coubard	638:c90ae1400bf2	917	#define CCM_POWER_POWER_Disabled (0UL) /!< Module power disabled. /
Vincent Coubard	638:c90ae1400bf2	918	#define CCM_POWER_POWER_Enabled (1UL) /!< Module power enabled. /
Vincent Coubard	638:c90ae1400bf2	919
Vincent Coubard	638:c90ae1400bf2	920
Vincent Coubard	638:c90ae1400bf2	921	/* Peripheral: CLOCK */
Vincent Coubard	638:c90ae1400bf2	922	/* Description: Clock control. */
Vincent Coubard	638:c90ae1400bf2	923
Vincent Coubard	638:c90ae1400bf2	924	/* Register: CLOCK_INTENSET */
Vincent Coubard	638:c90ae1400bf2	925	/* Description: Interrupt enable set register. */
Vincent Coubard	638:c90ae1400bf2	926
Vincent Coubard	638:c90ae1400bf2	927	/* Bit 4 : Enable interrupt on CTTO event. */
Vincent Coubard	638:c90ae1400bf2	928	#define CLOCK_INTENSET_CTTO_Pos (4UL) /!< Position of CTTO field. /
Vincent Coubard	638:c90ae1400bf2	929	#define CLOCK_INTENSET_CTTO_Msk (0x1UL << CLOCK_INTENSET_CTTO_Pos) /!< Bit mask of CTTO field. /
Vincent Coubard	638:c90ae1400bf2	930	#define CLOCK_INTENSET_CTTO_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	931	#define CLOCK_INTENSET_CTTO_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	932	#define CLOCK_INTENSET_CTTO_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	933
Vincent Coubard	638:c90ae1400bf2	934	/* Bit 3 : Enable interrupt on DONE event. */
Vincent Coubard	638:c90ae1400bf2	935	#define CLOCK_INTENSET_DONE_Pos (3UL) /!< Position of DONE field. /
Vincent Coubard	638:c90ae1400bf2	936	#define CLOCK_INTENSET_DONE_Msk (0x1UL << CLOCK_INTENSET_DONE_Pos) /!< Bit mask of DONE field. /
Vincent Coubard	638:c90ae1400bf2	937	#define CLOCK_INTENSET_DONE_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	938	#define CLOCK_INTENSET_DONE_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	939	#define CLOCK_INTENSET_DONE_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	940
Vincent Coubard	638:c90ae1400bf2	941	/* Bit 1 : Enable interrupt on LFCLKSTARTED event. */
Vincent Coubard	638:c90ae1400bf2	942	#define CLOCK_INTENSET_LFCLKSTARTED_Pos (1UL) /!< Position of LFCLKSTARTED field. /
Vincent Coubard	638:c90ae1400bf2	943	#define CLOCK_INTENSET_LFCLKSTARTED_Msk (0x1UL << CLOCK_INTENSET_LFCLKSTARTED_Pos) /!< Bit mask of LFCLKSTARTED field. /
Vincent Coubard	638:c90ae1400bf2	944	#define CLOCK_INTENSET_LFCLKSTARTED_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	945	#define CLOCK_INTENSET_LFCLKSTARTED_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	946	#define CLOCK_INTENSET_LFCLKSTARTED_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	947
Vincent Coubard	638:c90ae1400bf2	948	/* Bit 0 : Enable interrupt on HFCLKSTARTED event. */
Vincent Coubard	638:c90ae1400bf2	949	#define CLOCK_INTENSET_HFCLKSTARTED_Pos (0UL) /!< Position of HFCLKSTARTED field. /
Vincent Coubard	638:c90ae1400bf2	950	#define CLOCK_INTENSET_HFCLKSTARTED_Msk (0x1UL << CLOCK_INTENSET_HFCLKSTARTED_Pos) /!< Bit mask of HFCLKSTARTED field. /
Vincent Coubard	638:c90ae1400bf2	951	#define CLOCK_INTENSET_HFCLKSTARTED_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	952	#define CLOCK_INTENSET_HFCLKSTARTED_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	953	#define CLOCK_INTENSET_HFCLKSTARTED_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	954
Vincent Coubard	638:c90ae1400bf2	955	/* Register: CLOCK_INTENCLR */
Vincent Coubard	638:c90ae1400bf2	956	/* Description: Interrupt enable clear register. */
Vincent Coubard	638:c90ae1400bf2	957
Vincent Coubard	638:c90ae1400bf2	958	/* Bit 4 : Disable interrupt on CTTO event. */
Vincent Coubard	638:c90ae1400bf2	959	#define CLOCK_INTENCLR_CTTO_Pos (4UL) /!< Position of CTTO field. /
Vincent Coubard	638:c90ae1400bf2	960	#define CLOCK_INTENCLR_CTTO_Msk (0x1UL << CLOCK_INTENCLR_CTTO_Pos) /!< Bit mask of CTTO field. /
Vincent Coubard	638:c90ae1400bf2	961	#define CLOCK_INTENCLR_CTTO_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	962	#define CLOCK_INTENCLR_CTTO_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	963	#define CLOCK_INTENCLR_CTTO_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	964
Vincent Coubard	638:c90ae1400bf2	965	/* Bit 3 : Disable interrupt on DONE event. */
Vincent Coubard	638:c90ae1400bf2	966	#define CLOCK_INTENCLR_DONE_Pos (3UL) /!< Position of DONE field. /
Vincent Coubard	638:c90ae1400bf2	967	#define CLOCK_INTENCLR_DONE_Msk (0x1UL << CLOCK_INTENCLR_DONE_Pos) /!< Bit mask of DONE field. /
Vincent Coubard	638:c90ae1400bf2	968	#define CLOCK_INTENCLR_DONE_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	969	#define CLOCK_INTENCLR_DONE_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	970	#define CLOCK_INTENCLR_DONE_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	971
Vincent Coubard	638:c90ae1400bf2	972	/* Bit 1 : Disable interrupt on LFCLKSTARTED event. */
Vincent Coubard	638:c90ae1400bf2	973	#define CLOCK_INTENCLR_LFCLKSTARTED_Pos (1UL) /!< Position of LFCLKSTARTED field. /
Vincent Coubard	638:c90ae1400bf2	974	#define CLOCK_INTENCLR_LFCLKSTARTED_Msk (0x1UL << CLOCK_INTENCLR_LFCLKSTARTED_Pos) /!< Bit mask of LFCLKSTARTED field. /
Vincent Coubard	638:c90ae1400bf2	975	#define CLOCK_INTENCLR_LFCLKSTARTED_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	976	#define CLOCK_INTENCLR_LFCLKSTARTED_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	977	#define CLOCK_INTENCLR_LFCLKSTARTED_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	978
Vincent Coubard	638:c90ae1400bf2	979	/* Bit 0 : Disable interrupt on HFCLKSTARTED event. */
Vincent Coubard	638:c90ae1400bf2	980	#define CLOCK_INTENCLR_HFCLKSTARTED_Pos (0UL) /!< Position of HFCLKSTARTED field. /
Vincent Coubard	638:c90ae1400bf2	981	#define CLOCK_INTENCLR_HFCLKSTARTED_Msk (0x1UL << CLOCK_INTENCLR_HFCLKSTARTED_Pos) /!< Bit mask of HFCLKSTARTED field. /
Vincent Coubard	638:c90ae1400bf2	982	#define CLOCK_INTENCLR_HFCLKSTARTED_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	983	#define CLOCK_INTENCLR_HFCLKSTARTED_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	984	#define CLOCK_INTENCLR_HFCLKSTARTED_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	985
Vincent Coubard	638:c90ae1400bf2	986	/* Register: CLOCK_HFCLKRUN */
Vincent Coubard	638:c90ae1400bf2	987	/* Description: Task HFCLKSTART trigger status. */
Vincent Coubard	638:c90ae1400bf2	988
Vincent Coubard	638:c90ae1400bf2	989	/* Bit 0 : Task HFCLKSTART trigger status. */
Vincent Coubard	638:c90ae1400bf2	990	#define CLOCK_HFCLKRUN_STATUS_Pos (0UL) /!< Position of STATUS field. /
Vincent Coubard	638:c90ae1400bf2	991	#define CLOCK_HFCLKRUN_STATUS_Msk (0x1UL << CLOCK_HFCLKRUN_STATUS_Pos) /!< Bit mask of STATUS field. /
Vincent Coubard	638:c90ae1400bf2	992	#define CLOCK_HFCLKRUN_STATUS_NotTriggered (0UL) /!< Task HFCLKSTART has not been triggered. /
Vincent Coubard	638:c90ae1400bf2	993	#define CLOCK_HFCLKRUN_STATUS_Triggered (1UL) /!< Task HFCLKSTART has been triggered. /
Vincent Coubard	638:c90ae1400bf2	994
Vincent Coubard	638:c90ae1400bf2	995	/* Register: CLOCK_HFCLKSTAT */
Vincent Coubard	638:c90ae1400bf2	996	/* Description: High frequency clock status. */
Vincent Coubard	638:c90ae1400bf2	997
Vincent Coubard	638:c90ae1400bf2	998	/* Bit 16 : State for the HFCLK. */
Vincent Coubard	638:c90ae1400bf2	999	#define CLOCK_HFCLKSTAT_STATE_Pos (16UL) /!< Position of STATE field. /
Vincent Coubard	638:c90ae1400bf2	1000	#define CLOCK_HFCLKSTAT_STATE_Msk (0x1UL << CLOCK_HFCLKSTAT_STATE_Pos) /!< Bit mask of STATE field. /
Vincent Coubard	638:c90ae1400bf2	1001	#define CLOCK_HFCLKSTAT_STATE_NotRunning (0UL) /!< HFCLK clock not running. /
Vincent Coubard	638:c90ae1400bf2	1002	#define CLOCK_HFCLKSTAT_STATE_Running (1UL) /!< HFCLK clock running. /
Vincent Coubard	638:c90ae1400bf2	1003
Vincent Coubard	638:c90ae1400bf2	1004	/* Bit 0 : Active clock source for the HF clock. */
Vincent Coubard	638:c90ae1400bf2	1005	#define CLOCK_HFCLKSTAT_SRC_Pos (0UL) /!< Position of SRC field. /
Vincent Coubard	638:c90ae1400bf2	1006	#define CLOCK_HFCLKSTAT_SRC_Msk (0x1UL << CLOCK_HFCLKSTAT_SRC_Pos) /!< Bit mask of SRC field. /
Vincent Coubard	638:c90ae1400bf2	1007	#define CLOCK_HFCLKSTAT_SRC_RC (0UL) /!< Internal 16MHz RC oscillator running and generating the HFCLK clock. /
Vincent Coubard	638:c90ae1400bf2	1008	#define CLOCK_HFCLKSTAT_SRC_Xtal (1UL) /!< External 16MHz/32MHz crystal oscillator running and generating the HFCLK clock. /
Vincent Coubard	638:c90ae1400bf2	1009
Vincent Coubard	638:c90ae1400bf2	1010	/* Register: CLOCK_LFCLKRUN */
Vincent Coubard	638:c90ae1400bf2	1011	/* Description: Task LFCLKSTART triggered status. */
Vincent Coubard	638:c90ae1400bf2	1012
Vincent Coubard	638:c90ae1400bf2	1013	/* Bit 0 : Task LFCLKSTART triggered status. */
Vincent Coubard	638:c90ae1400bf2	1014	#define CLOCK_LFCLKRUN_STATUS_Pos (0UL) /!< Position of STATUS field. /
Vincent Coubard	638:c90ae1400bf2	1015	#define CLOCK_LFCLKRUN_STATUS_Msk (0x1UL << CLOCK_LFCLKRUN_STATUS_Pos) /!< Bit mask of STATUS field. /
Vincent Coubard	638:c90ae1400bf2	1016	#define CLOCK_LFCLKRUN_STATUS_NotTriggered (0UL) /!< Task LFCLKSTART has not been triggered. /
Vincent Coubard	638:c90ae1400bf2	1017	#define CLOCK_LFCLKRUN_STATUS_Triggered (1UL) /!< Task LFCLKSTART has been triggered. /
Vincent Coubard	638:c90ae1400bf2	1018
Vincent Coubard	638:c90ae1400bf2	1019	/* Register: CLOCK_LFCLKSTAT */
Vincent Coubard	638:c90ae1400bf2	1020	/* Description: Low frequency clock status. */
Vincent Coubard	638:c90ae1400bf2	1021
Vincent Coubard	638:c90ae1400bf2	1022	/* Bit 16 : State for the LF clock. */
Vincent Coubard	638:c90ae1400bf2	1023	#define CLOCK_LFCLKSTAT_STATE_Pos (16UL) /!< Position of STATE field. /
Vincent Coubard	638:c90ae1400bf2	1024	#define CLOCK_LFCLKSTAT_STATE_Msk (0x1UL << CLOCK_LFCLKSTAT_STATE_Pos) /!< Bit mask of STATE field. /
Vincent Coubard	638:c90ae1400bf2	1025	#define CLOCK_LFCLKSTAT_STATE_NotRunning (0UL) /!< LFCLK clock not running. /
Vincent Coubard	638:c90ae1400bf2	1026	#define CLOCK_LFCLKSTAT_STATE_Running (1UL) /!< LFCLK clock running. /
Vincent Coubard	638:c90ae1400bf2	1027
Vincent Coubard	638:c90ae1400bf2	1028	/* Bits 1..0 : Active clock source for the LF clock. */
Vincent Coubard	638:c90ae1400bf2	1029	#define CLOCK_LFCLKSTAT_SRC_Pos (0UL) /!< Position of SRC field. /
Vincent Coubard	638:c90ae1400bf2	1030	#define CLOCK_LFCLKSTAT_SRC_Msk (0x3UL << CLOCK_LFCLKSTAT_SRC_Pos) /!< Bit mask of SRC field. /
Vincent Coubard	638:c90ae1400bf2	1031	#define CLOCK_LFCLKSTAT_SRC_RC (0UL) /!< Internal 32KiHz RC oscillator running and generating the LFCLK clock. /
Vincent Coubard	638:c90ae1400bf2	1032	#define CLOCK_LFCLKSTAT_SRC_Xtal (1UL) /!< External 32KiHz crystal oscillator running and generating the LFCLK clock. /
Vincent Coubard	638:c90ae1400bf2	1033	#define CLOCK_LFCLKSTAT_SRC_Synth (2UL) /!< Internal 32KiHz synthesizer from the HFCLK running and generating the LFCLK clock. /
Vincent Coubard	638:c90ae1400bf2	1034
Vincent Coubard	638:c90ae1400bf2	1035	/* Register: CLOCK_LFCLKSRCCOPY */
Vincent Coubard	638:c90ae1400bf2	1036	/* Description: Clock source for the LFCLK clock, set when task LKCLKSTART is triggered. */
Vincent Coubard	638:c90ae1400bf2	1037
Vincent Coubard	638:c90ae1400bf2	1038	/* Bits 1..0 : Clock source for the LFCLK clock, set when task LKCLKSTART is triggered. */
Vincent Coubard	638:c90ae1400bf2	1039	#define CLOCK_LFCLKSRCCOPY_SRC_Pos (0UL) /!< Position of SRC field. /
Vincent Coubard	638:c90ae1400bf2	1040	#define CLOCK_LFCLKSRCCOPY_SRC_Msk (0x3UL << CLOCK_LFCLKSRCCOPY_SRC_Pos) /!< Bit mask of SRC field. /
Vincent Coubard	638:c90ae1400bf2	1041	#define CLOCK_LFCLKSRCCOPY_SRC_RC (0UL) /!< Internal 32KiHz RC oscillator. /
Vincent Coubard	638:c90ae1400bf2	1042	#define CLOCK_LFCLKSRCCOPY_SRC_Xtal (1UL) /!< External 32KiHz crystal. /
Vincent Coubard	638:c90ae1400bf2	1043	#define CLOCK_LFCLKSRCCOPY_SRC_Synth (2UL) /!< Internal 32KiHz synthesizer from HFCLK system clock. /
Vincent Coubard	638:c90ae1400bf2	1044
Vincent Coubard	638:c90ae1400bf2	1045	/* Register: CLOCK_LFCLKSRC */
Vincent Coubard	638:c90ae1400bf2	1046	/* Description: Clock source for the LFCLK clock. */
Vincent Coubard	638:c90ae1400bf2	1047
Vincent Coubard	638:c90ae1400bf2	1048	/* Bits 1..0 : Clock source. */
Vincent Coubard	638:c90ae1400bf2	1049	#define CLOCK_LFCLKSRC_SRC_Pos (0UL) /!< Position of SRC field. /
Vincent Coubard	638:c90ae1400bf2	1050	#define CLOCK_LFCLKSRC_SRC_Msk (0x3UL << CLOCK_LFCLKSRC_SRC_Pos) /!< Bit mask of SRC field. /
Vincent Coubard	638:c90ae1400bf2	1051	#define CLOCK_LFCLKSRC_SRC_RC (0UL) /!< Internal 32KiHz RC oscillator. /
Vincent Coubard	638:c90ae1400bf2	1052	#define CLOCK_LFCLKSRC_SRC_Xtal (1UL) /!< External 32KiHz crystal. /
Vincent Coubard	638:c90ae1400bf2	1053	#define CLOCK_LFCLKSRC_SRC_Synth (2UL) /!< Internal 32KiHz synthesizer from HFCLK system clock. /
Vincent Coubard	638:c90ae1400bf2	1054
Vincent Coubard	638:c90ae1400bf2	1055	/* Register: CLOCK_CTIV */
Vincent Coubard	638:c90ae1400bf2	1056	/* Description: Calibration timer interval. */
Vincent Coubard	638:c90ae1400bf2	1057
Vincent Coubard	638:c90ae1400bf2	1058	/* Bits 6..0 : Calibration timer interval in 0.25s resolution. */
Vincent Coubard	638:c90ae1400bf2	1059	#define CLOCK_CTIV_CTIV_Pos (0UL) /!< Position of CTIV field. /
Vincent Coubard	638:c90ae1400bf2	1060	#define CLOCK_CTIV_CTIV_Msk (0x7FUL << CLOCK_CTIV_CTIV_Pos) /!< Bit mask of CTIV field. /
Vincent Coubard	638:c90ae1400bf2	1061
Vincent Coubard	638:c90ae1400bf2	1062	/* Register: CLOCK_XTALFREQ */
Vincent Coubard	638:c90ae1400bf2	1063	/* Description: Crystal frequency. */
Vincent Coubard	638:c90ae1400bf2	1064
Vincent Coubard	638:c90ae1400bf2	1065	/* Bits 7..0 : External Xtal frequency selection. */
Vincent Coubard	638:c90ae1400bf2	1066	#define CLOCK_XTALFREQ_XTALFREQ_Pos (0UL) /!< Position of XTALFREQ field. /
Vincent Coubard	638:c90ae1400bf2	1067	#define CLOCK_XTALFREQ_XTALFREQ_Msk (0xFFUL << CLOCK_XTALFREQ_XTALFREQ_Pos) /!< Bit mask of XTALFREQ field. /
Vincent Coubard	638:c90ae1400bf2	1068	#define CLOCK_XTALFREQ_XTALFREQ_32MHz (0x00UL) /!< 32MHz xtal is used as source for the HFCLK oscillator. /
Vincent Coubard	638:c90ae1400bf2	1069	#define CLOCK_XTALFREQ_XTALFREQ_16MHz (0xFFUL) /!< 16MHz xtal is used as source for the HFCLK oscillator. /
Vincent Coubard	638:c90ae1400bf2	1070
Vincent Coubard	638:c90ae1400bf2	1071
Vincent Coubard	638:c90ae1400bf2	1072	/* Peripheral: ECB */
Vincent Coubard	638:c90ae1400bf2	1073	/* Description: AES ECB Mode Encryption. */
Vincent Coubard	638:c90ae1400bf2	1074
Vincent Coubard	638:c90ae1400bf2	1075	/* Register: ECB_INTENSET */
Vincent Coubard	638:c90ae1400bf2	1076	/* Description: Interrupt enable set register. */
Vincent Coubard	638:c90ae1400bf2	1077
Vincent Coubard	638:c90ae1400bf2	1078	/* Bit 1 : Enable interrupt on ERRORECB event. */
Vincent Coubard	638:c90ae1400bf2	1079	#define ECB_INTENSET_ERRORECB_Pos (1UL) /!< Position of ERRORECB field. /
Vincent Coubard	638:c90ae1400bf2	1080	#define ECB_INTENSET_ERRORECB_Msk (0x1UL << ECB_INTENSET_ERRORECB_Pos) /!< Bit mask of ERRORECB field. /
Vincent Coubard	638:c90ae1400bf2	1081	#define ECB_INTENSET_ERRORECB_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	1082	#define ECB_INTENSET_ERRORECB_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	1083	#define ECB_INTENSET_ERRORECB_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	1084
Vincent Coubard	638:c90ae1400bf2	1085	/* Bit 0 : Enable interrupt on ENDECB event. */
Vincent Coubard	638:c90ae1400bf2	1086	#define ECB_INTENSET_ENDECB_Pos (0UL) /!< Position of ENDECB field. /
Vincent Coubard	638:c90ae1400bf2	1087	#define ECB_INTENSET_ENDECB_Msk (0x1UL << ECB_INTENSET_ENDECB_Pos) /!< Bit mask of ENDECB field. /
Vincent Coubard	638:c90ae1400bf2	1088	#define ECB_INTENSET_ENDECB_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	1089	#define ECB_INTENSET_ENDECB_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	1090	#define ECB_INTENSET_ENDECB_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	1091
Vincent Coubard	638:c90ae1400bf2	1092	/* Register: ECB_INTENCLR */
Vincent Coubard	638:c90ae1400bf2	1093	/* Description: Interrupt enable clear register. */
Vincent Coubard	638:c90ae1400bf2	1094
Vincent Coubard	638:c90ae1400bf2	1095	/* Bit 1 : Disable interrupt on ERRORECB event. */
Vincent Coubard	638:c90ae1400bf2	1096	#define ECB_INTENCLR_ERRORECB_Pos (1UL) /!< Position of ERRORECB field. /
Vincent Coubard	638:c90ae1400bf2	1097	#define ECB_INTENCLR_ERRORECB_Msk (0x1UL << ECB_INTENCLR_ERRORECB_Pos) /!< Bit mask of ERRORECB field. /
Vincent Coubard	638:c90ae1400bf2	1098	#define ECB_INTENCLR_ERRORECB_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	1099	#define ECB_INTENCLR_ERRORECB_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	1100	#define ECB_INTENCLR_ERRORECB_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	1101
Vincent Coubard	638:c90ae1400bf2	1102	/* Bit 0 : Disable interrupt on ENDECB event. */
Vincent Coubard	638:c90ae1400bf2	1103	#define ECB_INTENCLR_ENDECB_Pos (0UL) /!< Position of ENDECB field. /
Vincent Coubard	638:c90ae1400bf2	1104	#define ECB_INTENCLR_ENDECB_Msk (0x1UL << ECB_INTENCLR_ENDECB_Pos) /!< Bit mask of ENDECB field. /
Vincent Coubard	638:c90ae1400bf2	1105	#define ECB_INTENCLR_ENDECB_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	1106	#define ECB_INTENCLR_ENDECB_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	1107	#define ECB_INTENCLR_ENDECB_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	1108
Vincent Coubard	638:c90ae1400bf2	1109	/* Register: ECB_POWER */
Vincent Coubard	638:c90ae1400bf2	1110	/* Description: Peripheral power control. */
Vincent Coubard	638:c90ae1400bf2	1111
Vincent Coubard	638:c90ae1400bf2	1112	/* Bit 0 : Peripheral power control. */
Vincent Coubard	638:c90ae1400bf2	1113	#define ECB_POWER_POWER_Pos (0UL) /!< Position of POWER field. /
Vincent Coubard	638:c90ae1400bf2	1114	#define ECB_POWER_POWER_Msk (0x1UL << ECB_POWER_POWER_Pos) /!< Bit mask of POWER field. /
Vincent Coubard	638:c90ae1400bf2	1115	#define ECB_POWER_POWER_Disabled (0UL) /!< Module power disabled. /
Vincent Coubard	638:c90ae1400bf2	1116	#define ECB_POWER_POWER_Enabled (1UL) /!< Module power enabled. /
Vincent Coubard	638:c90ae1400bf2	1117
Vincent Coubard	638:c90ae1400bf2	1118
Vincent Coubard	638:c90ae1400bf2	1119	/* Peripheral: FICR */
Vincent Coubard	638:c90ae1400bf2	1120	/* Description: Factory Information Configuration. */
Vincent Coubard	638:c90ae1400bf2	1121
Vincent Coubard	638:c90ae1400bf2	1122	/* Register: FICR_PPFC */
Vincent Coubard	638:c90ae1400bf2	1123	/* Description: Pre-programmed factory code present. */
Vincent Coubard	638:c90ae1400bf2	1124
Vincent Coubard	638:c90ae1400bf2	1125	/* Bits 7..0 : Pre-programmed factory code present. */
Vincent Coubard	638:c90ae1400bf2	1126	#define FICR_PPFC_PPFC_Pos (0UL) /!< Position of PPFC field. /
Vincent Coubard	638:c90ae1400bf2	1127	#define FICR_PPFC_PPFC_Msk (0xFFUL << FICR_PPFC_PPFC_Pos) /!< Bit mask of PPFC field. /
Vincent Coubard	638:c90ae1400bf2	1128	#define FICR_PPFC_PPFC_Present (0x00UL) /!< Present. /
Vincent Coubard	638:c90ae1400bf2	1129	#define FICR_PPFC_PPFC_NotPresent (0xFFUL) /!< Not present. /
Vincent Coubard	638:c90ae1400bf2	1130
Vincent Coubard	638:c90ae1400bf2	1131	/* Register: FICR_CONFIGID */
Vincent Coubard	638:c90ae1400bf2	1132	/* Description: Configuration identifier. */
Vincent Coubard	638:c90ae1400bf2	1133
Vincent Coubard	638:c90ae1400bf2	1134	/* Bits 31..16 : Firmware Identification Number pre-loaded into the flash. */
Vincent Coubard	638:c90ae1400bf2	1135	#define FICR_CONFIGID_FWID_Pos (16UL) /!< Position of FWID field. /
Vincent Coubard	638:c90ae1400bf2	1136	#define FICR_CONFIGID_FWID_Msk (0xFFFFUL << FICR_CONFIGID_FWID_Pos) /!< Bit mask of FWID field. /
Vincent Coubard	638:c90ae1400bf2	1137
Vincent Coubard	638:c90ae1400bf2	1138	/* Bits 15..0 : Hardware Identification Number. */
Vincent Coubard	638:c90ae1400bf2	1139	#define FICR_CONFIGID_HWID_Pos (0UL) /!< Position of HWID field. /
Vincent Coubard	638:c90ae1400bf2	1140	#define FICR_CONFIGID_HWID_Msk (0xFFFFUL << FICR_CONFIGID_HWID_Pos) /!< Bit mask of HWID field. /
Vincent Coubard	638:c90ae1400bf2	1141
Vincent Coubard	638:c90ae1400bf2	1142	/* Register: FICR_DEVICEADDRTYPE */
Vincent Coubard	638:c90ae1400bf2	1143	/* Description: Device address type. */
Vincent Coubard	638:c90ae1400bf2	1144
Vincent Coubard	638:c90ae1400bf2	1145	/* Bit 0 : Device address type. */
Vincent Coubard	638:c90ae1400bf2	1146	#define FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos (0UL) /!< Position of DEVICEADDRTYPE field. /
Vincent Coubard	638:c90ae1400bf2	1147	#define FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Msk (0x1UL << FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos) /!< Bit mask of DEVICEADDRTYPE field. /
Vincent Coubard	638:c90ae1400bf2	1148	#define FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Public (0UL) /!< Public address. /
Vincent Coubard	638:c90ae1400bf2	1149	#define FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Random (1UL) /!< Random address. /
Vincent Coubard	638:c90ae1400bf2	1150
Vincent Coubard	638:c90ae1400bf2	1151	/* Register: FICR_OVERRIDEEN */
Vincent Coubard	638:c90ae1400bf2	1152	/* Description: Radio calibration override enable. */
Vincent Coubard	638:c90ae1400bf2	1153
Vincent Coubard	638:c90ae1400bf2	1154	/* Bit 3 : Override default values for BLE_1Mbit mode. */
Vincent Coubard	638:c90ae1400bf2	1155	#define FICR_OVERRIDEEN_BLE_1MBIT_Pos (3UL) /!< Position of BLE_1MBIT field. /
Vincent Coubard	638:c90ae1400bf2	1156	#define FICR_OVERRIDEEN_BLE_1MBIT_Msk (0x1UL << FICR_OVERRIDEEN_BLE_1MBIT_Pos) /!< Bit mask of BLE_1MBIT field. /
Vincent Coubard	638:c90ae1400bf2	1157	#define FICR_OVERRIDEEN_BLE_1MBIT_Override (0UL) /!< Override the default values for BLE_1Mbit mode. /
Vincent Coubard	638:c90ae1400bf2	1158	#define FICR_OVERRIDEEN_BLE_1MBIT_NotOverride (1UL) /!< Do not override the default values for BLE_1Mbit mode. /
Vincent Coubard	638:c90ae1400bf2	1159
Vincent Coubard	638:c90ae1400bf2	1160	/* Bit 0 : Override default values for NRF_1Mbit mode. */
Vincent Coubard	638:c90ae1400bf2	1161	#define FICR_OVERRIDEEN_NRF_1MBIT_Pos (0UL) /!< Position of NRF_1MBIT field. /
Vincent Coubard	638:c90ae1400bf2	1162	#define FICR_OVERRIDEEN_NRF_1MBIT_Msk (0x1UL << FICR_OVERRIDEEN_NRF_1MBIT_Pos) /!< Bit mask of NRF_1MBIT field. /
Vincent Coubard	638:c90ae1400bf2	1163	#define FICR_OVERRIDEEN_NRF_1MBIT_Override (0UL) /!< Override the default values for NRF_1Mbit mode. /
Vincent Coubard	638:c90ae1400bf2	1164	#define FICR_OVERRIDEEN_NRF_1MBIT_NotOverride (1UL) /!< Do not override the default values for NRF_1Mbit mode. /
Vincent Coubard	638:c90ae1400bf2	1165
Vincent Coubard	638:c90ae1400bf2	1166
Vincent Coubard	638:c90ae1400bf2	1167	/* Peripheral: GPIO */
Vincent Coubard	638:c90ae1400bf2	1168	/* Description: General purpose input and output. */
Vincent Coubard	638:c90ae1400bf2	1169
Vincent Coubard	638:c90ae1400bf2	1170	/* Register: GPIO_OUT */
Vincent Coubard	638:c90ae1400bf2	1171	/* Description: Write GPIO port. */
Vincent Coubard	638:c90ae1400bf2	1172
Vincent Coubard	638:c90ae1400bf2	1173	/* Bit 31 : Pin 31. */
Vincent Coubard	638:c90ae1400bf2	1174	#define GPIO_OUT_PIN31_Pos (31UL) /!< Position of PIN31 field. /
Vincent Coubard	638:c90ae1400bf2	1175	#define GPIO_OUT_PIN31_Msk (0x1UL << GPIO_OUT_PIN31_Pos) /!< Bit mask of PIN31 field. /
Vincent Coubard	638:c90ae1400bf2	1176	#define GPIO_OUT_PIN31_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1177	#define GPIO_OUT_PIN31_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1178
Vincent Coubard	638:c90ae1400bf2	1179	/* Bit 30 : Pin 30. */
Vincent Coubard	638:c90ae1400bf2	1180	#define GPIO_OUT_PIN30_Pos (30UL) /!< Position of PIN30 field. /
Vincent Coubard	638:c90ae1400bf2	1181	#define GPIO_OUT_PIN30_Msk (0x1UL << GPIO_OUT_PIN30_Pos) /!< Bit mask of PIN30 field. /
Vincent Coubard	638:c90ae1400bf2	1182	#define GPIO_OUT_PIN30_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1183	#define GPIO_OUT_PIN30_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1184
Vincent Coubard	638:c90ae1400bf2	1185	/* Bit 29 : Pin 29. */
Vincent Coubard	638:c90ae1400bf2	1186	#define GPIO_OUT_PIN29_Pos (29UL) /!< Position of PIN29 field. /
Vincent Coubard	638:c90ae1400bf2	1187	#define GPIO_OUT_PIN29_Msk (0x1UL << GPIO_OUT_PIN29_Pos) /!< Bit mask of PIN29 field. /
Vincent Coubard	638:c90ae1400bf2	1188	#define GPIO_OUT_PIN29_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1189	#define GPIO_OUT_PIN29_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1190
Vincent Coubard	638:c90ae1400bf2	1191	/* Bit 28 : Pin 28. */
Vincent Coubard	638:c90ae1400bf2	1192	#define GPIO_OUT_PIN28_Pos (28UL) /!< Position of PIN28 field. /
Vincent Coubard	638:c90ae1400bf2	1193	#define GPIO_OUT_PIN28_Msk (0x1UL << GPIO_OUT_PIN28_Pos) /!< Bit mask of PIN28 field. /
Vincent Coubard	638:c90ae1400bf2	1194	#define GPIO_OUT_PIN28_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1195	#define GPIO_OUT_PIN28_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1196
Vincent Coubard	638:c90ae1400bf2	1197	/* Bit 27 : Pin 27. */
Vincent Coubard	638:c90ae1400bf2	1198	#define GPIO_OUT_PIN27_Pos (27UL) /!< Position of PIN27 field. /
Vincent Coubard	638:c90ae1400bf2	1199	#define GPIO_OUT_PIN27_Msk (0x1UL << GPIO_OUT_PIN27_Pos) /!< Bit mask of PIN27 field. /
Vincent Coubard	638:c90ae1400bf2	1200	#define GPIO_OUT_PIN27_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1201	#define GPIO_OUT_PIN27_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1202
Vincent Coubard	638:c90ae1400bf2	1203	/* Bit 26 : Pin 26. */
Vincent Coubard	638:c90ae1400bf2	1204	#define GPIO_OUT_PIN26_Pos (26UL) /!< Position of PIN26 field. /
Vincent Coubard	638:c90ae1400bf2	1205	#define GPIO_OUT_PIN26_Msk (0x1UL << GPIO_OUT_PIN26_Pos) /!< Bit mask of PIN26 field. /
Vincent Coubard	638:c90ae1400bf2	1206	#define GPIO_OUT_PIN26_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1207	#define GPIO_OUT_PIN26_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1208
Vincent Coubard	638:c90ae1400bf2	1209	/* Bit 25 : Pin 25. */
Vincent Coubard	638:c90ae1400bf2	1210	#define GPIO_OUT_PIN25_Pos (25UL) /!< Position of PIN25 field. /
Vincent Coubard	638:c90ae1400bf2	1211	#define GPIO_OUT_PIN25_Msk (0x1UL << GPIO_OUT_PIN25_Pos) /!< Bit mask of PIN25 field. /
Vincent Coubard	638:c90ae1400bf2	1212	#define GPIO_OUT_PIN25_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1213	#define GPIO_OUT_PIN25_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1214
Vincent Coubard	638:c90ae1400bf2	1215	/* Bit 24 : Pin 24. */
Vincent Coubard	638:c90ae1400bf2	1216	#define GPIO_OUT_PIN24_Pos (24UL) /!< Position of PIN24 field. /
Vincent Coubard	638:c90ae1400bf2	1217	#define GPIO_OUT_PIN24_Msk (0x1UL << GPIO_OUT_PIN24_Pos) /!< Bit mask of PIN24 field. /
Vincent Coubard	638:c90ae1400bf2	1218	#define GPIO_OUT_PIN24_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1219	#define GPIO_OUT_PIN24_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1220
Vincent Coubard	638:c90ae1400bf2	1221	/* Bit 23 : Pin 23. */
Vincent Coubard	638:c90ae1400bf2	1222	#define GPIO_OUT_PIN23_Pos (23UL) /!< Position of PIN23 field. /
Vincent Coubard	638:c90ae1400bf2	1223	#define GPIO_OUT_PIN23_Msk (0x1UL << GPIO_OUT_PIN23_Pos) /!< Bit mask of PIN23 field. /
Vincent Coubard	638:c90ae1400bf2	1224	#define GPIO_OUT_PIN23_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1225	#define GPIO_OUT_PIN23_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1226
Vincent Coubard	638:c90ae1400bf2	1227	/* Bit 22 : Pin 22. */
Vincent Coubard	638:c90ae1400bf2	1228	#define GPIO_OUT_PIN22_Pos (22UL) /!< Position of PIN22 field. /
Vincent Coubard	638:c90ae1400bf2	1229	#define GPIO_OUT_PIN22_Msk (0x1UL << GPIO_OUT_PIN22_Pos) /!< Bit mask of PIN22 field. /
Vincent Coubard	638:c90ae1400bf2	1230	#define GPIO_OUT_PIN22_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1231	#define GPIO_OUT_PIN22_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1232
Vincent Coubard	638:c90ae1400bf2	1233	/* Bit 21 : Pin 21. */
Vincent Coubard	638:c90ae1400bf2	1234	#define GPIO_OUT_PIN21_Pos (21UL) /!< Position of PIN21 field. /
Vincent Coubard	638:c90ae1400bf2	1235	#define GPIO_OUT_PIN21_Msk (0x1UL << GPIO_OUT_PIN21_Pos) /!< Bit mask of PIN21 field. /
Vincent Coubard	638:c90ae1400bf2	1236	#define GPIO_OUT_PIN21_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1237	#define GPIO_OUT_PIN21_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1238
Vincent Coubard	638:c90ae1400bf2	1239	/* Bit 20 : Pin 20. */
Vincent Coubard	638:c90ae1400bf2	1240	#define GPIO_OUT_PIN20_Pos (20UL) /!< Position of PIN20 field. /
Vincent Coubard	638:c90ae1400bf2	1241	#define GPIO_OUT_PIN20_Msk (0x1UL << GPIO_OUT_PIN20_Pos) /!< Bit mask of PIN20 field. /
Vincent Coubard	638:c90ae1400bf2	1242	#define GPIO_OUT_PIN20_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1243	#define GPIO_OUT_PIN20_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1244
Vincent Coubard	638:c90ae1400bf2	1245	/* Bit 19 : Pin 19. */
Vincent Coubard	638:c90ae1400bf2	1246	#define GPIO_OUT_PIN19_Pos (19UL) /!< Position of PIN19 field. /
Vincent Coubard	638:c90ae1400bf2	1247	#define GPIO_OUT_PIN19_Msk (0x1UL << GPIO_OUT_PIN19_Pos) /!< Bit mask of PIN19 field. /
Vincent Coubard	638:c90ae1400bf2	1248	#define GPIO_OUT_PIN19_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1249	#define GPIO_OUT_PIN19_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1250
Vincent Coubard	638:c90ae1400bf2	1251	/* Bit 18 : Pin 18. */
Vincent Coubard	638:c90ae1400bf2	1252	#define GPIO_OUT_PIN18_Pos (18UL) /!< Position of PIN18 field. /
Vincent Coubard	638:c90ae1400bf2	1253	#define GPIO_OUT_PIN18_Msk (0x1UL << GPIO_OUT_PIN18_Pos) /!< Bit mask of PIN18 field. /
Vincent Coubard	638:c90ae1400bf2	1254	#define GPIO_OUT_PIN18_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1255	#define GPIO_OUT_PIN18_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1256
Vincent Coubard	638:c90ae1400bf2	1257	/* Bit 17 : Pin 17. */
Vincent Coubard	638:c90ae1400bf2	1258	#define GPIO_OUT_PIN17_Pos (17UL) /!< Position of PIN17 field. /
Vincent Coubard	638:c90ae1400bf2	1259	#define GPIO_OUT_PIN17_Msk (0x1UL << GPIO_OUT_PIN17_Pos) /!< Bit mask of PIN17 field. /
Vincent Coubard	638:c90ae1400bf2	1260	#define GPIO_OUT_PIN17_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1261	#define GPIO_OUT_PIN17_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1262
Vincent Coubard	638:c90ae1400bf2	1263	/* Bit 16 : Pin 16. */
Vincent Coubard	638:c90ae1400bf2	1264	#define GPIO_OUT_PIN16_Pos (16UL) /!< Position of PIN16 field. /
Vincent Coubard	638:c90ae1400bf2	1265	#define GPIO_OUT_PIN16_Msk (0x1UL << GPIO_OUT_PIN16_Pos) /!< Bit mask of PIN16 field. /
Vincent Coubard	638:c90ae1400bf2	1266	#define GPIO_OUT_PIN16_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1267	#define GPIO_OUT_PIN16_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1268
Vincent Coubard	638:c90ae1400bf2	1269	/* Bit 15 : Pin 15. */
Vincent Coubard	638:c90ae1400bf2	1270	#define GPIO_OUT_PIN15_Pos (15UL) /!< Position of PIN15 field. /
Vincent Coubard	638:c90ae1400bf2	1271	#define GPIO_OUT_PIN15_Msk (0x1UL << GPIO_OUT_PIN15_Pos) /!< Bit mask of PIN15 field. /
Vincent Coubard	638:c90ae1400bf2	1272	#define GPIO_OUT_PIN15_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1273	#define GPIO_OUT_PIN15_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1274
Vincent Coubard	638:c90ae1400bf2	1275	/* Bit 14 : Pin 14. */
Vincent Coubard	638:c90ae1400bf2	1276	#define GPIO_OUT_PIN14_Pos (14UL) /!< Position of PIN14 field. /
Vincent Coubard	638:c90ae1400bf2	1277	#define GPIO_OUT_PIN14_Msk (0x1UL << GPIO_OUT_PIN14_Pos) /!< Bit mask of PIN14 field. /
Vincent Coubard	638:c90ae1400bf2	1278	#define GPIO_OUT_PIN14_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1279	#define GPIO_OUT_PIN14_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1280
Vincent Coubard	638:c90ae1400bf2	1281	/* Bit 13 : Pin 13. */
Vincent Coubard	638:c90ae1400bf2	1282	#define GPIO_OUT_PIN13_Pos (13UL) /!< Position of PIN13 field. /
Vincent Coubard	638:c90ae1400bf2	1283	#define GPIO_OUT_PIN13_Msk (0x1UL << GPIO_OUT_PIN13_Pos) /!< Bit mask of PIN13 field. /
Vincent Coubard	638:c90ae1400bf2	1284	#define GPIO_OUT_PIN13_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1285	#define GPIO_OUT_PIN13_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1286
Vincent Coubard	638:c90ae1400bf2	1287	/* Bit 12 : Pin 12. */
Vincent Coubard	638:c90ae1400bf2	1288	#define GPIO_OUT_PIN12_Pos (12UL) /!< Position of PIN12 field. /
Vincent Coubard	638:c90ae1400bf2	1289	#define GPIO_OUT_PIN12_Msk (0x1UL << GPIO_OUT_PIN12_Pos) /!< Bit mask of PIN12 field. /
Vincent Coubard	638:c90ae1400bf2	1290	#define GPIO_OUT_PIN12_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1291	#define GPIO_OUT_PIN12_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1292
Vincent Coubard	638:c90ae1400bf2	1293	/* Bit 11 : Pin 11. */
Vincent Coubard	638:c90ae1400bf2	1294	#define GPIO_OUT_PIN11_Pos (11UL) /!< Position of PIN11 field. /
Vincent Coubard	638:c90ae1400bf2	1295	#define GPIO_OUT_PIN11_Msk (0x1UL << GPIO_OUT_PIN11_Pos) /!< Bit mask of PIN11 field. /
Vincent Coubard	638:c90ae1400bf2	1296	#define GPIO_OUT_PIN11_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1297	#define GPIO_OUT_PIN11_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1298
Vincent Coubard	638:c90ae1400bf2	1299	/* Bit 10 : Pin 10. */
Vincent Coubard	638:c90ae1400bf2	1300	#define GPIO_OUT_PIN10_Pos (10UL) /!< Position of PIN10 field. /
Vincent Coubard	638:c90ae1400bf2	1301	#define GPIO_OUT_PIN10_Msk (0x1UL << GPIO_OUT_PIN10_Pos) /!< Bit mask of PIN10 field. /
Vincent Coubard	638:c90ae1400bf2	1302	#define GPIO_OUT_PIN10_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1303	#define GPIO_OUT_PIN10_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1304
Vincent Coubard	638:c90ae1400bf2	1305	/* Bit 9 : Pin 9. */
Vincent Coubard	638:c90ae1400bf2	1306	#define GPIO_OUT_PIN9_Pos (9UL) /!< Position of PIN9 field. /
Vincent Coubard	638:c90ae1400bf2	1307	#define GPIO_OUT_PIN9_Msk (0x1UL << GPIO_OUT_PIN9_Pos) /!< Bit mask of PIN9 field. /
Vincent Coubard	638:c90ae1400bf2	1308	#define GPIO_OUT_PIN9_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1309	#define GPIO_OUT_PIN9_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1310
Vincent Coubard	638:c90ae1400bf2	1311	/* Bit 8 : Pin 8. */
Vincent Coubard	638:c90ae1400bf2	1312	#define GPIO_OUT_PIN8_Pos (8UL) /!< Position of PIN8 field. /
Vincent Coubard	638:c90ae1400bf2	1313	#define GPIO_OUT_PIN8_Msk (0x1UL << GPIO_OUT_PIN8_Pos) /!< Bit mask of PIN8 field. /
Vincent Coubard	638:c90ae1400bf2	1314	#define GPIO_OUT_PIN8_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1315	#define GPIO_OUT_PIN8_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1316
Vincent Coubard	638:c90ae1400bf2	1317	/* Bit 7 : Pin 7. */
Vincent Coubard	638:c90ae1400bf2	1318	#define GPIO_OUT_PIN7_Pos (7UL) /!< Position of PIN7 field. /
Vincent Coubard	638:c90ae1400bf2	1319	#define GPIO_OUT_PIN7_Msk (0x1UL << GPIO_OUT_PIN7_Pos) /!< Bit mask of PIN7 field. /
Vincent Coubard	638:c90ae1400bf2	1320	#define GPIO_OUT_PIN7_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1321	#define GPIO_OUT_PIN7_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1322
Vincent Coubard	638:c90ae1400bf2	1323	/* Bit 6 : Pin 6. */
Vincent Coubard	638:c90ae1400bf2	1324	#define GPIO_OUT_PIN6_Pos (6UL) /!< Position of PIN6 field. /
Vincent Coubard	638:c90ae1400bf2	1325	#define GPIO_OUT_PIN6_Msk (0x1UL << GPIO_OUT_PIN6_Pos) /!< Bit mask of PIN6 field. /
Vincent Coubard	638:c90ae1400bf2	1326	#define GPIO_OUT_PIN6_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1327	#define GPIO_OUT_PIN6_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1328
Vincent Coubard	638:c90ae1400bf2	1329	/* Bit 5 : Pin 5. */
Vincent Coubard	638:c90ae1400bf2	1330	#define GPIO_OUT_PIN5_Pos (5UL) /!< Position of PIN5 field. /
Vincent Coubard	638:c90ae1400bf2	1331	#define GPIO_OUT_PIN5_Msk (0x1UL << GPIO_OUT_PIN5_Pos) /!< Bit mask of PIN5 field. /
Vincent Coubard	638:c90ae1400bf2	1332	#define GPIO_OUT_PIN5_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1333	#define GPIO_OUT_PIN5_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1334
Vincent Coubard	638:c90ae1400bf2	1335	/* Bit 4 : Pin 4. */
Vincent Coubard	638:c90ae1400bf2	1336	#define GPIO_OUT_PIN4_Pos (4UL) /!< Position of PIN4 field. /
Vincent Coubard	638:c90ae1400bf2	1337	#define GPIO_OUT_PIN4_Msk (0x1UL << GPIO_OUT_PIN4_Pos) /!< Bit mask of PIN4 field. /
Vincent Coubard	638:c90ae1400bf2	1338	#define GPIO_OUT_PIN4_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1339	#define GPIO_OUT_PIN4_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1340
Vincent Coubard	638:c90ae1400bf2	1341	/* Bit 3 : Pin 3. */
Vincent Coubard	638:c90ae1400bf2	1342	#define GPIO_OUT_PIN3_Pos (3UL) /!< Position of PIN3 field. /
Vincent Coubard	638:c90ae1400bf2	1343	#define GPIO_OUT_PIN3_Msk (0x1UL << GPIO_OUT_PIN3_Pos) /!< Bit mask of PIN3 field. /
Vincent Coubard	638:c90ae1400bf2	1344	#define GPIO_OUT_PIN3_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1345	#define GPIO_OUT_PIN3_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1346
Vincent Coubard	638:c90ae1400bf2	1347	/* Bit 2 : Pin 2. */
Vincent Coubard	638:c90ae1400bf2	1348	#define GPIO_OUT_PIN2_Pos (2UL) /!< Position of PIN2 field. /
Vincent Coubard	638:c90ae1400bf2	1349	#define GPIO_OUT_PIN2_Msk (0x1UL << GPIO_OUT_PIN2_Pos) /!< Bit mask of PIN2 field. /
Vincent Coubard	638:c90ae1400bf2	1350	#define GPIO_OUT_PIN2_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1351	#define GPIO_OUT_PIN2_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1352
Vincent Coubard	638:c90ae1400bf2	1353	/* Bit 1 : Pin 1. */
Vincent Coubard	638:c90ae1400bf2	1354	#define GPIO_OUT_PIN1_Pos (1UL) /!< Position of PIN1 field. /
Vincent Coubard	638:c90ae1400bf2	1355	#define GPIO_OUT_PIN1_Msk (0x1UL << GPIO_OUT_PIN1_Pos) /!< Bit mask of PIN1 field. /
Vincent Coubard	638:c90ae1400bf2	1356	#define GPIO_OUT_PIN1_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1357	#define GPIO_OUT_PIN1_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1358
Vincent Coubard	638:c90ae1400bf2	1359	/* Bit 0 : Pin 0. */
Vincent Coubard	638:c90ae1400bf2	1360	#define GPIO_OUT_PIN0_Pos (0UL) /!< Position of PIN0 field. /
Vincent Coubard	638:c90ae1400bf2	1361	#define GPIO_OUT_PIN0_Msk (0x1UL << GPIO_OUT_PIN0_Pos) /!< Bit mask of PIN0 field. /
Vincent Coubard	638:c90ae1400bf2	1362	#define GPIO_OUT_PIN0_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1363	#define GPIO_OUT_PIN0_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1364
Vincent Coubard	638:c90ae1400bf2	1365	/* Register: GPIO_OUTSET */
Vincent Coubard	638:c90ae1400bf2	1366	/* Description: Set individual bits in GPIO port. */
Vincent Coubard	638:c90ae1400bf2	1367
Vincent Coubard	638:c90ae1400bf2	1368	/* Bit 31 : Pin 31. */
Vincent Coubard	638:c90ae1400bf2	1369	#define GPIO_OUTSET_PIN31_Pos (31UL) /!< Position of PIN31 field. /
Vincent Coubard	638:c90ae1400bf2	1370	#define GPIO_OUTSET_PIN31_Msk (0x1UL << GPIO_OUTSET_PIN31_Pos) /!< Bit mask of PIN31 field. /
Vincent Coubard	638:c90ae1400bf2	1371	#define GPIO_OUTSET_PIN31_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1372	#define GPIO_OUTSET_PIN31_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1373	#define GPIO_OUTSET_PIN31_Set (1UL) /!< Set pin driver high. /
Vincent Coubard	638:c90ae1400bf2	1374
Vincent Coubard	638:c90ae1400bf2	1375	/* Bit 30 : Pin 30. */
Vincent Coubard	638:c90ae1400bf2	1376	#define GPIO_OUTSET_PIN30_Pos (30UL) /!< Position of PIN30 field. /
Vincent Coubard	638:c90ae1400bf2	1377	#define GPIO_OUTSET_PIN30_Msk (0x1UL << GPIO_OUTSET_PIN30_Pos) /!< Bit mask of PIN30 field. /
Vincent Coubard	638:c90ae1400bf2	1378	#define GPIO_OUTSET_PIN30_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1379	#define GPIO_OUTSET_PIN30_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1380	#define GPIO_OUTSET_PIN30_Set (1UL) /!< Set pin driver high. /
Vincent Coubard	638:c90ae1400bf2	1381
Vincent Coubard	638:c90ae1400bf2	1382	/* Bit 29 : Pin 29. */
Vincent Coubard	638:c90ae1400bf2	1383	#define GPIO_OUTSET_PIN29_Pos (29UL) /!< Position of PIN29 field. /
Vincent Coubard	638:c90ae1400bf2	1384	#define GPIO_OUTSET_PIN29_Msk (0x1UL << GPIO_OUTSET_PIN29_Pos) /!< Bit mask of PIN29 field. /
Vincent Coubard	638:c90ae1400bf2	1385	#define GPIO_OUTSET_PIN29_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1386	#define GPIO_OUTSET_PIN29_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1387	#define GPIO_OUTSET_PIN29_Set (1UL) /!< Set pin driver high. /
Vincent Coubard	638:c90ae1400bf2	1388
Vincent Coubard	638:c90ae1400bf2	1389	/* Bit 28 : Pin 28. */
Vincent Coubard	638:c90ae1400bf2	1390	#define GPIO_OUTSET_PIN28_Pos (28UL) /!< Position of PIN28 field. /
Vincent Coubard	638:c90ae1400bf2	1391	#define GPIO_OUTSET_PIN28_Msk (0x1UL << GPIO_OUTSET_PIN28_Pos) /!< Bit mask of PIN28 field. /
Vincent Coubard	638:c90ae1400bf2	1392	#define GPIO_OUTSET_PIN28_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1393	#define GPIO_OUTSET_PIN28_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1394	#define GPIO_OUTSET_PIN28_Set (1UL) /!< Set pin driver high. /
Vincent Coubard	638:c90ae1400bf2	1395
Vincent Coubard	638:c90ae1400bf2	1396	/* Bit 27 : Pin 27. */
Vincent Coubard	638:c90ae1400bf2	1397	#define GPIO_OUTSET_PIN27_Pos (27UL) /!< Position of PIN27 field. /
Vincent Coubard	638:c90ae1400bf2	1398	#define GPIO_OUTSET_PIN27_Msk (0x1UL << GPIO_OUTSET_PIN27_Pos) /!< Bit mask of PIN27 field. /
Vincent Coubard	638:c90ae1400bf2	1399	#define GPIO_OUTSET_PIN27_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1400	#define GPIO_OUTSET_PIN27_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1401	#define GPIO_OUTSET_PIN27_Set (1UL) /!< Set pin driver high. /
Vincent Coubard	638:c90ae1400bf2	1402
Vincent Coubard	638:c90ae1400bf2	1403	/* Bit 26 : Pin 26. */
Vincent Coubard	638:c90ae1400bf2	1404	#define GPIO_OUTSET_PIN26_Pos (26UL) /!< Position of PIN26 field. /
Vincent Coubard	638:c90ae1400bf2	1405	#define GPIO_OUTSET_PIN26_Msk (0x1UL << GPIO_OUTSET_PIN26_Pos) /!< Bit mask of PIN26 field. /
Vincent Coubard	638:c90ae1400bf2	1406	#define GPIO_OUTSET_PIN26_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1407	#define GPIO_OUTSET_PIN26_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1408	#define GPIO_OUTSET_PIN26_Set (1UL) /!< Set pin driver high. /
Vincent Coubard	638:c90ae1400bf2	1409
Vincent Coubard	638:c90ae1400bf2	1410	/* Bit 25 : Pin 25. */
Vincent Coubard	638:c90ae1400bf2	1411	#define GPIO_OUTSET_PIN25_Pos (25UL) /!< Position of PIN25 field. /
Vincent Coubard	638:c90ae1400bf2	1412	#define GPIO_OUTSET_PIN25_Msk (0x1UL << GPIO_OUTSET_PIN25_Pos) /!< Bit mask of PIN25 field. /
Vincent Coubard	638:c90ae1400bf2	1413	#define GPIO_OUTSET_PIN25_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1414	#define GPIO_OUTSET_PIN25_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1415	#define GPIO_OUTSET_PIN25_Set (1UL) /!< Set pin driver high. /
Vincent Coubard	638:c90ae1400bf2	1416
Vincent Coubard	638:c90ae1400bf2	1417	/* Bit 24 : Pin 24. */
Vincent Coubard	638:c90ae1400bf2	1418	#define GPIO_OUTSET_PIN24_Pos (24UL) /!< Position of PIN24 field. /
Vincent Coubard	638:c90ae1400bf2	1419	#define GPIO_OUTSET_PIN24_Msk (0x1UL << GPIO_OUTSET_PIN24_Pos) /!< Bit mask of PIN24 field. /
Vincent Coubard	638:c90ae1400bf2	1420	#define GPIO_OUTSET_PIN24_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1421	#define GPIO_OUTSET_PIN24_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1422	#define GPIO_OUTSET_PIN24_Set (1UL) /!< Set pin driver high. /
Vincent Coubard	638:c90ae1400bf2	1423
Vincent Coubard	638:c90ae1400bf2	1424	/* Bit 23 : Pin 23. */
Vincent Coubard	638:c90ae1400bf2	1425	#define GPIO_OUTSET_PIN23_Pos (23UL) /!< Position of PIN23 field. /
Vincent Coubard	638:c90ae1400bf2	1426	#define GPIO_OUTSET_PIN23_Msk (0x1UL << GPIO_OUTSET_PIN23_Pos) /!< Bit mask of PIN23 field. /
Vincent Coubard	638:c90ae1400bf2	1427	#define GPIO_OUTSET_PIN23_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1428	#define GPIO_OUTSET_PIN23_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1429	#define GPIO_OUTSET_PIN23_Set (1UL) /!< Set pin driver high. /
Vincent Coubard	638:c90ae1400bf2	1430
Vincent Coubard	638:c90ae1400bf2	1431	/* Bit 22 : Pin 22. */
Vincent Coubard	638:c90ae1400bf2	1432	#define GPIO_OUTSET_PIN22_Pos (22UL) /!< Position of PIN22 field. /
Vincent Coubard	638:c90ae1400bf2	1433	#define GPIO_OUTSET_PIN22_Msk (0x1UL << GPIO_OUTSET_PIN22_Pos) /!< Bit mask of PIN22 field. /
Vincent Coubard	638:c90ae1400bf2	1434	#define GPIO_OUTSET_PIN22_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1435	#define GPIO_OUTSET_PIN22_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1436	#define GPIO_OUTSET_PIN22_Set (1UL) /!< Set pin driver high. /
Vincent Coubard	638:c90ae1400bf2	1437
Vincent Coubard	638:c90ae1400bf2	1438	/* Bit 21 : Pin 21. */
Vincent Coubard	638:c90ae1400bf2	1439	#define GPIO_OUTSET_PIN21_Pos (21UL) /!< Position of PIN21 field. /
Vincent Coubard	638:c90ae1400bf2	1440	#define GPIO_OUTSET_PIN21_Msk (0x1UL << GPIO_OUTSET_PIN21_Pos) /!< Bit mask of PIN21 field. /
Vincent Coubard	638:c90ae1400bf2	1441	#define GPIO_OUTSET_PIN21_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1442	#define GPIO_OUTSET_PIN21_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1443	#define GPIO_OUTSET_PIN21_Set (1UL) /!< Set pin driver high. /
Vincent Coubard	638:c90ae1400bf2	1444
Vincent Coubard	638:c90ae1400bf2	1445	/* Bit 20 : Pin 20. */
Vincent Coubard	638:c90ae1400bf2	1446	#define GPIO_OUTSET_PIN20_Pos (20UL) /!< Position of PIN20 field. /
Vincent Coubard	638:c90ae1400bf2	1447	#define GPIO_OUTSET_PIN20_Msk (0x1UL << GPIO_OUTSET_PIN20_Pos) /!< Bit mask of PIN20 field. /
Vincent Coubard	638:c90ae1400bf2	1448	#define GPIO_OUTSET_PIN20_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1449	#define GPIO_OUTSET_PIN20_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1450	#define GPIO_OUTSET_PIN20_Set (1UL) /!< Set pin driver high. /
Vincent Coubard	638:c90ae1400bf2	1451
Vincent Coubard	638:c90ae1400bf2	1452	/* Bit 19 : Pin 19. */
Vincent Coubard	638:c90ae1400bf2	1453	#define GPIO_OUTSET_PIN19_Pos (19UL) /!< Position of PIN19 field. /
Vincent Coubard	638:c90ae1400bf2	1454	#define GPIO_OUTSET_PIN19_Msk (0x1UL << GPIO_OUTSET_PIN19_Pos) /!< Bit mask of PIN19 field. /
Vincent Coubard	638:c90ae1400bf2	1455	#define GPIO_OUTSET_PIN19_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1456	#define GPIO_OUTSET_PIN19_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1457	#define GPIO_OUTSET_PIN19_Set (1UL) /!< Set pin driver high. /
Vincent Coubard	638:c90ae1400bf2	1458
Vincent Coubard	638:c90ae1400bf2	1459	/* Bit 18 : Pin 18. */
Vincent Coubard	638:c90ae1400bf2	1460	#define GPIO_OUTSET_PIN18_Pos (18UL) /!< Position of PIN18 field. /
Vincent Coubard	638:c90ae1400bf2	1461	#define GPIO_OUTSET_PIN18_Msk (0x1UL << GPIO_OUTSET_PIN18_Pos) /!< Bit mask of PIN18 field. /
Vincent Coubard	638:c90ae1400bf2	1462	#define GPIO_OUTSET_PIN18_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1463	#define GPIO_OUTSET_PIN18_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1464	#define GPIO_OUTSET_PIN18_Set (1UL) /!< Set pin driver high. /
Vincent Coubard	638:c90ae1400bf2	1465
Vincent Coubard	638:c90ae1400bf2	1466	/* Bit 17 : Pin 17. */
Vincent Coubard	638:c90ae1400bf2	1467	#define GPIO_OUTSET_PIN17_Pos (17UL) /!< Position of PIN17 field. /
Vincent Coubard	638:c90ae1400bf2	1468	#define GPIO_OUTSET_PIN17_Msk (0x1UL << GPIO_OUTSET_PIN17_Pos) /!< Bit mask of PIN17 field. /
Vincent Coubard	638:c90ae1400bf2	1469	#define GPIO_OUTSET_PIN17_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1470	#define GPIO_OUTSET_PIN17_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1471	#define GPIO_OUTSET_PIN17_Set (1UL) /!< Set pin driver high. /
Vincent Coubard	638:c90ae1400bf2	1472
Vincent Coubard	638:c90ae1400bf2	1473	/* Bit 16 : Pin 16. */
Vincent Coubard	638:c90ae1400bf2	1474	#define GPIO_OUTSET_PIN16_Pos (16UL) /!< Position of PIN16 field. /
Vincent Coubard	638:c90ae1400bf2	1475	#define GPIO_OUTSET_PIN16_Msk (0x1UL << GPIO_OUTSET_PIN16_Pos) /!< Bit mask of PIN16 field. /
Vincent Coubard	638:c90ae1400bf2	1476	#define GPIO_OUTSET_PIN16_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1477	#define GPIO_OUTSET_PIN16_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1478	#define GPIO_OUTSET_PIN16_Set (1UL) /!< Set pin driver high. /
Vincent Coubard	638:c90ae1400bf2	1479
Vincent Coubard	638:c90ae1400bf2	1480	/* Bit 15 : Pin 15. */
Vincent Coubard	638:c90ae1400bf2	1481	#define GPIO_OUTSET_PIN15_Pos (15UL) /!< Position of PIN15 field. /
Vincent Coubard	638:c90ae1400bf2	1482	#define GPIO_OUTSET_PIN15_Msk (0x1UL << GPIO_OUTSET_PIN15_Pos) /!< Bit mask of PIN15 field. /
Vincent Coubard	638:c90ae1400bf2	1483	#define GPIO_OUTSET_PIN15_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1484	#define GPIO_OUTSET_PIN15_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1485	#define GPIO_OUTSET_PIN15_Set (1UL) /!< Set pin driver high. /
Vincent Coubard	638:c90ae1400bf2	1486
Vincent Coubard	638:c90ae1400bf2	1487	/* Bit 14 : Pin 14. */
Vincent Coubard	638:c90ae1400bf2	1488	#define GPIO_OUTSET_PIN14_Pos (14UL) /!< Position of PIN14 field. /
Vincent Coubard	638:c90ae1400bf2	1489	#define GPIO_OUTSET_PIN14_Msk (0x1UL << GPIO_OUTSET_PIN14_Pos) /!< Bit mask of PIN14 field. /
Vincent Coubard	638:c90ae1400bf2	1490	#define GPIO_OUTSET_PIN14_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1491	#define GPIO_OUTSET_PIN14_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1492	#define GPIO_OUTSET_PIN14_Set (1UL) /!< Set pin driver high. /
Vincent Coubard	638:c90ae1400bf2	1493
Vincent Coubard	638:c90ae1400bf2	1494	/* Bit 13 : Pin 13. */
Vincent Coubard	638:c90ae1400bf2	1495	#define GPIO_OUTSET_PIN13_Pos (13UL) /!< Position of PIN13 field. /
Vincent Coubard	638:c90ae1400bf2	1496	#define GPIO_OUTSET_PIN13_Msk (0x1UL << GPIO_OUTSET_PIN13_Pos) /!< Bit mask of PIN13 field. /
Vincent Coubard	638:c90ae1400bf2	1497	#define GPIO_OUTSET_PIN13_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1498	#define GPIO_OUTSET_PIN13_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1499	#define GPIO_OUTSET_PIN13_Set (1UL) /!< Set pin driver high. /
Vincent Coubard	638:c90ae1400bf2	1500
Vincent Coubard	638:c90ae1400bf2	1501	/* Bit 12 : Pin 12. */
Vincent Coubard	638:c90ae1400bf2	1502	#define GPIO_OUTSET_PIN12_Pos (12UL) /!< Position of PIN12 field. /
Vincent Coubard	638:c90ae1400bf2	1503	#define GPIO_OUTSET_PIN12_Msk (0x1UL << GPIO_OUTSET_PIN12_Pos) /!< Bit mask of PIN12 field. /
Vincent Coubard	638:c90ae1400bf2	1504	#define GPIO_OUTSET_PIN12_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1505	#define GPIO_OUTSET_PIN12_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1506	#define GPIO_OUTSET_PIN12_Set (1UL) /!< Set pin driver high. /
Vincent Coubard	638:c90ae1400bf2	1507
Vincent Coubard	638:c90ae1400bf2	1508	/* Bit 11 : Pin 11. */
Vincent Coubard	638:c90ae1400bf2	1509	#define GPIO_OUTSET_PIN11_Pos (11UL) /!< Position of PIN11 field. /
Vincent Coubard	638:c90ae1400bf2	1510	#define GPIO_OUTSET_PIN11_Msk (0x1UL << GPIO_OUTSET_PIN11_Pos) /!< Bit mask of PIN11 field. /
Vincent Coubard	638:c90ae1400bf2	1511	#define GPIO_OUTSET_PIN11_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1512	#define GPIO_OUTSET_PIN11_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1513	#define GPIO_OUTSET_PIN11_Set (1UL) /!< Set pin driver high. /
Vincent Coubard	638:c90ae1400bf2	1514
Vincent Coubard	638:c90ae1400bf2	1515	/* Bit 10 : Pin 10. */
Vincent Coubard	638:c90ae1400bf2	1516	#define GPIO_OUTSET_PIN10_Pos (10UL) /!< Position of PIN10 field. /
Vincent Coubard	638:c90ae1400bf2	1517	#define GPIO_OUTSET_PIN10_Msk (0x1UL << GPIO_OUTSET_PIN10_Pos) /!< Bit mask of PIN10 field. /
Vincent Coubard	638:c90ae1400bf2	1518	#define GPIO_OUTSET_PIN10_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1519	#define GPIO_OUTSET_PIN10_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1520	#define GPIO_OUTSET_PIN10_Set (1UL) /!< Set pin driver high. /
Vincent Coubard	638:c90ae1400bf2	1521
Vincent Coubard	638:c90ae1400bf2	1522	/* Bit 9 : Pin 9. */
Vincent Coubard	638:c90ae1400bf2	1523	#define GPIO_OUTSET_PIN9_Pos (9UL) /!< Position of PIN9 field. /
Vincent Coubard	638:c90ae1400bf2	1524	#define GPIO_OUTSET_PIN9_Msk (0x1UL << GPIO_OUTSET_PIN9_Pos) /!< Bit mask of PIN9 field. /
Vincent Coubard	638:c90ae1400bf2	1525	#define GPIO_OUTSET_PIN9_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1526	#define GPIO_OUTSET_PIN9_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1527	#define GPIO_OUTSET_PIN9_Set (1UL) /!< Set pin driver high. /
Vincent Coubard	638:c90ae1400bf2	1528
Vincent Coubard	638:c90ae1400bf2	1529	/* Bit 8 : Pin 8. */
Vincent Coubard	638:c90ae1400bf2	1530	#define GPIO_OUTSET_PIN8_Pos (8UL) /!< Position of PIN8 field. /
Vincent Coubard	638:c90ae1400bf2	1531	#define GPIO_OUTSET_PIN8_Msk (0x1UL << GPIO_OUTSET_PIN8_Pos) /!< Bit mask of PIN8 field. /
Vincent Coubard	638:c90ae1400bf2	1532	#define GPIO_OUTSET_PIN8_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1533	#define GPIO_OUTSET_PIN8_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1534	#define GPIO_OUTSET_PIN8_Set (1UL) /!< Set pin driver high. /
Vincent Coubard	638:c90ae1400bf2	1535
Vincent Coubard	638:c90ae1400bf2	1536	/* Bit 7 : Pin 7. */
Vincent Coubard	638:c90ae1400bf2	1537	#define GPIO_OUTSET_PIN7_Pos (7UL) /!< Position of PIN7 field. /
Vincent Coubard	638:c90ae1400bf2	1538	#define GPIO_OUTSET_PIN7_Msk (0x1UL << GPIO_OUTSET_PIN7_Pos) /!< Bit mask of PIN7 field. /
Vincent Coubard	638:c90ae1400bf2	1539	#define GPIO_OUTSET_PIN7_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1540	#define GPIO_OUTSET_PIN7_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1541	#define GPIO_OUTSET_PIN7_Set (1UL) /!< Set pin driver high. /
Vincent Coubard	638:c90ae1400bf2	1542
Vincent Coubard	638:c90ae1400bf2	1543	/* Bit 6 : Pin 6. */
Vincent Coubard	638:c90ae1400bf2	1544	#define GPIO_OUTSET_PIN6_Pos (6UL) /!< Position of PIN6 field. /
Vincent Coubard	638:c90ae1400bf2	1545	#define GPIO_OUTSET_PIN6_Msk (0x1UL << GPIO_OUTSET_PIN6_Pos) /!< Bit mask of PIN6 field. /
Vincent Coubard	638:c90ae1400bf2	1546	#define GPIO_OUTSET_PIN6_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1547	#define GPIO_OUTSET_PIN6_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1548	#define GPIO_OUTSET_PIN6_Set (1UL) /!< Set pin driver high. /
Vincent Coubard	638:c90ae1400bf2	1549
Vincent Coubard	638:c90ae1400bf2	1550	/* Bit 5 : Pin 5. */
Vincent Coubard	638:c90ae1400bf2	1551	#define GPIO_OUTSET_PIN5_Pos (5UL) /!< Position of PIN5 field. /
Vincent Coubard	638:c90ae1400bf2	1552	#define GPIO_OUTSET_PIN5_Msk (0x1UL << GPIO_OUTSET_PIN5_Pos) /!< Bit mask of PIN5 field. /
Vincent Coubard	638:c90ae1400bf2	1553	#define GPIO_OUTSET_PIN5_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1554	#define GPIO_OUTSET_PIN5_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1555	#define GPIO_OUTSET_PIN5_Set (1UL) /!< Set pin driver high. /
Vincent Coubard	638:c90ae1400bf2	1556
Vincent Coubard	638:c90ae1400bf2	1557	/* Bit 4 : Pin 4. */
Vincent Coubard	638:c90ae1400bf2	1558	#define GPIO_OUTSET_PIN4_Pos (4UL) /!< Position of PIN4 field. /
Vincent Coubard	638:c90ae1400bf2	1559	#define GPIO_OUTSET_PIN4_Msk (0x1UL << GPIO_OUTSET_PIN4_Pos) /!< Bit mask of PIN4 field. /
Vincent Coubard	638:c90ae1400bf2	1560	#define GPIO_OUTSET_PIN4_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1561	#define GPIO_OUTSET_PIN4_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1562	#define GPIO_OUTSET_PIN4_Set (1UL) /!< Set pin driver high. /
Vincent Coubard	638:c90ae1400bf2	1563
Vincent Coubard	638:c90ae1400bf2	1564	/* Bit 3 : Pin 3. */
Vincent Coubard	638:c90ae1400bf2	1565	#define GPIO_OUTSET_PIN3_Pos (3UL) /!< Position of PIN3 field. /
Vincent Coubard	638:c90ae1400bf2	1566	#define GPIO_OUTSET_PIN3_Msk (0x1UL << GPIO_OUTSET_PIN3_Pos) /!< Bit mask of PIN3 field. /
Vincent Coubard	638:c90ae1400bf2	1567	#define GPIO_OUTSET_PIN3_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1568	#define GPIO_OUTSET_PIN3_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1569	#define GPIO_OUTSET_PIN3_Set (1UL) /!< Set pin driver high. /
Vincent Coubard	638:c90ae1400bf2	1570
Vincent Coubard	638:c90ae1400bf2	1571	/* Bit 2 : Pin 2. */
Vincent Coubard	638:c90ae1400bf2	1572	#define GPIO_OUTSET_PIN2_Pos (2UL) /!< Position of PIN2 field. /
Vincent Coubard	638:c90ae1400bf2	1573	#define GPIO_OUTSET_PIN2_Msk (0x1UL << GPIO_OUTSET_PIN2_Pos) /!< Bit mask of PIN2 field. /
Vincent Coubard	638:c90ae1400bf2	1574	#define GPIO_OUTSET_PIN2_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1575	#define GPIO_OUTSET_PIN2_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1576	#define GPIO_OUTSET_PIN2_Set (1UL) /!< Set pin driver high. /
Vincent Coubard	638:c90ae1400bf2	1577
Vincent Coubard	638:c90ae1400bf2	1578	/* Bit 1 : Pin 1. */
Vincent Coubard	638:c90ae1400bf2	1579	#define GPIO_OUTSET_PIN1_Pos (1UL) /!< Position of PIN1 field. /
Vincent Coubard	638:c90ae1400bf2	1580	#define GPIO_OUTSET_PIN1_Msk (0x1UL << GPIO_OUTSET_PIN1_Pos) /!< Bit mask of PIN1 field. /
Vincent Coubard	638:c90ae1400bf2	1581	#define GPIO_OUTSET_PIN1_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1582	#define GPIO_OUTSET_PIN1_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1583	#define GPIO_OUTSET_PIN1_Set (1UL) /!< Set pin driver high. /
Vincent Coubard	638:c90ae1400bf2	1584
Vincent Coubard	638:c90ae1400bf2	1585	/* Bit 0 : Pin 0. */
Vincent Coubard	638:c90ae1400bf2	1586	#define GPIO_OUTSET_PIN0_Pos (0UL) /!< Position of PIN0 field. /
Vincent Coubard	638:c90ae1400bf2	1587	#define GPIO_OUTSET_PIN0_Msk (0x1UL << GPIO_OUTSET_PIN0_Pos) /!< Bit mask of PIN0 field. /
Vincent Coubard	638:c90ae1400bf2	1588	#define GPIO_OUTSET_PIN0_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1589	#define GPIO_OUTSET_PIN0_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1590	#define GPIO_OUTSET_PIN0_Set (1UL) /!< Set pin driver high. /
Vincent Coubard	638:c90ae1400bf2	1591
Vincent Coubard	638:c90ae1400bf2	1592	/* Register: GPIO_OUTCLR */
Vincent Coubard	638:c90ae1400bf2	1593	/* Description: Clear individual bits in GPIO port. */
Vincent Coubard	638:c90ae1400bf2	1594
Vincent Coubard	638:c90ae1400bf2	1595	/* Bit 31 : Pin 31. */
Vincent Coubard	638:c90ae1400bf2	1596	#define GPIO_OUTCLR_PIN31_Pos (31UL) /!< Position of PIN31 field. /
Vincent Coubard	638:c90ae1400bf2	1597	#define GPIO_OUTCLR_PIN31_Msk (0x1UL << GPIO_OUTCLR_PIN31_Pos) /!< Bit mask of PIN31 field. /
Vincent Coubard	638:c90ae1400bf2	1598	#define GPIO_OUTCLR_PIN31_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1599	#define GPIO_OUTCLR_PIN31_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1600	#define GPIO_OUTCLR_PIN31_Clear (1UL) /!< Set pin driver low. /
Vincent Coubard	638:c90ae1400bf2	1601
Vincent Coubard	638:c90ae1400bf2	1602	/* Bit 30 : Pin 30. */
Vincent Coubard	638:c90ae1400bf2	1603	#define GPIO_OUTCLR_PIN30_Pos (30UL) /!< Position of PIN30 field. /
Vincent Coubard	638:c90ae1400bf2	1604	#define GPIO_OUTCLR_PIN30_Msk (0x1UL << GPIO_OUTCLR_PIN30_Pos) /!< Bit mask of PIN30 field. /
Vincent Coubard	638:c90ae1400bf2	1605	#define GPIO_OUTCLR_PIN30_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1606	#define GPIO_OUTCLR_PIN30_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1607	#define GPIO_OUTCLR_PIN30_Clear (1UL) /!< Set pin driver low. /
Vincent Coubard	638:c90ae1400bf2	1608
Vincent Coubard	638:c90ae1400bf2	1609	/* Bit 29 : Pin 29. */
Vincent Coubard	638:c90ae1400bf2	1610	#define GPIO_OUTCLR_PIN29_Pos (29UL) /!< Position of PIN29 field. /
Vincent Coubard	638:c90ae1400bf2	1611	#define GPIO_OUTCLR_PIN29_Msk (0x1UL << GPIO_OUTCLR_PIN29_Pos) /!< Bit mask of PIN29 field. /
Vincent Coubard	638:c90ae1400bf2	1612	#define GPIO_OUTCLR_PIN29_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1613	#define GPIO_OUTCLR_PIN29_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1614	#define GPIO_OUTCLR_PIN29_Clear (1UL) /!< Set pin driver low. /
Vincent Coubard	638:c90ae1400bf2	1615
Vincent Coubard	638:c90ae1400bf2	1616	/* Bit 28 : Pin 28. */
Vincent Coubard	638:c90ae1400bf2	1617	#define GPIO_OUTCLR_PIN28_Pos (28UL) /!< Position of PIN28 field. /
Vincent Coubard	638:c90ae1400bf2	1618	#define GPIO_OUTCLR_PIN28_Msk (0x1UL << GPIO_OUTCLR_PIN28_Pos) /!< Bit mask of PIN28 field. /
Vincent Coubard	638:c90ae1400bf2	1619	#define GPIO_OUTCLR_PIN28_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1620	#define GPIO_OUTCLR_PIN28_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1621	#define GPIO_OUTCLR_PIN28_Clear (1UL) /!< Set pin driver low. /
Vincent Coubard	638:c90ae1400bf2	1622
Vincent Coubard	638:c90ae1400bf2	1623	/* Bit 27 : Pin 27. */
Vincent Coubard	638:c90ae1400bf2	1624	#define GPIO_OUTCLR_PIN27_Pos (27UL) /!< Position of PIN27 field. /
Vincent Coubard	638:c90ae1400bf2	1625	#define GPIO_OUTCLR_PIN27_Msk (0x1UL << GPIO_OUTCLR_PIN27_Pos) /!< Bit mask of PIN27 field. /
Vincent Coubard	638:c90ae1400bf2	1626	#define GPIO_OUTCLR_PIN27_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1627	#define GPIO_OUTCLR_PIN27_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1628	#define GPIO_OUTCLR_PIN27_Clear (1UL) /!< Set pin driver low. /
Vincent Coubard	638:c90ae1400bf2	1629
Vincent Coubard	638:c90ae1400bf2	1630	/* Bit 26 : Pin 26. */
Vincent Coubard	638:c90ae1400bf2	1631	#define GPIO_OUTCLR_PIN26_Pos (26UL) /!< Position of PIN26 field. /
Vincent Coubard	638:c90ae1400bf2	1632	#define GPIO_OUTCLR_PIN26_Msk (0x1UL << GPIO_OUTCLR_PIN26_Pos) /!< Bit mask of PIN26 field. /
Vincent Coubard	638:c90ae1400bf2	1633	#define GPIO_OUTCLR_PIN26_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1634	#define GPIO_OUTCLR_PIN26_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1635	#define GPIO_OUTCLR_PIN26_Clear (1UL) /!< Set pin driver low. /
Vincent Coubard	638:c90ae1400bf2	1636
Vincent Coubard	638:c90ae1400bf2	1637	/* Bit 25 : Pin 25. */
Vincent Coubard	638:c90ae1400bf2	1638	#define GPIO_OUTCLR_PIN25_Pos (25UL) /!< Position of PIN25 field. /
Vincent Coubard	638:c90ae1400bf2	1639	#define GPIO_OUTCLR_PIN25_Msk (0x1UL << GPIO_OUTCLR_PIN25_Pos) /!< Bit mask of PIN25 field. /
Vincent Coubard	638:c90ae1400bf2	1640	#define GPIO_OUTCLR_PIN25_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1641	#define GPIO_OUTCLR_PIN25_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1642	#define GPIO_OUTCLR_PIN25_Clear (1UL) /!< Set pin driver low. /
Vincent Coubard	638:c90ae1400bf2	1643
Vincent Coubard	638:c90ae1400bf2	1644	/* Bit 24 : Pin 24. */
Vincent Coubard	638:c90ae1400bf2	1645	#define GPIO_OUTCLR_PIN24_Pos (24UL) /!< Position of PIN24 field. /
Vincent Coubard	638:c90ae1400bf2	1646	#define GPIO_OUTCLR_PIN24_Msk (0x1UL << GPIO_OUTCLR_PIN24_Pos) /!< Bit mask of PIN24 field. /
Vincent Coubard	638:c90ae1400bf2	1647	#define GPIO_OUTCLR_PIN24_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1648	#define GPIO_OUTCLR_PIN24_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1649	#define GPIO_OUTCLR_PIN24_Clear (1UL) /!< Set pin driver low. /
Vincent Coubard	638:c90ae1400bf2	1650
Vincent Coubard	638:c90ae1400bf2	1651	/* Bit 23 : Pin 23. */
Vincent Coubard	638:c90ae1400bf2	1652	#define GPIO_OUTCLR_PIN23_Pos (23UL) /!< Position of PIN23 field. /
Vincent Coubard	638:c90ae1400bf2	1653	#define GPIO_OUTCLR_PIN23_Msk (0x1UL << GPIO_OUTCLR_PIN23_Pos) /!< Bit mask of PIN23 field. /
Vincent Coubard	638:c90ae1400bf2	1654	#define GPIO_OUTCLR_PIN23_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1655	#define GPIO_OUTCLR_PIN23_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1656	#define GPIO_OUTCLR_PIN23_Clear (1UL) /!< Set pin driver low. /
Vincent Coubard	638:c90ae1400bf2	1657
Vincent Coubard	638:c90ae1400bf2	1658	/* Bit 22 : Pin 22. */
Vincent Coubard	638:c90ae1400bf2	1659	#define GPIO_OUTCLR_PIN22_Pos (22UL) /!< Position of PIN22 field. /
Vincent Coubard	638:c90ae1400bf2	1660	#define GPIO_OUTCLR_PIN22_Msk (0x1UL << GPIO_OUTCLR_PIN22_Pos) /!< Bit mask of PIN22 field. /
Vincent Coubard	638:c90ae1400bf2	1661	#define GPIO_OUTCLR_PIN22_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1662	#define GPIO_OUTCLR_PIN22_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1663	#define GPIO_OUTCLR_PIN22_Clear (1UL) /!< Set pin driver low. /
Vincent Coubard	638:c90ae1400bf2	1664
Vincent Coubard	638:c90ae1400bf2	1665	/* Bit 21 : Pin 21. */
Vincent Coubard	638:c90ae1400bf2	1666	#define GPIO_OUTCLR_PIN21_Pos (21UL) /!< Position of PIN21 field. /
Vincent Coubard	638:c90ae1400bf2	1667	#define GPIO_OUTCLR_PIN21_Msk (0x1UL << GPIO_OUTCLR_PIN21_Pos) /!< Bit mask of PIN21 field. /
Vincent Coubard	638:c90ae1400bf2	1668	#define GPIO_OUTCLR_PIN21_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1669	#define GPIO_OUTCLR_PIN21_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1670	#define GPIO_OUTCLR_PIN21_Clear (1UL) /!< Set pin driver low. /
Vincent Coubard	638:c90ae1400bf2	1671
Vincent Coubard	638:c90ae1400bf2	1672	/* Bit 20 : Pin 20. */
Vincent Coubard	638:c90ae1400bf2	1673	#define GPIO_OUTCLR_PIN20_Pos (20UL) /!< Position of PIN20 field. /
Vincent Coubard	638:c90ae1400bf2	1674	#define GPIO_OUTCLR_PIN20_Msk (0x1UL << GPIO_OUTCLR_PIN20_Pos) /!< Bit mask of PIN20 field. /
Vincent Coubard	638:c90ae1400bf2	1675	#define GPIO_OUTCLR_PIN20_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1676	#define GPIO_OUTCLR_PIN20_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1677	#define GPIO_OUTCLR_PIN20_Clear (1UL) /!< Set pin driver low. /
Vincent Coubard	638:c90ae1400bf2	1678
Vincent Coubard	638:c90ae1400bf2	1679	/* Bit 19 : Pin 19. */
Vincent Coubard	638:c90ae1400bf2	1680	#define GPIO_OUTCLR_PIN19_Pos (19UL) /!< Position of PIN19 field. /
Vincent Coubard	638:c90ae1400bf2	1681	#define GPIO_OUTCLR_PIN19_Msk (0x1UL << GPIO_OUTCLR_PIN19_Pos) /!< Bit mask of PIN19 field. /
Vincent Coubard	638:c90ae1400bf2	1682	#define GPIO_OUTCLR_PIN19_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1683	#define GPIO_OUTCLR_PIN19_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1684	#define GPIO_OUTCLR_PIN19_Clear (1UL) /!< Set pin driver low. /
Vincent Coubard	638:c90ae1400bf2	1685
Vincent Coubard	638:c90ae1400bf2	1686	/* Bit 18 : Pin 18. */
Vincent Coubard	638:c90ae1400bf2	1687	#define GPIO_OUTCLR_PIN18_Pos (18UL) /!< Position of PIN18 field. /
Vincent Coubard	638:c90ae1400bf2	1688	#define GPIO_OUTCLR_PIN18_Msk (0x1UL << GPIO_OUTCLR_PIN18_Pos) /!< Bit mask of PIN18 field. /
Vincent Coubard	638:c90ae1400bf2	1689	#define GPIO_OUTCLR_PIN18_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1690	#define GPIO_OUTCLR_PIN18_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1691	#define GPIO_OUTCLR_PIN18_Clear (1UL) /!< Set pin driver low. /
Vincent Coubard	638:c90ae1400bf2	1692
Vincent Coubard	638:c90ae1400bf2	1693	/* Bit 17 : Pin 17. */
Vincent Coubard	638:c90ae1400bf2	1694	#define GPIO_OUTCLR_PIN17_Pos (17UL) /!< Position of PIN17 field. /
Vincent Coubard	638:c90ae1400bf2	1695	#define GPIO_OUTCLR_PIN17_Msk (0x1UL << GPIO_OUTCLR_PIN17_Pos) /!< Bit mask of PIN17 field. /
Vincent Coubard	638:c90ae1400bf2	1696	#define GPIO_OUTCLR_PIN17_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1697	#define GPIO_OUTCLR_PIN17_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1698	#define GPIO_OUTCLR_PIN17_Clear (1UL) /!< Set pin driver low. /
Vincent Coubard	638:c90ae1400bf2	1699
Vincent Coubard	638:c90ae1400bf2	1700	/* Bit 16 : Pin 16. */
Vincent Coubard	638:c90ae1400bf2	1701	#define GPIO_OUTCLR_PIN16_Pos (16UL) /!< Position of PIN16 field. /
Vincent Coubard	638:c90ae1400bf2	1702	#define GPIO_OUTCLR_PIN16_Msk (0x1UL << GPIO_OUTCLR_PIN16_Pos) /!< Bit mask of PIN16 field. /
Vincent Coubard	638:c90ae1400bf2	1703	#define GPIO_OUTCLR_PIN16_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1704	#define GPIO_OUTCLR_PIN16_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1705	#define GPIO_OUTCLR_PIN16_Clear (1UL) /!< Set pin driver low. /
Vincent Coubard	638:c90ae1400bf2	1706
Vincent Coubard	638:c90ae1400bf2	1707	/* Bit 15 : Pin 15. */
Vincent Coubard	638:c90ae1400bf2	1708	#define GPIO_OUTCLR_PIN15_Pos (15UL) /!< Position of PIN15 field. /
Vincent Coubard	638:c90ae1400bf2	1709	#define GPIO_OUTCLR_PIN15_Msk (0x1UL << GPIO_OUTCLR_PIN15_Pos) /!< Bit mask of PIN15 field. /
Vincent Coubard	638:c90ae1400bf2	1710	#define GPIO_OUTCLR_PIN15_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1711	#define GPIO_OUTCLR_PIN15_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1712	#define GPIO_OUTCLR_PIN15_Clear (1UL) /!< Set pin driver low. /
Vincent Coubard	638:c90ae1400bf2	1713
Vincent Coubard	638:c90ae1400bf2	1714	/* Bit 14 : Pin 14. */
Vincent Coubard	638:c90ae1400bf2	1715	#define GPIO_OUTCLR_PIN14_Pos (14UL) /!< Position of PIN14 field. /
Vincent Coubard	638:c90ae1400bf2	1716	#define GPIO_OUTCLR_PIN14_Msk (0x1UL << GPIO_OUTCLR_PIN14_Pos) /!< Bit mask of PIN14 field. /
Vincent Coubard	638:c90ae1400bf2	1717	#define GPIO_OUTCLR_PIN14_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1718	#define GPIO_OUTCLR_PIN14_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1719	#define GPIO_OUTCLR_PIN14_Clear (1UL) /!< Set pin driver low. /
Vincent Coubard	638:c90ae1400bf2	1720
Vincent Coubard	638:c90ae1400bf2	1721	/* Bit 13 : Pin 13. */
Vincent Coubard	638:c90ae1400bf2	1722	#define GPIO_OUTCLR_PIN13_Pos (13UL) /!< Position of PIN13 field. /
Vincent Coubard	638:c90ae1400bf2	1723	#define GPIO_OUTCLR_PIN13_Msk (0x1UL << GPIO_OUTCLR_PIN13_Pos) /!< Bit mask of PIN13 field. /
Vincent Coubard	638:c90ae1400bf2	1724	#define GPIO_OUTCLR_PIN13_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1725	#define GPIO_OUTCLR_PIN13_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1726	#define GPIO_OUTCLR_PIN13_Clear (1UL) /!< Set pin driver low. /
Vincent Coubard	638:c90ae1400bf2	1727
Vincent Coubard	638:c90ae1400bf2	1728	/* Bit 12 : Pin 12. */
Vincent Coubard	638:c90ae1400bf2	1729	#define GPIO_OUTCLR_PIN12_Pos (12UL) /!< Position of PIN12 field. /
Vincent Coubard	638:c90ae1400bf2	1730	#define GPIO_OUTCLR_PIN12_Msk (0x1UL << GPIO_OUTCLR_PIN12_Pos) /!< Bit mask of PIN12 field. /
Vincent Coubard	638:c90ae1400bf2	1731	#define GPIO_OUTCLR_PIN12_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1732	#define GPIO_OUTCLR_PIN12_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1733	#define GPIO_OUTCLR_PIN12_Clear (1UL) /!< Set pin driver low. /
Vincent Coubard	638:c90ae1400bf2	1734
Vincent Coubard	638:c90ae1400bf2	1735	/* Bit 11 : Pin 11. */
Vincent Coubard	638:c90ae1400bf2	1736	#define GPIO_OUTCLR_PIN11_Pos (11UL) /!< Position of PIN11 field. /
Vincent Coubard	638:c90ae1400bf2	1737	#define GPIO_OUTCLR_PIN11_Msk (0x1UL << GPIO_OUTCLR_PIN11_Pos) /!< Bit mask of PIN11 field. /
Vincent Coubard	638:c90ae1400bf2	1738	#define GPIO_OUTCLR_PIN11_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1739	#define GPIO_OUTCLR_PIN11_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1740	#define GPIO_OUTCLR_PIN11_Clear (1UL) /!< Set pin driver low. /
Vincent Coubard	638:c90ae1400bf2	1741
Vincent Coubard	638:c90ae1400bf2	1742	/* Bit 10 : Pin 10. */
Vincent Coubard	638:c90ae1400bf2	1743	#define GPIO_OUTCLR_PIN10_Pos (10UL) /!< Position of PIN10 field. /
Vincent Coubard	638:c90ae1400bf2	1744	#define GPIO_OUTCLR_PIN10_Msk (0x1UL << GPIO_OUTCLR_PIN10_Pos) /!< Bit mask of PIN10 field. /
Vincent Coubard	638:c90ae1400bf2	1745	#define GPIO_OUTCLR_PIN10_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1746	#define GPIO_OUTCLR_PIN10_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1747	#define GPIO_OUTCLR_PIN10_Clear (1UL) /!< Set pin driver low. /
Vincent Coubard	638:c90ae1400bf2	1748
Vincent Coubard	638:c90ae1400bf2	1749	/* Bit 9 : Pin 9. */
Vincent Coubard	638:c90ae1400bf2	1750	#define GPIO_OUTCLR_PIN9_Pos (9UL) /!< Position of PIN9 field. /
Vincent Coubard	638:c90ae1400bf2	1751	#define GPIO_OUTCLR_PIN9_Msk (0x1UL << GPIO_OUTCLR_PIN9_Pos) /!< Bit mask of PIN9 field. /
Vincent Coubard	638:c90ae1400bf2	1752	#define GPIO_OUTCLR_PIN9_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1753	#define GPIO_OUTCLR_PIN9_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1754	#define GPIO_OUTCLR_PIN9_Clear (1UL) /!< Set pin driver low. /
Vincent Coubard	638:c90ae1400bf2	1755
Vincent Coubard	638:c90ae1400bf2	1756	/* Bit 8 : Pin 8. */
Vincent Coubard	638:c90ae1400bf2	1757	#define GPIO_OUTCLR_PIN8_Pos (8UL) /!< Position of PIN8 field. /
Vincent Coubard	638:c90ae1400bf2	1758	#define GPIO_OUTCLR_PIN8_Msk (0x1UL << GPIO_OUTCLR_PIN8_Pos) /!< Bit mask of PIN8 field. /
Vincent Coubard	638:c90ae1400bf2	1759	#define GPIO_OUTCLR_PIN8_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1760	#define GPIO_OUTCLR_PIN8_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1761	#define GPIO_OUTCLR_PIN8_Clear (1UL) /!< Set pin driver low. /
Vincent Coubard	638:c90ae1400bf2	1762
Vincent Coubard	638:c90ae1400bf2	1763	/* Bit 7 : Pin 7. */
Vincent Coubard	638:c90ae1400bf2	1764	#define GPIO_OUTCLR_PIN7_Pos (7UL) /!< Position of PIN7 field. /
Vincent Coubard	638:c90ae1400bf2	1765	#define GPIO_OUTCLR_PIN7_Msk (0x1UL << GPIO_OUTCLR_PIN7_Pos) /!< Bit mask of PIN7 field. /
Vincent Coubard	638:c90ae1400bf2	1766	#define GPIO_OUTCLR_PIN7_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1767	#define GPIO_OUTCLR_PIN7_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1768	#define GPIO_OUTCLR_PIN7_Clear (1UL) /!< Set pin driver low. /
Vincent Coubard	638:c90ae1400bf2	1769
Vincent Coubard	638:c90ae1400bf2	1770	/* Bit 6 : Pin 6. */
Vincent Coubard	638:c90ae1400bf2	1771	#define GPIO_OUTCLR_PIN6_Pos (6UL) /!< Position of PIN6 field. /
Vincent Coubard	638:c90ae1400bf2	1772	#define GPIO_OUTCLR_PIN6_Msk (0x1UL << GPIO_OUTCLR_PIN6_Pos) /!< Bit mask of PIN6 field. /
Vincent Coubard	638:c90ae1400bf2	1773	#define GPIO_OUTCLR_PIN6_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1774	#define GPIO_OUTCLR_PIN6_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1775	#define GPIO_OUTCLR_PIN6_Clear (1UL) /!< Set pin driver low. /
Vincent Coubard	638:c90ae1400bf2	1776
Vincent Coubard	638:c90ae1400bf2	1777	/* Bit 5 : Pin 5. */
Vincent Coubard	638:c90ae1400bf2	1778	#define GPIO_OUTCLR_PIN5_Pos (5UL) /!< Position of PIN5 field. /
Vincent Coubard	638:c90ae1400bf2	1779	#define GPIO_OUTCLR_PIN5_Msk (0x1UL << GPIO_OUTCLR_PIN5_Pos) /!< Bit mask of PIN5 field. /
Vincent Coubard	638:c90ae1400bf2	1780	#define GPIO_OUTCLR_PIN5_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1781	#define GPIO_OUTCLR_PIN5_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1782	#define GPIO_OUTCLR_PIN5_Clear (1UL) /!< Set pin driver low. /
Vincent Coubard	638:c90ae1400bf2	1783
Vincent Coubard	638:c90ae1400bf2	1784	/* Bit 4 : Pin 4. */
Vincent Coubard	638:c90ae1400bf2	1785	#define GPIO_OUTCLR_PIN4_Pos (4UL) /!< Position of PIN4 field. /
Vincent Coubard	638:c90ae1400bf2	1786	#define GPIO_OUTCLR_PIN4_Msk (0x1UL << GPIO_OUTCLR_PIN4_Pos) /!< Bit mask of PIN4 field. /
Vincent Coubard	638:c90ae1400bf2	1787	#define GPIO_OUTCLR_PIN4_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1788	#define GPIO_OUTCLR_PIN4_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1789	#define GPIO_OUTCLR_PIN4_Clear (1UL) /!< Set pin driver low. /
Vincent Coubard	638:c90ae1400bf2	1790
Vincent Coubard	638:c90ae1400bf2	1791	/* Bit 3 : Pin 3. */
Vincent Coubard	638:c90ae1400bf2	1792	#define GPIO_OUTCLR_PIN3_Pos (3UL) /!< Position of PIN3 field. /
Vincent Coubard	638:c90ae1400bf2	1793	#define GPIO_OUTCLR_PIN3_Msk (0x1UL << GPIO_OUTCLR_PIN3_Pos) /!< Bit mask of PIN3 field. /
Vincent Coubard	638:c90ae1400bf2	1794	#define GPIO_OUTCLR_PIN3_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1795	#define GPIO_OUTCLR_PIN3_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1796	#define GPIO_OUTCLR_PIN3_Clear (1UL) /!< Set pin driver low. /
Vincent Coubard	638:c90ae1400bf2	1797
Vincent Coubard	638:c90ae1400bf2	1798	/* Bit 2 : Pin 2. */
Vincent Coubard	638:c90ae1400bf2	1799	#define GPIO_OUTCLR_PIN2_Pos (2UL) /!< Position of PIN2 field. /
Vincent Coubard	638:c90ae1400bf2	1800	#define GPIO_OUTCLR_PIN2_Msk (0x1UL << GPIO_OUTCLR_PIN2_Pos) /!< Bit mask of PIN2 field. /
Vincent Coubard	638:c90ae1400bf2	1801	#define GPIO_OUTCLR_PIN2_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1802	#define GPIO_OUTCLR_PIN2_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1803	#define GPIO_OUTCLR_PIN2_Clear (1UL) /!< Set pin driver low. /
Vincent Coubard	638:c90ae1400bf2	1804
Vincent Coubard	638:c90ae1400bf2	1805	/* Bit 1 : Pin 1. */
Vincent Coubard	638:c90ae1400bf2	1806	#define GPIO_OUTCLR_PIN1_Pos (1UL) /!< Position of PIN1 field. /
Vincent Coubard	638:c90ae1400bf2	1807	#define GPIO_OUTCLR_PIN1_Msk (0x1UL << GPIO_OUTCLR_PIN1_Pos) /!< Bit mask of PIN1 field. /
Vincent Coubard	638:c90ae1400bf2	1808	#define GPIO_OUTCLR_PIN1_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1809	#define GPIO_OUTCLR_PIN1_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1810	#define GPIO_OUTCLR_PIN1_Clear (1UL) /!< Set pin driver low. /
Vincent Coubard	638:c90ae1400bf2	1811
Vincent Coubard	638:c90ae1400bf2	1812	/* Bit 0 : Pin 0. */
Vincent Coubard	638:c90ae1400bf2	1813	#define GPIO_OUTCLR_PIN0_Pos (0UL) /!< Position of PIN0 field. /
Vincent Coubard	638:c90ae1400bf2	1814	#define GPIO_OUTCLR_PIN0_Msk (0x1UL << GPIO_OUTCLR_PIN0_Pos) /!< Bit mask of PIN0 field. /
Vincent Coubard	638:c90ae1400bf2	1815	#define GPIO_OUTCLR_PIN0_Low (0UL) /!< Pin driver is low. /
Vincent Coubard	638:c90ae1400bf2	1816	#define GPIO_OUTCLR_PIN0_High (1UL) /!< Pin driver is high. /
Vincent Coubard	638:c90ae1400bf2	1817	#define GPIO_OUTCLR_PIN0_Clear (1UL) /!< Set pin driver low. /
Vincent Coubard	638:c90ae1400bf2	1818
Vincent Coubard	638:c90ae1400bf2	1819	/* Register: GPIO_IN */
Vincent Coubard	638:c90ae1400bf2	1820	/* Description: Read GPIO port. */
Vincent Coubard	638:c90ae1400bf2	1821
Vincent Coubard	638:c90ae1400bf2	1822	/* Bit 31 : Pin 31. */
Vincent Coubard	638:c90ae1400bf2	1823	#define GPIO_IN_PIN31_Pos (31UL) /!< Position of PIN31 field. /
Vincent Coubard	638:c90ae1400bf2	1824	#define GPIO_IN_PIN31_Msk (0x1UL << GPIO_IN_PIN31_Pos) /!< Bit mask of PIN31 field. /
Vincent Coubard	638:c90ae1400bf2	1825	#define GPIO_IN_PIN31_Low (0UL) /!< Pin input is low. /
Vincent Coubard	638:c90ae1400bf2	1826	#define GPIO_IN_PIN31_High (1UL) /!< Pin input is high. /
Vincent Coubard	638:c90ae1400bf2	1827
Vincent Coubard	638:c90ae1400bf2	1828	/* Bit 30 : Pin 30. */
Vincent Coubard	638:c90ae1400bf2	1829	#define GPIO_IN_PIN30_Pos (30UL) /!< Position of PIN30 field. /
Vincent Coubard	638:c90ae1400bf2	1830	#define GPIO_IN_PIN30_Msk (0x1UL << GPIO_IN_PIN30_Pos) /!< Bit mask of PIN30 field. /
Vincent Coubard	638:c90ae1400bf2	1831	#define GPIO_IN_PIN30_Low (0UL) /!< Pin input is low. /
Vincent Coubard	638:c90ae1400bf2	1832	#define GPIO_IN_PIN30_High (1UL) /!< Pin input is high. /
Vincent Coubard	638:c90ae1400bf2	1833
Vincent Coubard	638:c90ae1400bf2	1834	/* Bit 29 : Pin 29. */
Vincent Coubard	638:c90ae1400bf2	1835	#define GPIO_IN_PIN29_Pos (29UL) /!< Position of PIN29 field. /
Vincent Coubard	638:c90ae1400bf2	1836	#define GPIO_IN_PIN29_Msk (0x1UL << GPIO_IN_PIN29_Pos) /!< Bit mask of PIN29 field. /
Vincent Coubard	638:c90ae1400bf2	1837	#define GPIO_IN_PIN29_Low (0UL) /!< Pin input is low. /
Vincent Coubard	638:c90ae1400bf2	1838	#define GPIO_IN_PIN29_High (1UL) /!< Pin input is high. /
Vincent Coubard	638:c90ae1400bf2	1839
Vincent Coubard	638:c90ae1400bf2	1840	/* Bit 28 : Pin 28. */
Vincent Coubard	638:c90ae1400bf2	1841	#define GPIO_IN_PIN28_Pos (28UL) /!< Position of PIN28 field. /
Vincent Coubard	638:c90ae1400bf2	1842	#define GPIO_IN_PIN28_Msk (0x1UL << GPIO_IN_PIN28_Pos) /!< Bit mask of PIN28 field. /
Vincent Coubard	638:c90ae1400bf2	1843	#define GPIO_IN_PIN28_Low (0UL) /!< Pin input is low. /
Vincent Coubard	638:c90ae1400bf2	1844	#define GPIO_IN_PIN28_High (1UL) /!< Pin input is high. /
Vincent Coubard	638:c90ae1400bf2	1845
Vincent Coubard	638:c90ae1400bf2	1846	/* Bit 27 : Pin 27. */
Vincent Coubard	638:c90ae1400bf2	1847	#define GPIO_IN_PIN27_Pos (27UL) /!< Position of PIN27 field. /
Vincent Coubard	638:c90ae1400bf2	1848	#define GPIO_IN_PIN27_Msk (0x1UL << GPIO_IN_PIN27_Pos) /!< Bit mask of PIN27 field. /
Vincent Coubard	638:c90ae1400bf2	1849	#define GPIO_IN_PIN27_Low (0UL) /!< Pin input is low. /
Vincent Coubard	638:c90ae1400bf2	1850	#define GPIO_IN_PIN27_High (1UL) /!< Pin input is high. /
Vincent Coubard	638:c90ae1400bf2	1851
Vincent Coubard	638:c90ae1400bf2	1852	/* Bit 26 : Pin 26. */
Vincent Coubard	638:c90ae1400bf2	1853	#define GPIO_IN_PIN26_Pos (26UL) /!< Position of PIN26 field. /
Vincent Coubard	638:c90ae1400bf2	1854	#define GPIO_IN_PIN26_Msk (0x1UL << GPIO_IN_PIN26_Pos) /!< Bit mask of PIN26 field. /
Vincent Coubard	638:c90ae1400bf2	1855	#define GPIO_IN_PIN26_Low (0UL) /!< Pin input is low. /
Vincent Coubard	638:c90ae1400bf2	1856	#define GPIO_IN_PIN26_High (1UL) /!< Pin input is high. /
Vincent Coubard	638:c90ae1400bf2	1857
Vincent Coubard	638:c90ae1400bf2	1858	/* Bit 25 : Pin 25. */
Vincent Coubard	638:c90ae1400bf2	1859	#define GPIO_IN_PIN25_Pos (25UL) /!< Position of PIN25 field. /
Vincent Coubard	638:c90ae1400bf2	1860	#define GPIO_IN_PIN25_Msk (0x1UL << GPIO_IN_PIN25_Pos) /!< Bit mask of PIN25 field. /
Vincent Coubard	638:c90ae1400bf2	1861	#define GPIO_IN_PIN25_Low (0UL) /!< Pin input is low. /
Vincent Coubard	638:c90ae1400bf2	1862	#define GPIO_IN_PIN25_High (1UL) /!< Pin input is high. /
Vincent Coubard	638:c90ae1400bf2	1863
Vincent Coubard	638:c90ae1400bf2	1864	/* Bit 24 : Pin 24. */
Vincent Coubard	638:c90ae1400bf2	1865	#define GPIO_IN_PIN24_Pos (24UL) /!< Position of PIN24 field. /
Vincent Coubard	638:c90ae1400bf2	1866	#define GPIO_IN_PIN24_Msk (0x1UL << GPIO_IN_PIN24_Pos) /!< Bit mask of PIN24 field. /
Vincent Coubard	638:c90ae1400bf2	1867	#define GPIO_IN_PIN24_Low (0UL) /!< Pin input is low. /
Vincent Coubard	638:c90ae1400bf2	1868	#define GPIO_IN_PIN24_High (1UL) /!< Pin input is high. /
Vincent Coubard	638:c90ae1400bf2	1869
Vincent Coubard	638:c90ae1400bf2	1870	/* Bit 23 : Pin 23. */
Vincent Coubard	638:c90ae1400bf2	1871	#define GPIO_IN_PIN23_Pos (23UL) /!< Position of PIN23 field. /
Vincent Coubard	638:c90ae1400bf2	1872	#define GPIO_IN_PIN23_Msk (0x1UL << GPIO_IN_PIN23_Pos) /!< Bit mask of PIN23 field. /
Vincent Coubard	638:c90ae1400bf2	1873	#define GPIO_IN_PIN23_Low (0UL) /!< Pin input is low. /
Vincent Coubard	638:c90ae1400bf2	1874	#define GPIO_IN_PIN23_High (1UL) /!< Pin input is high. /
Vincent Coubard	638:c90ae1400bf2	1875
Vincent Coubard	638:c90ae1400bf2	1876	/* Bit 22 : Pin 22. */
Vincent Coubard	638:c90ae1400bf2	1877	#define GPIO_IN_PIN22_Pos (22UL) /!< Position of PIN22 field. /
Vincent Coubard	638:c90ae1400bf2	1878	#define GPIO_IN_PIN22_Msk (0x1UL << GPIO_IN_PIN22_Pos) /!< Bit mask of PIN22 field. /
Vincent Coubard	638:c90ae1400bf2	1879	#define GPIO_IN_PIN22_Low (0UL) /!< Pin input is low. /
Vincent Coubard	638:c90ae1400bf2	1880	#define GPIO_IN_PIN22_High (1UL) /!< Pin input is high. /
Vincent Coubard	638:c90ae1400bf2	1881
Vincent Coubard	638:c90ae1400bf2	1882	/* Bit 21 : Pin 21. */
Vincent Coubard	638:c90ae1400bf2	1883	#define GPIO_IN_PIN21_Pos (21UL) /!< Position of PIN21 field. /
Vincent Coubard	638:c90ae1400bf2	1884	#define GPIO_IN_PIN21_Msk (0x1UL << GPIO_IN_PIN21_Pos) /!< Bit mask of PIN21 field. /
Vincent Coubard	638:c90ae1400bf2	1885	#define GPIO_IN_PIN21_Low (0UL) /!< Pin input is low. /
Vincent Coubard	638:c90ae1400bf2	1886	#define GPIO_IN_PIN21_High (1UL) /!< Pin input is high. /
Vincent Coubard	638:c90ae1400bf2	1887
Vincent Coubard	638:c90ae1400bf2	1888	/* Bit 20 : Pin 20. */
Vincent Coubard	638:c90ae1400bf2	1889	#define GPIO_IN_PIN20_Pos (20UL) /!< Position of PIN20 field. /
Vincent Coubard	638:c90ae1400bf2	1890	#define GPIO_IN_PIN20_Msk (0x1UL << GPIO_IN_PIN20_Pos) /!< Bit mask of PIN20 field. /
Vincent Coubard	638:c90ae1400bf2	1891	#define GPIO_IN_PIN20_Low (0UL) /!< Pin input is low. /
Vincent Coubard	638:c90ae1400bf2	1892	#define GPIO_IN_PIN20_High (1UL) /!< Pin input is high. /
Vincent Coubard	638:c90ae1400bf2	1893
Vincent Coubard	638:c90ae1400bf2	1894	/* Bit 19 : Pin 19. */
Vincent Coubard	638:c90ae1400bf2	1895	#define GPIO_IN_PIN19_Pos (19UL) /!< Position of PIN19 field. /
Vincent Coubard	638:c90ae1400bf2	1896	#define GPIO_IN_PIN19_Msk (0x1UL << GPIO_IN_PIN19_Pos) /!< Bit mask of PIN19 field. /
Vincent Coubard	638:c90ae1400bf2	1897	#define GPIO_IN_PIN19_Low (0UL) /!< Pin input is low. /
Vincent Coubard	638:c90ae1400bf2	1898	#define GPIO_IN_PIN19_High (1UL) /!< Pin input is high. /
Vincent Coubard	638:c90ae1400bf2	1899
Vincent Coubard	638:c90ae1400bf2	1900	/* Bit 18 : Pin 18. */
Vincent Coubard	638:c90ae1400bf2	1901	#define GPIO_IN_PIN18_Pos (18UL) /!< Position of PIN18 field. /
Vincent Coubard	638:c90ae1400bf2	1902	#define GPIO_IN_PIN18_Msk (0x1UL << GPIO_IN_PIN18_Pos) /!< Bit mask of PIN18 field. /
Vincent Coubard	638:c90ae1400bf2	1903	#define GPIO_IN_PIN18_Low (0UL) /!< Pin input is low. /
Vincent Coubard	638:c90ae1400bf2	1904	#define GPIO_IN_PIN18_High (1UL) /!< Pin input is high. /
Vincent Coubard	638:c90ae1400bf2	1905
Vincent Coubard	638:c90ae1400bf2	1906	/* Bit 17 : Pin 17. */
Vincent Coubard	638:c90ae1400bf2	1907	#define GPIO_IN_PIN17_Pos (17UL) /!< Position of PIN17 field. /
Vincent Coubard	638:c90ae1400bf2	1908	#define GPIO_IN_PIN17_Msk (0x1UL << GPIO_IN_PIN17_Pos) /!< Bit mask of PIN17 field. /
Vincent Coubard	638:c90ae1400bf2	1909	#define GPIO_IN_PIN17_Low (0UL) /!< Pin input is low. /
Vincent Coubard	638:c90ae1400bf2	1910	#define GPIO_IN_PIN17_High (1UL) /!< Pin input is high. /
Vincent Coubard	638:c90ae1400bf2	1911
Vincent Coubard	638:c90ae1400bf2	1912	/* Bit 16 : Pin 16. */
Vincent Coubard	638:c90ae1400bf2	1913	#define GPIO_IN_PIN16_Pos (16UL) /!< Position of PIN16 field. /
Vincent Coubard	638:c90ae1400bf2	1914	#define GPIO_IN_PIN16_Msk (0x1UL << GPIO_IN_PIN16_Pos) /!< Bit mask of PIN16 field. /
Vincent Coubard	638:c90ae1400bf2	1915	#define GPIO_IN_PIN16_Low (0UL) /!< Pin input is low. /
Vincent Coubard	638:c90ae1400bf2	1916	#define GPIO_IN_PIN16_High (1UL) /!< Pin input is high. /
Vincent Coubard	638:c90ae1400bf2	1917
Vincent Coubard	638:c90ae1400bf2	1918	/* Bit 15 : Pin 15. */
Vincent Coubard	638:c90ae1400bf2	1919	#define GPIO_IN_PIN15_Pos (15UL) /!< Position of PIN15 field. /
Vincent Coubard	638:c90ae1400bf2	1920	#define GPIO_IN_PIN15_Msk (0x1UL << GPIO_IN_PIN15_Pos) /!< Bit mask of PIN15 field. /
Vincent Coubard	638:c90ae1400bf2	1921	#define GPIO_IN_PIN15_Low (0UL) /!< Pin input is low. /
Vincent Coubard	638:c90ae1400bf2	1922	#define GPIO_IN_PIN15_High (1UL) /!< Pin input is high. /
Vincent Coubard	638:c90ae1400bf2	1923
Vincent Coubard	638:c90ae1400bf2	1924	/* Bit 14 : Pin 14. */
Vincent Coubard	638:c90ae1400bf2	1925	#define GPIO_IN_PIN14_Pos (14UL) /!< Position of PIN14 field. /
Vincent Coubard	638:c90ae1400bf2	1926	#define GPIO_IN_PIN14_Msk (0x1UL << GPIO_IN_PIN14_Pos) /!< Bit mask of PIN14 field. /
Vincent Coubard	638:c90ae1400bf2	1927	#define GPIO_IN_PIN14_Low (0UL) /!< Pin input is low. /
Vincent Coubard	638:c90ae1400bf2	1928	#define GPIO_IN_PIN14_High (1UL) /!< Pin input is high. /
Vincent Coubard	638:c90ae1400bf2	1929
Vincent Coubard	638:c90ae1400bf2	1930	/* Bit 13 : Pin 13. */
Vincent Coubard	638:c90ae1400bf2	1931	#define GPIO_IN_PIN13_Pos (13UL) /!< Position of PIN13 field. /
Vincent Coubard	638:c90ae1400bf2	1932	#define GPIO_IN_PIN13_Msk (0x1UL << GPIO_IN_PIN13_Pos) /!< Bit mask of PIN13 field. /
Vincent Coubard	638:c90ae1400bf2	1933	#define GPIO_IN_PIN13_Low (0UL) /!< Pin input is low. /
Vincent Coubard	638:c90ae1400bf2	1934	#define GPIO_IN_PIN13_High (1UL) /!< Pin input is high. /
Vincent Coubard	638:c90ae1400bf2	1935
Vincent Coubard	638:c90ae1400bf2	1936	/* Bit 12 : Pin 12. */
Vincent Coubard	638:c90ae1400bf2	1937	#define GPIO_IN_PIN12_Pos (12UL) /!< Position of PIN12 field. /
Vincent Coubard	638:c90ae1400bf2	1938	#define GPIO_IN_PIN12_Msk (0x1UL << GPIO_IN_PIN12_Pos) /!< Bit mask of PIN12 field. /
Vincent Coubard	638:c90ae1400bf2	1939	#define GPIO_IN_PIN12_Low (0UL) /!< Pin input is low. /
Vincent Coubard	638:c90ae1400bf2	1940	#define GPIO_IN_PIN12_High (1UL) /!< Pin input is high. /
Vincent Coubard	638:c90ae1400bf2	1941
Vincent Coubard	638:c90ae1400bf2	1942	/* Bit 11 : Pin 11. */
Vincent Coubard	638:c90ae1400bf2	1943	#define GPIO_IN_PIN11_Pos (11UL) /!< Position of PIN11 field. /
Vincent Coubard	638:c90ae1400bf2	1944	#define GPIO_IN_PIN11_Msk (0x1UL << GPIO_IN_PIN11_Pos) /!< Bit mask of PIN11 field. /
Vincent Coubard	638:c90ae1400bf2	1945	#define GPIO_IN_PIN11_Low (0UL) /!< Pin input is low. /
Vincent Coubard	638:c90ae1400bf2	1946	#define GPIO_IN_PIN11_High (1UL) /!< Pin input is high. /
Vincent Coubard	638:c90ae1400bf2	1947
Vincent Coubard	638:c90ae1400bf2	1948	/* Bit 10 : Pin 10. */
Vincent Coubard	638:c90ae1400bf2	1949	#define GPIO_IN_PIN10_Pos (10UL) /!< Position of PIN10 field. /
Vincent Coubard	638:c90ae1400bf2	1950	#define GPIO_IN_PIN10_Msk (0x1UL << GPIO_IN_PIN10_Pos) /!< Bit mask of PIN10 field. /
Vincent Coubard	638:c90ae1400bf2	1951	#define GPIO_IN_PIN10_Low (0UL) /!< Pin input is low. /
Vincent Coubard	638:c90ae1400bf2	1952	#define GPIO_IN_PIN10_High (1UL) /!< Pin input is high. /
Vincent Coubard	638:c90ae1400bf2	1953
Vincent Coubard	638:c90ae1400bf2	1954	/* Bit 9 : Pin 9. */
Vincent Coubard	638:c90ae1400bf2	1955	#define GPIO_IN_PIN9_Pos (9UL) /!< Position of PIN9 field. /
Vincent Coubard	638:c90ae1400bf2	1956	#define GPIO_IN_PIN9_Msk (0x1UL << GPIO_IN_PIN9_Pos) /!< Bit mask of PIN9 field. /
Vincent Coubard	638:c90ae1400bf2	1957	#define GPIO_IN_PIN9_Low (0UL) /!< Pin input is low. /
Vincent Coubard	638:c90ae1400bf2	1958	#define GPIO_IN_PIN9_High (1UL) /!< Pin input is high. /
Vincent Coubard	638:c90ae1400bf2	1959
Vincent Coubard	638:c90ae1400bf2	1960	/* Bit 8 : Pin 8. */
Vincent Coubard	638:c90ae1400bf2	1961	#define GPIO_IN_PIN8_Pos (8UL) /!< Position of PIN8 field. /
Vincent Coubard	638:c90ae1400bf2	1962	#define GPIO_IN_PIN8_Msk (0x1UL << GPIO_IN_PIN8_Pos) /!< Bit mask of PIN8 field. /
Vincent Coubard	638:c90ae1400bf2	1963	#define GPIO_IN_PIN8_Low (0UL) /!< Pin input is low. /
Vincent Coubard	638:c90ae1400bf2	1964	#define GPIO_IN_PIN8_High (1UL) /!< Pin input is high. /
Vincent Coubard	638:c90ae1400bf2	1965
Vincent Coubard	638:c90ae1400bf2	1966	/* Bit 7 : Pin 7. */
Vincent Coubard	638:c90ae1400bf2	1967	#define GPIO_IN_PIN7_Pos (7UL) /!< Position of PIN7 field. /
Vincent Coubard	638:c90ae1400bf2	1968	#define GPIO_IN_PIN7_Msk (0x1UL << GPIO_IN_PIN7_Pos) /!< Bit mask of PIN7 field. /
Vincent Coubard	638:c90ae1400bf2	1969	#define GPIO_IN_PIN7_Low (0UL) /!< Pin input is low. /
Vincent Coubard	638:c90ae1400bf2	1970	#define GPIO_IN_PIN7_High (1UL) /!< Pin input is high. /
Vincent Coubard	638:c90ae1400bf2	1971
Vincent Coubard	638:c90ae1400bf2	1972	/* Bit 6 : Pin 6. */
Vincent Coubard	638:c90ae1400bf2	1973	#define GPIO_IN_PIN6_Pos (6UL) /!< Position of PIN6 field. /
Vincent Coubard	638:c90ae1400bf2	1974	#define GPIO_IN_PIN6_Msk (0x1UL << GPIO_IN_PIN6_Pos) /!< Bit mask of PIN6 field. /
Vincent Coubard	638:c90ae1400bf2	1975	#define GPIO_IN_PIN6_Low (0UL) /!< Pin input is low. /
Vincent Coubard	638:c90ae1400bf2	1976	#define GPIO_IN_PIN6_High (1UL) /!< Pin input is high. /
Vincent Coubard	638:c90ae1400bf2	1977
Vincent Coubard	638:c90ae1400bf2	1978	/* Bit 5 : Pin 5. */
Vincent Coubard	638:c90ae1400bf2	1979	#define GPIO_IN_PIN5_Pos (5UL) /!< Position of PIN5 field. /
Vincent Coubard	638:c90ae1400bf2	1980	#define GPIO_IN_PIN5_Msk (0x1UL << GPIO_IN_PIN5_Pos) /!< Bit mask of PIN5 field. /
Vincent Coubard	638:c90ae1400bf2	1981	#define GPIO_IN_PIN5_Low (0UL) /!< Pin input is low. /
Vincent Coubard	638:c90ae1400bf2	1982	#define GPIO_IN_PIN5_High (1UL) /!< Pin input is high. /
Vincent Coubard	638:c90ae1400bf2	1983
Vincent Coubard	638:c90ae1400bf2	1984	/* Bit 4 : Pin 4. */
Vincent Coubard	638:c90ae1400bf2	1985	#define GPIO_IN_PIN4_Pos (4UL) /!< Position of PIN4 field. /
Vincent Coubard	638:c90ae1400bf2	1986	#define GPIO_IN_PIN4_Msk (0x1UL << GPIO_IN_PIN4_Pos) /!< Bit mask of PIN4 field. /
Vincent Coubard	638:c90ae1400bf2	1987	#define GPIO_IN_PIN4_Low (0UL) /!< Pin input is low. /
Vincent Coubard	638:c90ae1400bf2	1988	#define GPIO_IN_PIN4_High (1UL) /!< Pin input is high. /
Vincent Coubard	638:c90ae1400bf2	1989
Vincent Coubard	638:c90ae1400bf2	1990	/* Bit 3 : Pin 3. */
Vincent Coubard	638:c90ae1400bf2	1991	#define GPIO_IN_PIN3_Pos (3UL) /!< Position of PIN3 field. /
Vincent Coubard	638:c90ae1400bf2	1992	#define GPIO_IN_PIN3_Msk (0x1UL << GPIO_IN_PIN3_Pos) /!< Bit mask of PIN3 field. /
Vincent Coubard	638:c90ae1400bf2	1993	#define GPIO_IN_PIN3_Low (0UL) /!< Pin input is low. /
Vincent Coubard	638:c90ae1400bf2	1994	#define GPIO_IN_PIN3_High (1UL) /!< Pin input is high. /
Vincent Coubard	638:c90ae1400bf2	1995
Vincent Coubard	638:c90ae1400bf2	1996	/* Bit 2 : Pin 2. */
Vincent Coubard	638:c90ae1400bf2	1997	#define GPIO_IN_PIN2_Pos (2UL) /!< Position of PIN2 field. /
Vincent Coubard	638:c90ae1400bf2	1998	#define GPIO_IN_PIN2_Msk (0x1UL << GPIO_IN_PIN2_Pos) /!< Bit mask of PIN2 field. /
Vincent Coubard	638:c90ae1400bf2	1999	#define GPIO_IN_PIN2_Low (0UL) /!< Pin input is low. /
Vincent Coubard	638:c90ae1400bf2	2000	#define GPIO_IN_PIN2_High (1UL) /!< Pin input is high. /
Vincent Coubard	638:c90ae1400bf2	2001
Vincent Coubard	638:c90ae1400bf2	2002	/* Bit 1 : Pin 1. */
Vincent Coubard	638:c90ae1400bf2	2003	#define GPIO_IN_PIN1_Pos (1UL) /!< Position of PIN1 field. /
Vincent Coubard	638:c90ae1400bf2	2004	#define GPIO_IN_PIN1_Msk (0x1UL << GPIO_IN_PIN1_Pos) /!< Bit mask of PIN1 field. /
Vincent Coubard	638:c90ae1400bf2	2005	#define GPIO_IN_PIN1_Low (0UL) /!< Pin input is low. /
Vincent Coubard	638:c90ae1400bf2	2006	#define GPIO_IN_PIN1_High (1UL) /!< Pin input is high. /
Vincent Coubard	638:c90ae1400bf2	2007
Vincent Coubard	638:c90ae1400bf2	2008	/* Bit 0 : Pin 0. */
Vincent Coubard	638:c90ae1400bf2	2009	#define GPIO_IN_PIN0_Pos (0UL) /!< Position of PIN0 field. /
Vincent Coubard	638:c90ae1400bf2	2010	#define GPIO_IN_PIN0_Msk (0x1UL << GPIO_IN_PIN0_Pos) /!< Bit mask of PIN0 field. /
Vincent Coubard	638:c90ae1400bf2	2011	#define GPIO_IN_PIN0_Low (0UL) /!< Pin input is low. /
Vincent Coubard	638:c90ae1400bf2	2012	#define GPIO_IN_PIN0_High (1UL) /!< Pin input is high. /
Vincent Coubard	638:c90ae1400bf2	2013
Vincent Coubard	638:c90ae1400bf2	2014	/* Register: GPIO_DIR */
Vincent Coubard	638:c90ae1400bf2	2015	/* Description: Direction of GPIO pins. */
Vincent Coubard	638:c90ae1400bf2	2016
Vincent Coubard	638:c90ae1400bf2	2017	/* Bit 31 : Pin 31. */
Vincent Coubard	638:c90ae1400bf2	2018	#define GPIO_DIR_PIN31_Pos (31UL) /!< Position of PIN31 field. /
Vincent Coubard	638:c90ae1400bf2	2019	#define GPIO_DIR_PIN31_Msk (0x1UL << GPIO_DIR_PIN31_Pos) /!< Bit mask of PIN31 field. /
Vincent Coubard	638:c90ae1400bf2	2020	#define GPIO_DIR_PIN31_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2021	#define GPIO_DIR_PIN31_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2022
Vincent Coubard	638:c90ae1400bf2	2023	/* Bit 30 : Pin 30. */
Vincent Coubard	638:c90ae1400bf2	2024	#define GPIO_DIR_PIN30_Pos (30UL) /!< Position of PIN30 field. /
Vincent Coubard	638:c90ae1400bf2	2025	#define GPIO_DIR_PIN30_Msk (0x1UL << GPIO_DIR_PIN30_Pos) /!< Bit mask of PIN30 field. /
Vincent Coubard	638:c90ae1400bf2	2026	#define GPIO_DIR_PIN30_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2027	#define GPIO_DIR_PIN30_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2028
Vincent Coubard	638:c90ae1400bf2	2029	/* Bit 29 : Pin 29. */
Vincent Coubard	638:c90ae1400bf2	2030	#define GPIO_DIR_PIN29_Pos (29UL) /!< Position of PIN29 field. /
Vincent Coubard	638:c90ae1400bf2	2031	#define GPIO_DIR_PIN29_Msk (0x1UL << GPIO_DIR_PIN29_Pos) /!< Bit mask of PIN29 field. /
Vincent Coubard	638:c90ae1400bf2	2032	#define GPIO_DIR_PIN29_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2033	#define GPIO_DIR_PIN29_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2034
Vincent Coubard	638:c90ae1400bf2	2035	/* Bit 28 : Pin 28. */
Vincent Coubard	638:c90ae1400bf2	2036	#define GPIO_DIR_PIN28_Pos (28UL) /!< Position of PIN28 field. /
Vincent Coubard	638:c90ae1400bf2	2037	#define GPIO_DIR_PIN28_Msk (0x1UL << GPIO_DIR_PIN28_Pos) /!< Bit mask of PIN28 field. /
Vincent Coubard	638:c90ae1400bf2	2038	#define GPIO_DIR_PIN28_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2039	#define GPIO_DIR_PIN28_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2040
Vincent Coubard	638:c90ae1400bf2	2041	/* Bit 27 : Pin 27. */
Vincent Coubard	638:c90ae1400bf2	2042	#define GPIO_DIR_PIN27_Pos (27UL) /!< Position of PIN27 field. /
Vincent Coubard	638:c90ae1400bf2	2043	#define GPIO_DIR_PIN27_Msk (0x1UL << GPIO_DIR_PIN27_Pos) /!< Bit mask of PIN27 field. /
Vincent Coubard	638:c90ae1400bf2	2044	#define GPIO_DIR_PIN27_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2045	#define GPIO_DIR_PIN27_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2046
Vincent Coubard	638:c90ae1400bf2	2047	/* Bit 26 : Pin 26. */
Vincent Coubard	638:c90ae1400bf2	2048	#define GPIO_DIR_PIN26_Pos (26UL) /!< Position of PIN26 field. /
Vincent Coubard	638:c90ae1400bf2	2049	#define GPIO_DIR_PIN26_Msk (0x1UL << GPIO_DIR_PIN26_Pos) /!< Bit mask of PIN26 field. /
Vincent Coubard	638:c90ae1400bf2	2050	#define GPIO_DIR_PIN26_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2051	#define GPIO_DIR_PIN26_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2052
Vincent Coubard	638:c90ae1400bf2	2053	/* Bit 25 : Pin 25. */
Vincent Coubard	638:c90ae1400bf2	2054	#define GPIO_DIR_PIN25_Pos (25UL) /!< Position of PIN25 field. /
Vincent Coubard	638:c90ae1400bf2	2055	#define GPIO_DIR_PIN25_Msk (0x1UL << GPIO_DIR_PIN25_Pos) /!< Bit mask of PIN25 field. /
Vincent Coubard	638:c90ae1400bf2	2056	#define GPIO_DIR_PIN25_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2057	#define GPIO_DIR_PIN25_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2058
Vincent Coubard	638:c90ae1400bf2	2059	/* Bit 24 : Pin 24. */
Vincent Coubard	638:c90ae1400bf2	2060	#define GPIO_DIR_PIN24_Pos (24UL) /!< Position of PIN24 field. /
Vincent Coubard	638:c90ae1400bf2	2061	#define GPIO_DIR_PIN24_Msk (0x1UL << GPIO_DIR_PIN24_Pos) /!< Bit mask of PIN24 field. /
Vincent Coubard	638:c90ae1400bf2	2062	#define GPIO_DIR_PIN24_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2063	#define GPIO_DIR_PIN24_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2064
Vincent Coubard	638:c90ae1400bf2	2065	/* Bit 23 : Pin 23. */
Vincent Coubard	638:c90ae1400bf2	2066	#define GPIO_DIR_PIN23_Pos (23UL) /!< Position of PIN23 field. /
Vincent Coubard	638:c90ae1400bf2	2067	#define GPIO_DIR_PIN23_Msk (0x1UL << GPIO_DIR_PIN23_Pos) /!< Bit mask of PIN23 field. /
Vincent Coubard	638:c90ae1400bf2	2068	#define GPIO_DIR_PIN23_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2069	#define GPIO_DIR_PIN23_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2070
Vincent Coubard	638:c90ae1400bf2	2071	/* Bit 22 : Pin 22. */
Vincent Coubard	638:c90ae1400bf2	2072	#define GPIO_DIR_PIN22_Pos (22UL) /!< Position of PIN22 field. /
Vincent Coubard	638:c90ae1400bf2	2073	#define GPIO_DIR_PIN22_Msk (0x1UL << GPIO_DIR_PIN22_Pos) /!< Bit mask of PIN22 field. /
Vincent Coubard	638:c90ae1400bf2	2074	#define GPIO_DIR_PIN22_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2075	#define GPIO_DIR_PIN22_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2076
Vincent Coubard	638:c90ae1400bf2	2077	/* Bit 21 : Pin 21. */
Vincent Coubard	638:c90ae1400bf2	2078	#define GPIO_DIR_PIN21_Pos (21UL) /!< Position of PIN21 field. /
Vincent Coubard	638:c90ae1400bf2	2079	#define GPIO_DIR_PIN21_Msk (0x1UL << GPIO_DIR_PIN21_Pos) /!< Bit mask of PIN21 field. /
Vincent Coubard	638:c90ae1400bf2	2080	#define GPIO_DIR_PIN21_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2081	#define GPIO_DIR_PIN21_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2082
Vincent Coubard	638:c90ae1400bf2	2083	/* Bit 20 : Pin 20. */
Vincent Coubard	638:c90ae1400bf2	2084	#define GPIO_DIR_PIN20_Pos (20UL) /!< Position of PIN20 field. /
Vincent Coubard	638:c90ae1400bf2	2085	#define GPIO_DIR_PIN20_Msk (0x1UL << GPIO_DIR_PIN20_Pos) /!< Bit mask of PIN20 field. /
Vincent Coubard	638:c90ae1400bf2	2086	#define GPIO_DIR_PIN20_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2087	#define GPIO_DIR_PIN20_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2088
Vincent Coubard	638:c90ae1400bf2	2089	/* Bit 19 : Pin 19. */
Vincent Coubard	638:c90ae1400bf2	2090	#define GPIO_DIR_PIN19_Pos (19UL) /!< Position of PIN19 field. /
Vincent Coubard	638:c90ae1400bf2	2091	#define GPIO_DIR_PIN19_Msk (0x1UL << GPIO_DIR_PIN19_Pos) /!< Bit mask of PIN19 field. /
Vincent Coubard	638:c90ae1400bf2	2092	#define GPIO_DIR_PIN19_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2093	#define GPIO_DIR_PIN19_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2094
Vincent Coubard	638:c90ae1400bf2	2095	/* Bit 18 : Pin 18. */
Vincent Coubard	638:c90ae1400bf2	2096	#define GPIO_DIR_PIN18_Pos (18UL) /!< Position of PIN18 field. /
Vincent Coubard	638:c90ae1400bf2	2097	#define GPIO_DIR_PIN18_Msk (0x1UL << GPIO_DIR_PIN18_Pos) /!< Bit mask of PIN18 field. /
Vincent Coubard	638:c90ae1400bf2	2098	#define GPIO_DIR_PIN18_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2099	#define GPIO_DIR_PIN18_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2100
Vincent Coubard	638:c90ae1400bf2	2101	/* Bit 17 : Pin 17. */
Vincent Coubard	638:c90ae1400bf2	2102	#define GPIO_DIR_PIN17_Pos (17UL) /!< Position of PIN17 field. /
Vincent Coubard	638:c90ae1400bf2	2103	#define GPIO_DIR_PIN17_Msk (0x1UL << GPIO_DIR_PIN17_Pos) /!< Bit mask of PIN17 field. /
Vincent Coubard	638:c90ae1400bf2	2104	#define GPIO_DIR_PIN17_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2105	#define GPIO_DIR_PIN17_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2106
Vincent Coubard	638:c90ae1400bf2	2107	/* Bit 16 : Pin 16. */
Vincent Coubard	638:c90ae1400bf2	2108	#define GPIO_DIR_PIN16_Pos (16UL) /!< Position of PIN16 field. /
Vincent Coubard	638:c90ae1400bf2	2109	#define GPIO_DIR_PIN16_Msk (0x1UL << GPIO_DIR_PIN16_Pos) /!< Bit mask of PIN16 field. /
Vincent Coubard	638:c90ae1400bf2	2110	#define GPIO_DIR_PIN16_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2111	#define GPIO_DIR_PIN16_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2112
Vincent Coubard	638:c90ae1400bf2	2113	/* Bit 15 : Pin 15. */
Vincent Coubard	638:c90ae1400bf2	2114	#define GPIO_DIR_PIN15_Pos (15UL) /!< Position of PIN15 field. /
Vincent Coubard	638:c90ae1400bf2	2115	#define GPIO_DIR_PIN15_Msk (0x1UL << GPIO_DIR_PIN15_Pos) /!< Bit mask of PIN15 field. /
Vincent Coubard	638:c90ae1400bf2	2116	#define GPIO_DIR_PIN15_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2117	#define GPIO_DIR_PIN15_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2118
Vincent Coubard	638:c90ae1400bf2	2119	/* Bit 14 : Pin 14. */
Vincent Coubard	638:c90ae1400bf2	2120	#define GPIO_DIR_PIN14_Pos (14UL) /!< Position of PIN14 field. /
Vincent Coubard	638:c90ae1400bf2	2121	#define GPIO_DIR_PIN14_Msk (0x1UL << GPIO_DIR_PIN14_Pos) /!< Bit mask of PIN14 field. /
Vincent Coubard	638:c90ae1400bf2	2122	#define GPIO_DIR_PIN14_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2123	#define GPIO_DIR_PIN14_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2124
Vincent Coubard	638:c90ae1400bf2	2125	/* Bit 13 : Pin 13. */
Vincent Coubard	638:c90ae1400bf2	2126	#define GPIO_DIR_PIN13_Pos (13UL) /!< Position of PIN13 field. /
Vincent Coubard	638:c90ae1400bf2	2127	#define GPIO_DIR_PIN13_Msk (0x1UL << GPIO_DIR_PIN13_Pos) /!< Bit mask of PIN13 field. /
Vincent Coubard	638:c90ae1400bf2	2128	#define GPIO_DIR_PIN13_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2129	#define GPIO_DIR_PIN13_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2130
Vincent Coubard	638:c90ae1400bf2	2131	/* Bit 12 : Pin 12. */
Vincent Coubard	638:c90ae1400bf2	2132	#define GPIO_DIR_PIN12_Pos (12UL) /!< Position of PIN12 field. /
Vincent Coubard	638:c90ae1400bf2	2133	#define GPIO_DIR_PIN12_Msk (0x1UL << GPIO_DIR_PIN12_Pos) /!< Bit mask of PIN12 field. /
Vincent Coubard	638:c90ae1400bf2	2134	#define GPIO_DIR_PIN12_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2135	#define GPIO_DIR_PIN12_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2136
Vincent Coubard	638:c90ae1400bf2	2137	/* Bit 11 : Pin 11. */
Vincent Coubard	638:c90ae1400bf2	2138	#define GPIO_DIR_PIN11_Pos (11UL) /!< Position of PIN11 field. /
Vincent Coubard	638:c90ae1400bf2	2139	#define GPIO_DIR_PIN11_Msk (0x1UL << GPIO_DIR_PIN11_Pos) /!< Bit mask of PIN11 field. /
Vincent Coubard	638:c90ae1400bf2	2140	#define GPIO_DIR_PIN11_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2141	#define GPIO_DIR_PIN11_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2142
Vincent Coubard	638:c90ae1400bf2	2143	/* Bit 10 : Pin 10. */
Vincent Coubard	638:c90ae1400bf2	2144	#define GPIO_DIR_PIN10_Pos (10UL) /!< Position of PIN10 field. /
Vincent Coubard	638:c90ae1400bf2	2145	#define GPIO_DIR_PIN10_Msk (0x1UL << GPIO_DIR_PIN10_Pos) /!< Bit mask of PIN10 field. /
Vincent Coubard	638:c90ae1400bf2	2146	#define GPIO_DIR_PIN10_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2147	#define GPIO_DIR_PIN10_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2148
Vincent Coubard	638:c90ae1400bf2	2149	/* Bit 9 : Pin 9. */
Vincent Coubard	638:c90ae1400bf2	2150	#define GPIO_DIR_PIN9_Pos (9UL) /!< Position of PIN9 field. /
Vincent Coubard	638:c90ae1400bf2	2151	#define GPIO_DIR_PIN9_Msk (0x1UL << GPIO_DIR_PIN9_Pos) /!< Bit mask of PIN9 field. /
Vincent Coubard	638:c90ae1400bf2	2152	#define GPIO_DIR_PIN9_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2153	#define GPIO_DIR_PIN9_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2154
Vincent Coubard	638:c90ae1400bf2	2155	/* Bit 8 : Pin 8. */
Vincent Coubard	638:c90ae1400bf2	2156	#define GPIO_DIR_PIN8_Pos (8UL) /!< Position of PIN8 field. /
Vincent Coubard	638:c90ae1400bf2	2157	#define GPIO_DIR_PIN8_Msk (0x1UL << GPIO_DIR_PIN8_Pos) /!< Bit mask of PIN8 field. /
Vincent Coubard	638:c90ae1400bf2	2158	#define GPIO_DIR_PIN8_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2159	#define GPIO_DIR_PIN8_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2160
Vincent Coubard	638:c90ae1400bf2	2161	/* Bit 7 : Pin 7. */
Vincent Coubard	638:c90ae1400bf2	2162	#define GPIO_DIR_PIN7_Pos (7UL) /!< Position of PIN7 field. /
Vincent Coubard	638:c90ae1400bf2	2163	#define GPIO_DIR_PIN7_Msk (0x1UL << GPIO_DIR_PIN7_Pos) /!< Bit mask of PIN7 field. /
Vincent Coubard	638:c90ae1400bf2	2164	#define GPIO_DIR_PIN7_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2165	#define GPIO_DIR_PIN7_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2166
Vincent Coubard	638:c90ae1400bf2	2167	/* Bit 6 : Pin 6. */
Vincent Coubard	638:c90ae1400bf2	2168	#define GPIO_DIR_PIN6_Pos (6UL) /!< Position of PIN6 field. /
Vincent Coubard	638:c90ae1400bf2	2169	#define GPIO_DIR_PIN6_Msk (0x1UL << GPIO_DIR_PIN6_Pos) /!< Bit mask of PIN6 field. /
Vincent Coubard	638:c90ae1400bf2	2170	#define GPIO_DIR_PIN6_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2171	#define GPIO_DIR_PIN6_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2172
Vincent Coubard	638:c90ae1400bf2	2173	/* Bit 5 : Pin 5. */
Vincent Coubard	638:c90ae1400bf2	2174	#define GPIO_DIR_PIN5_Pos (5UL) /!< Position of PIN5 field. /
Vincent Coubard	638:c90ae1400bf2	2175	#define GPIO_DIR_PIN5_Msk (0x1UL << GPIO_DIR_PIN5_Pos) /!< Bit mask of PIN5 field. /
Vincent Coubard	638:c90ae1400bf2	2176	#define GPIO_DIR_PIN5_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2177	#define GPIO_DIR_PIN5_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2178
Vincent Coubard	638:c90ae1400bf2	2179	/* Bit 4 : Pin 4. */
Vincent Coubard	638:c90ae1400bf2	2180	#define GPIO_DIR_PIN4_Pos (4UL) /!< Position of PIN4 field. /
Vincent Coubard	638:c90ae1400bf2	2181	#define GPIO_DIR_PIN4_Msk (0x1UL << GPIO_DIR_PIN4_Pos) /!< Bit mask of PIN4 field. /
Vincent Coubard	638:c90ae1400bf2	2182	#define GPIO_DIR_PIN4_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2183	#define GPIO_DIR_PIN4_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2184
Vincent Coubard	638:c90ae1400bf2	2185	/* Bit 3 : Pin 3. */
Vincent Coubard	638:c90ae1400bf2	2186	#define GPIO_DIR_PIN3_Pos (3UL) /!< Position of PIN3 field. /
Vincent Coubard	638:c90ae1400bf2	2187	#define GPIO_DIR_PIN3_Msk (0x1UL << GPIO_DIR_PIN3_Pos) /!< Bit mask of PIN3 field. /
Vincent Coubard	638:c90ae1400bf2	2188	#define GPIO_DIR_PIN3_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2189	#define GPIO_DIR_PIN3_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2190
Vincent Coubard	638:c90ae1400bf2	2191	/* Bit 2 : Pin 2. */
Vincent Coubard	638:c90ae1400bf2	2192	#define GPIO_DIR_PIN2_Pos (2UL) /!< Position of PIN2 field. /
Vincent Coubard	638:c90ae1400bf2	2193	#define GPIO_DIR_PIN2_Msk (0x1UL << GPIO_DIR_PIN2_Pos) /!< Bit mask of PIN2 field. /
Vincent Coubard	638:c90ae1400bf2	2194	#define GPIO_DIR_PIN2_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2195	#define GPIO_DIR_PIN2_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2196
Vincent Coubard	638:c90ae1400bf2	2197	/* Bit 1 : Pin 1. */
Vincent Coubard	638:c90ae1400bf2	2198	#define GPIO_DIR_PIN1_Pos (1UL) /!< Position of PIN1 field. /
Vincent Coubard	638:c90ae1400bf2	2199	#define GPIO_DIR_PIN1_Msk (0x1UL << GPIO_DIR_PIN1_Pos) /!< Bit mask of PIN1 field. /
Vincent Coubard	638:c90ae1400bf2	2200	#define GPIO_DIR_PIN1_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2201	#define GPIO_DIR_PIN1_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2202
Vincent Coubard	638:c90ae1400bf2	2203	/* Bit 0 : Pin 0. */
Vincent Coubard	638:c90ae1400bf2	2204	#define GPIO_DIR_PIN0_Pos (0UL) /!< Position of PIN0 field. /
Vincent Coubard	638:c90ae1400bf2	2205	#define GPIO_DIR_PIN0_Msk (0x1UL << GPIO_DIR_PIN0_Pos) /!< Bit mask of PIN0 field. /
Vincent Coubard	638:c90ae1400bf2	2206	#define GPIO_DIR_PIN0_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2207	#define GPIO_DIR_PIN0_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2208
Vincent Coubard	638:c90ae1400bf2	2209	/* Register: GPIO_DIRSET */
Vincent Coubard	638:c90ae1400bf2	2210	/* Description: DIR set register. */
Vincent Coubard	638:c90ae1400bf2	2211
Vincent Coubard	638:c90ae1400bf2	2212	/* Bit 31 : Set as output pin 31. */
Vincent Coubard	638:c90ae1400bf2	2213	#define GPIO_DIRSET_PIN31_Pos (31UL) /!< Position of PIN31 field. /
Vincent Coubard	638:c90ae1400bf2	2214	#define GPIO_DIRSET_PIN31_Msk (0x1UL << GPIO_DIRSET_PIN31_Pos) /!< Bit mask of PIN31 field. /
Vincent Coubard	638:c90ae1400bf2	2215	#define GPIO_DIRSET_PIN31_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2216	#define GPIO_DIRSET_PIN31_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2217	#define GPIO_DIRSET_PIN31_Set (1UL) /!< Set pin as output. /
Vincent Coubard	638:c90ae1400bf2	2218
Vincent Coubard	638:c90ae1400bf2	2219	/* Bit 30 : Set as output pin 30. */
Vincent Coubard	638:c90ae1400bf2	2220	#define GPIO_DIRSET_PIN30_Pos (30UL) /!< Position of PIN30 field. /
Vincent Coubard	638:c90ae1400bf2	2221	#define GPIO_DIRSET_PIN30_Msk (0x1UL << GPIO_DIRSET_PIN30_Pos) /!< Bit mask of PIN30 field. /
Vincent Coubard	638:c90ae1400bf2	2222	#define GPIO_DIRSET_PIN30_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2223	#define GPIO_DIRSET_PIN30_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2224	#define GPIO_DIRSET_PIN30_Set (1UL) /!< Set pin as output. /
Vincent Coubard	638:c90ae1400bf2	2225
Vincent Coubard	638:c90ae1400bf2	2226	/* Bit 29 : Set as output pin 29. */
Vincent Coubard	638:c90ae1400bf2	2227	#define GPIO_DIRSET_PIN29_Pos (29UL) /!< Position of PIN29 field. /
Vincent Coubard	638:c90ae1400bf2	2228	#define GPIO_DIRSET_PIN29_Msk (0x1UL << GPIO_DIRSET_PIN29_Pos) /!< Bit mask of PIN29 field. /
Vincent Coubard	638:c90ae1400bf2	2229	#define GPIO_DIRSET_PIN29_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2230	#define GPIO_DIRSET_PIN29_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2231	#define GPIO_DIRSET_PIN29_Set (1UL) /!< Set pin as output. /
Vincent Coubard	638:c90ae1400bf2	2232
Vincent Coubard	638:c90ae1400bf2	2233	/* Bit 28 : Set as output pin 28. */
Vincent Coubard	638:c90ae1400bf2	2234	#define GPIO_DIRSET_PIN28_Pos (28UL) /!< Position of PIN28 field. /
Vincent Coubard	638:c90ae1400bf2	2235	#define GPIO_DIRSET_PIN28_Msk (0x1UL << GPIO_DIRSET_PIN28_Pos) /!< Bit mask of PIN28 field. /
Vincent Coubard	638:c90ae1400bf2	2236	#define GPIO_DIRSET_PIN28_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2237	#define GPIO_DIRSET_PIN28_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2238	#define GPIO_DIRSET_PIN28_Set (1UL) /!< Set pin as output. /
Vincent Coubard	638:c90ae1400bf2	2239
Vincent Coubard	638:c90ae1400bf2	2240	/* Bit 27 : Set as output pin 27. */
Vincent Coubard	638:c90ae1400bf2	2241	#define GPIO_DIRSET_PIN27_Pos (27UL) /!< Position of PIN27 field. /
Vincent Coubard	638:c90ae1400bf2	2242	#define GPIO_DIRSET_PIN27_Msk (0x1UL << GPIO_DIRSET_PIN27_Pos) /!< Bit mask of PIN27 field. /
Vincent Coubard	638:c90ae1400bf2	2243	#define GPIO_DIRSET_PIN27_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2244	#define GPIO_DIRSET_PIN27_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2245	#define GPIO_DIRSET_PIN27_Set (1UL) /!< Set pin as output. /
Vincent Coubard	638:c90ae1400bf2	2246
Vincent Coubard	638:c90ae1400bf2	2247	/* Bit 26 : Set as output pin 26. */
Vincent Coubard	638:c90ae1400bf2	2248	#define GPIO_DIRSET_PIN26_Pos (26UL) /!< Position of PIN26 field. /
Vincent Coubard	638:c90ae1400bf2	2249	#define GPIO_DIRSET_PIN26_Msk (0x1UL << GPIO_DIRSET_PIN26_Pos) /!< Bit mask of PIN26 field. /
Vincent Coubard	638:c90ae1400bf2	2250	#define GPIO_DIRSET_PIN26_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2251	#define GPIO_DIRSET_PIN26_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2252	#define GPIO_DIRSET_PIN26_Set (1UL) /!< Set pin as output. /
Vincent Coubard	638:c90ae1400bf2	2253
Vincent Coubard	638:c90ae1400bf2	2254	/* Bit 25 : Set as output pin 25. */
Vincent Coubard	638:c90ae1400bf2	2255	#define GPIO_DIRSET_PIN25_Pos (25UL) /!< Position of PIN25 field. /
Vincent Coubard	638:c90ae1400bf2	2256	#define GPIO_DIRSET_PIN25_Msk (0x1UL << GPIO_DIRSET_PIN25_Pos) /!< Bit mask of PIN25 field. /
Vincent Coubard	638:c90ae1400bf2	2257	#define GPIO_DIRSET_PIN25_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2258	#define GPIO_DIRSET_PIN25_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2259	#define GPIO_DIRSET_PIN25_Set (1UL) /!< Set pin as output. /
Vincent Coubard	638:c90ae1400bf2	2260
Vincent Coubard	638:c90ae1400bf2	2261	/* Bit 24 : Set as output pin 24. */
Vincent Coubard	638:c90ae1400bf2	2262	#define GPIO_DIRSET_PIN24_Pos (24UL) /!< Position of PIN24 field. /
Vincent Coubard	638:c90ae1400bf2	2263	#define GPIO_DIRSET_PIN24_Msk (0x1UL << GPIO_DIRSET_PIN24_Pos) /!< Bit mask of PIN24 field. /
Vincent Coubard	638:c90ae1400bf2	2264	#define GPIO_DIRSET_PIN24_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2265	#define GPIO_DIRSET_PIN24_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2266	#define GPIO_DIRSET_PIN24_Set (1UL) /!< Set pin as output. /
Vincent Coubard	638:c90ae1400bf2	2267
Vincent Coubard	638:c90ae1400bf2	2268	/* Bit 23 : Set as output pin 23. */
Vincent Coubard	638:c90ae1400bf2	2269	#define GPIO_DIRSET_PIN23_Pos (23UL) /!< Position of PIN23 field. /
Vincent Coubard	638:c90ae1400bf2	2270	#define GPIO_DIRSET_PIN23_Msk (0x1UL << GPIO_DIRSET_PIN23_Pos) /!< Bit mask of PIN23 field. /
Vincent Coubard	638:c90ae1400bf2	2271	#define GPIO_DIRSET_PIN23_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2272	#define GPIO_DIRSET_PIN23_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2273	#define GPIO_DIRSET_PIN23_Set (1UL) /!< Set pin as output. /
Vincent Coubard	638:c90ae1400bf2	2274
Vincent Coubard	638:c90ae1400bf2	2275	/* Bit 22 : Set as output pin 22. */
Vincent Coubard	638:c90ae1400bf2	2276	#define GPIO_DIRSET_PIN22_Pos (22UL) /!< Position of PIN22 field. /
Vincent Coubard	638:c90ae1400bf2	2277	#define GPIO_DIRSET_PIN22_Msk (0x1UL << GPIO_DIRSET_PIN22_Pos) /!< Bit mask of PIN22 field. /
Vincent Coubard	638:c90ae1400bf2	2278	#define GPIO_DIRSET_PIN22_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2279	#define GPIO_DIRSET_PIN22_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2280	#define GPIO_DIRSET_PIN22_Set (1UL) /!< Set pin as output. /
Vincent Coubard	638:c90ae1400bf2	2281
Vincent Coubard	638:c90ae1400bf2	2282	/* Bit 21 : Set as output pin 21. */
Vincent Coubard	638:c90ae1400bf2	2283	#define GPIO_DIRSET_PIN21_Pos (21UL) /!< Position of PIN21 field. /
Vincent Coubard	638:c90ae1400bf2	2284	#define GPIO_DIRSET_PIN21_Msk (0x1UL << GPIO_DIRSET_PIN21_Pos) /!< Bit mask of PIN21 field. /
Vincent Coubard	638:c90ae1400bf2	2285	#define GPIO_DIRSET_PIN21_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2286	#define GPIO_DIRSET_PIN21_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2287	#define GPIO_DIRSET_PIN21_Set (1UL) /!< Set pin as output. /
Vincent Coubard	638:c90ae1400bf2	2288
Vincent Coubard	638:c90ae1400bf2	2289	/* Bit 20 : Set as output pin 20. */
Vincent Coubard	638:c90ae1400bf2	2290	#define GPIO_DIRSET_PIN20_Pos (20UL) /!< Position of PIN20 field. /
Vincent Coubard	638:c90ae1400bf2	2291	#define GPIO_DIRSET_PIN20_Msk (0x1UL << GPIO_DIRSET_PIN20_Pos) /!< Bit mask of PIN20 field. /
Vincent Coubard	638:c90ae1400bf2	2292	#define GPIO_DIRSET_PIN20_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2293	#define GPIO_DIRSET_PIN20_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2294	#define GPIO_DIRSET_PIN20_Set (1UL) /!< Set pin as output. /
Vincent Coubard	638:c90ae1400bf2	2295
Vincent Coubard	638:c90ae1400bf2	2296	/* Bit 19 : Set as output pin 19. */
Vincent Coubard	638:c90ae1400bf2	2297	#define GPIO_DIRSET_PIN19_Pos (19UL) /!< Position of PIN19 field. /
Vincent Coubard	638:c90ae1400bf2	2298	#define GPIO_DIRSET_PIN19_Msk (0x1UL << GPIO_DIRSET_PIN19_Pos) /!< Bit mask of PIN19 field. /
Vincent Coubard	638:c90ae1400bf2	2299	#define GPIO_DIRSET_PIN19_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2300	#define GPIO_DIRSET_PIN19_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2301	#define GPIO_DIRSET_PIN19_Set (1UL) /!< Set pin as output. /
Vincent Coubard	638:c90ae1400bf2	2302
Vincent Coubard	638:c90ae1400bf2	2303	/* Bit 18 : Set as output pin 18. */
Vincent Coubard	638:c90ae1400bf2	2304	#define GPIO_DIRSET_PIN18_Pos (18UL) /!< Position of PIN18 field. /
Vincent Coubard	638:c90ae1400bf2	2305	#define GPIO_DIRSET_PIN18_Msk (0x1UL << GPIO_DIRSET_PIN18_Pos) /!< Bit mask of PIN18 field. /
Vincent Coubard	638:c90ae1400bf2	2306	#define GPIO_DIRSET_PIN18_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2307	#define GPIO_DIRSET_PIN18_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2308	#define GPIO_DIRSET_PIN18_Set (1UL) /!< Set pin as output. /
Vincent Coubard	638:c90ae1400bf2	2309
Vincent Coubard	638:c90ae1400bf2	2310	/* Bit 17 : Set as output pin 17. */
Vincent Coubard	638:c90ae1400bf2	2311	#define GPIO_DIRSET_PIN17_Pos (17UL) /!< Position of PIN17 field. /
Vincent Coubard	638:c90ae1400bf2	2312	#define GPIO_DIRSET_PIN17_Msk (0x1UL << GPIO_DIRSET_PIN17_Pos) /!< Bit mask of PIN17 field. /
Vincent Coubard	638:c90ae1400bf2	2313	#define GPIO_DIRSET_PIN17_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2314	#define GPIO_DIRSET_PIN17_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2315	#define GPIO_DIRSET_PIN17_Set (1UL) /!< Set pin as output. /
Vincent Coubard	638:c90ae1400bf2	2316
Vincent Coubard	638:c90ae1400bf2	2317	/* Bit 16 : Set as output pin 16. */
Vincent Coubard	638:c90ae1400bf2	2318	#define GPIO_DIRSET_PIN16_Pos (16UL) /!< Position of PIN16 field. /
Vincent Coubard	638:c90ae1400bf2	2319	#define GPIO_DIRSET_PIN16_Msk (0x1UL << GPIO_DIRSET_PIN16_Pos) /!< Bit mask of PIN16 field. /
Vincent Coubard	638:c90ae1400bf2	2320	#define GPIO_DIRSET_PIN16_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2321	#define GPIO_DIRSET_PIN16_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2322	#define GPIO_DIRSET_PIN16_Set (1UL) /!< Set pin as output. /
Vincent Coubard	638:c90ae1400bf2	2323
Vincent Coubard	638:c90ae1400bf2	2324	/* Bit 15 : Set as output pin 15. */
Vincent Coubard	638:c90ae1400bf2	2325	#define GPIO_DIRSET_PIN15_Pos (15UL) /!< Position of PIN15 field. /
Vincent Coubard	638:c90ae1400bf2	2326	#define GPIO_DIRSET_PIN15_Msk (0x1UL << GPIO_DIRSET_PIN15_Pos) /!< Bit mask of PIN15 field. /
Vincent Coubard	638:c90ae1400bf2	2327	#define GPIO_DIRSET_PIN15_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2328	#define GPIO_DIRSET_PIN15_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2329	#define GPIO_DIRSET_PIN15_Set (1UL) /!< Set pin as output. /
Vincent Coubard	638:c90ae1400bf2	2330
Vincent Coubard	638:c90ae1400bf2	2331	/* Bit 14 : Set as output pin 14. */
Vincent Coubard	638:c90ae1400bf2	2332	#define GPIO_DIRSET_PIN14_Pos (14UL) /!< Position of PIN14 field. /
Vincent Coubard	638:c90ae1400bf2	2333	#define GPIO_DIRSET_PIN14_Msk (0x1UL << GPIO_DIRSET_PIN14_Pos) /!< Bit mask of PIN14 field. /
Vincent Coubard	638:c90ae1400bf2	2334	#define GPIO_DIRSET_PIN14_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2335	#define GPIO_DIRSET_PIN14_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2336	#define GPIO_DIRSET_PIN14_Set (1UL) /!< Set pin as output. /
Vincent Coubard	638:c90ae1400bf2	2337
Vincent Coubard	638:c90ae1400bf2	2338	/* Bit 13 : Set as output pin 13. */
Vincent Coubard	638:c90ae1400bf2	2339	#define GPIO_DIRSET_PIN13_Pos (13UL) /!< Position of PIN13 field. /
Vincent Coubard	638:c90ae1400bf2	2340	#define GPIO_DIRSET_PIN13_Msk (0x1UL << GPIO_DIRSET_PIN13_Pos) /!< Bit mask of PIN13 field. /
Vincent Coubard	638:c90ae1400bf2	2341	#define GPIO_DIRSET_PIN13_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2342	#define GPIO_DIRSET_PIN13_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2343	#define GPIO_DIRSET_PIN13_Set (1UL) /!< Set pin as output. /
Vincent Coubard	638:c90ae1400bf2	2344
Vincent Coubard	638:c90ae1400bf2	2345	/* Bit 12 : Set as output pin 12. */
Vincent Coubard	638:c90ae1400bf2	2346	#define GPIO_DIRSET_PIN12_Pos (12UL) /!< Position of PIN12 field. /
Vincent Coubard	638:c90ae1400bf2	2347	#define GPIO_DIRSET_PIN12_Msk (0x1UL << GPIO_DIRSET_PIN12_Pos) /!< Bit mask of PIN12 field. /
Vincent Coubard	638:c90ae1400bf2	2348	#define GPIO_DIRSET_PIN12_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2349	#define GPIO_DIRSET_PIN12_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2350	#define GPIO_DIRSET_PIN12_Set (1UL) /!< Set pin as output. /
Vincent Coubard	638:c90ae1400bf2	2351
Vincent Coubard	638:c90ae1400bf2	2352	/* Bit 11 : Set as output pin 11. */
Vincent Coubard	638:c90ae1400bf2	2353	#define GPIO_DIRSET_PIN11_Pos (11UL) /!< Position of PIN11 field. /
Vincent Coubard	638:c90ae1400bf2	2354	#define GPIO_DIRSET_PIN11_Msk (0x1UL << GPIO_DIRSET_PIN11_Pos) /!< Bit mask of PIN11 field. /
Vincent Coubard	638:c90ae1400bf2	2355	#define GPIO_DIRSET_PIN11_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2356	#define GPIO_DIRSET_PIN11_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2357	#define GPIO_DIRSET_PIN11_Set (1UL) /!< Set pin as output. /
Vincent Coubard	638:c90ae1400bf2	2358
Vincent Coubard	638:c90ae1400bf2	2359	/* Bit 10 : Set as output pin 10. */
Vincent Coubard	638:c90ae1400bf2	2360	#define GPIO_DIRSET_PIN10_Pos (10UL) /!< Position of PIN10 field. /
Vincent Coubard	638:c90ae1400bf2	2361	#define GPIO_DIRSET_PIN10_Msk (0x1UL << GPIO_DIRSET_PIN10_Pos) /!< Bit mask of PIN10 field. /
Vincent Coubard	638:c90ae1400bf2	2362	#define GPIO_DIRSET_PIN10_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2363	#define GPIO_DIRSET_PIN10_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2364	#define GPIO_DIRSET_PIN10_Set (1UL) /!< Set pin as output. /
Vincent Coubard	638:c90ae1400bf2	2365
Vincent Coubard	638:c90ae1400bf2	2366	/* Bit 9 : Set as output pin 9. */
Vincent Coubard	638:c90ae1400bf2	2367	#define GPIO_DIRSET_PIN9_Pos (9UL) /!< Position of PIN9 field. /
Vincent Coubard	638:c90ae1400bf2	2368	#define GPIO_DIRSET_PIN9_Msk (0x1UL << GPIO_DIRSET_PIN9_Pos) /!< Bit mask of PIN9 field. /
Vincent Coubard	638:c90ae1400bf2	2369	#define GPIO_DIRSET_PIN9_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2370	#define GPIO_DIRSET_PIN9_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2371	#define GPIO_DIRSET_PIN9_Set (1UL) /!< Set pin as output. /
Vincent Coubard	638:c90ae1400bf2	2372
Vincent Coubard	638:c90ae1400bf2	2373	/* Bit 8 : Set as output pin 8. */
Vincent Coubard	638:c90ae1400bf2	2374	#define GPIO_DIRSET_PIN8_Pos (8UL) /!< Position of PIN8 field. /
Vincent Coubard	638:c90ae1400bf2	2375	#define GPIO_DIRSET_PIN8_Msk (0x1UL << GPIO_DIRSET_PIN8_Pos) /!< Bit mask of PIN8 field. /
Vincent Coubard	638:c90ae1400bf2	2376	#define GPIO_DIRSET_PIN8_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2377	#define GPIO_DIRSET_PIN8_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2378	#define GPIO_DIRSET_PIN8_Set (1UL) /!< Set pin as output. /
Vincent Coubard	638:c90ae1400bf2	2379
Vincent Coubard	638:c90ae1400bf2	2380	/* Bit 7 : Set as output pin 7. */
Vincent Coubard	638:c90ae1400bf2	2381	#define GPIO_DIRSET_PIN7_Pos (7UL) /!< Position of PIN7 field. /
Vincent Coubard	638:c90ae1400bf2	2382	#define GPIO_DIRSET_PIN7_Msk (0x1UL << GPIO_DIRSET_PIN7_Pos) /!< Bit mask of PIN7 field. /
Vincent Coubard	638:c90ae1400bf2	2383	#define GPIO_DIRSET_PIN7_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2384	#define GPIO_DIRSET_PIN7_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2385	#define GPIO_DIRSET_PIN7_Set (1UL) /!< Set pin as output. /
Vincent Coubard	638:c90ae1400bf2	2386
Vincent Coubard	638:c90ae1400bf2	2387	/* Bit 6 : Set as output pin 6. */
Vincent Coubard	638:c90ae1400bf2	2388	#define GPIO_DIRSET_PIN6_Pos (6UL) /!< Position of PIN6 field. /
Vincent Coubard	638:c90ae1400bf2	2389	#define GPIO_DIRSET_PIN6_Msk (0x1UL << GPIO_DIRSET_PIN6_Pos) /!< Bit mask of PIN6 field. /
Vincent Coubard	638:c90ae1400bf2	2390	#define GPIO_DIRSET_PIN6_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2391	#define GPIO_DIRSET_PIN6_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2392	#define GPIO_DIRSET_PIN6_Set (1UL) /!< Set pin as output. /
Vincent Coubard	638:c90ae1400bf2	2393
Vincent Coubard	638:c90ae1400bf2	2394	/* Bit 5 : Set as output pin 5. */
Vincent Coubard	638:c90ae1400bf2	2395	#define GPIO_DIRSET_PIN5_Pos (5UL) /!< Position of PIN5 field. /
Vincent Coubard	638:c90ae1400bf2	2396	#define GPIO_DIRSET_PIN5_Msk (0x1UL << GPIO_DIRSET_PIN5_Pos) /!< Bit mask of PIN5 field. /
Vincent Coubard	638:c90ae1400bf2	2397	#define GPIO_DIRSET_PIN5_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2398	#define GPIO_DIRSET_PIN5_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2399	#define GPIO_DIRSET_PIN5_Set (1UL) /!< Set pin as output. /
Vincent Coubard	638:c90ae1400bf2	2400
Vincent Coubard	638:c90ae1400bf2	2401	/* Bit 4 : Set as output pin 4. */
Vincent Coubard	638:c90ae1400bf2	2402	#define GPIO_DIRSET_PIN4_Pos (4UL) /!< Position of PIN4 field. /
Vincent Coubard	638:c90ae1400bf2	2403	#define GPIO_DIRSET_PIN4_Msk (0x1UL << GPIO_DIRSET_PIN4_Pos) /!< Bit mask of PIN4 field. /
Vincent Coubard	638:c90ae1400bf2	2404	#define GPIO_DIRSET_PIN4_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2405	#define GPIO_DIRSET_PIN4_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2406	#define GPIO_DIRSET_PIN4_Set (1UL) /!< Set pin as output. /
Vincent Coubard	638:c90ae1400bf2	2407
Vincent Coubard	638:c90ae1400bf2	2408	/* Bit 3 : Set as output pin 3. */
Vincent Coubard	638:c90ae1400bf2	2409	#define GPIO_DIRSET_PIN3_Pos (3UL) /!< Position of PIN3 field. /
Vincent Coubard	638:c90ae1400bf2	2410	#define GPIO_DIRSET_PIN3_Msk (0x1UL << GPIO_DIRSET_PIN3_Pos) /!< Bit mask of PIN3 field. /
Vincent Coubard	638:c90ae1400bf2	2411	#define GPIO_DIRSET_PIN3_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2412	#define GPIO_DIRSET_PIN3_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2413	#define GPIO_DIRSET_PIN3_Set (1UL) /!< Set pin as output. /
Vincent Coubard	638:c90ae1400bf2	2414
Vincent Coubard	638:c90ae1400bf2	2415	/* Bit 2 : Set as output pin 2. */
Vincent Coubard	638:c90ae1400bf2	2416	#define GPIO_DIRSET_PIN2_Pos (2UL) /!< Position of PIN2 field. /
Vincent Coubard	638:c90ae1400bf2	2417	#define GPIO_DIRSET_PIN2_Msk (0x1UL << GPIO_DIRSET_PIN2_Pos) /!< Bit mask of PIN2 field. /
Vincent Coubard	638:c90ae1400bf2	2418	#define GPIO_DIRSET_PIN2_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2419	#define GPIO_DIRSET_PIN2_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2420	#define GPIO_DIRSET_PIN2_Set (1UL) /!< Set pin as output. /
Vincent Coubard	638:c90ae1400bf2	2421
Vincent Coubard	638:c90ae1400bf2	2422	/* Bit 1 : Set as output pin 1. */
Vincent Coubard	638:c90ae1400bf2	2423	#define GPIO_DIRSET_PIN1_Pos (1UL) /!< Position of PIN1 field. /
Vincent Coubard	638:c90ae1400bf2	2424	#define GPIO_DIRSET_PIN1_Msk (0x1UL << GPIO_DIRSET_PIN1_Pos) /!< Bit mask of PIN1 field. /
Vincent Coubard	638:c90ae1400bf2	2425	#define GPIO_DIRSET_PIN1_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2426	#define GPIO_DIRSET_PIN1_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2427	#define GPIO_DIRSET_PIN1_Set (1UL) /!< Set pin as output. /
Vincent Coubard	638:c90ae1400bf2	2428
Vincent Coubard	638:c90ae1400bf2	2429	/* Bit 0 : Set as output pin 0. */
Vincent Coubard	638:c90ae1400bf2	2430	#define GPIO_DIRSET_PIN0_Pos (0UL) /!< Position of PIN0 field. /
Vincent Coubard	638:c90ae1400bf2	2431	#define GPIO_DIRSET_PIN0_Msk (0x1UL << GPIO_DIRSET_PIN0_Pos) /!< Bit mask of PIN0 field. /
Vincent Coubard	638:c90ae1400bf2	2432	#define GPIO_DIRSET_PIN0_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2433	#define GPIO_DIRSET_PIN0_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2434	#define GPIO_DIRSET_PIN0_Set (1UL) /!< Set pin as output. /
Vincent Coubard	638:c90ae1400bf2	2435
Vincent Coubard	638:c90ae1400bf2	2436	/* Register: GPIO_DIRCLR */
Vincent Coubard	638:c90ae1400bf2	2437	/* Description: DIR clear register. */
Vincent Coubard	638:c90ae1400bf2	2438
Vincent Coubard	638:c90ae1400bf2	2439	/* Bit 31 : Set as input pin 31. */
Vincent Coubard	638:c90ae1400bf2	2440	#define GPIO_DIRCLR_PIN31_Pos (31UL) /!< Position of PIN31 field. /
Vincent Coubard	638:c90ae1400bf2	2441	#define GPIO_DIRCLR_PIN31_Msk (0x1UL << GPIO_DIRCLR_PIN31_Pos) /!< Bit mask of PIN31 field. /
Vincent Coubard	638:c90ae1400bf2	2442	#define GPIO_DIRCLR_PIN31_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2443	#define GPIO_DIRCLR_PIN31_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2444	#define GPIO_DIRCLR_PIN31_Clear (1UL) /!< Set pin as input. /
Vincent Coubard	638:c90ae1400bf2	2445
Vincent Coubard	638:c90ae1400bf2	2446	/* Bit 30 : Set as input pin 30. */
Vincent Coubard	638:c90ae1400bf2	2447	#define GPIO_DIRCLR_PIN30_Pos (30UL) /!< Position of PIN30 field. /
Vincent Coubard	638:c90ae1400bf2	2448	#define GPIO_DIRCLR_PIN30_Msk (0x1UL << GPIO_DIRCLR_PIN30_Pos) /!< Bit mask of PIN30 field. /
Vincent Coubard	638:c90ae1400bf2	2449	#define GPIO_DIRCLR_PIN30_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2450	#define GPIO_DIRCLR_PIN30_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2451	#define GPIO_DIRCLR_PIN30_Clear (1UL) /!< Set pin as input. /
Vincent Coubard	638:c90ae1400bf2	2452
Vincent Coubard	638:c90ae1400bf2	2453	/* Bit 29 : Set as input pin 29. */
Vincent Coubard	638:c90ae1400bf2	2454	#define GPIO_DIRCLR_PIN29_Pos (29UL) /!< Position of PIN29 field. /
Vincent Coubard	638:c90ae1400bf2	2455	#define GPIO_DIRCLR_PIN29_Msk (0x1UL << GPIO_DIRCLR_PIN29_Pos) /!< Bit mask of PIN29 field. /
Vincent Coubard	638:c90ae1400bf2	2456	#define GPIO_DIRCLR_PIN29_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2457	#define GPIO_DIRCLR_PIN29_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2458	#define GPIO_DIRCLR_PIN29_Clear (1UL) /!< Set pin as input. /
Vincent Coubard	638:c90ae1400bf2	2459
Vincent Coubard	638:c90ae1400bf2	2460	/* Bit 28 : Set as input pin 28. */
Vincent Coubard	638:c90ae1400bf2	2461	#define GPIO_DIRCLR_PIN28_Pos (28UL) /!< Position of PIN28 field. /
Vincent Coubard	638:c90ae1400bf2	2462	#define GPIO_DIRCLR_PIN28_Msk (0x1UL << GPIO_DIRCLR_PIN28_Pos) /!< Bit mask of PIN28 field. /
Vincent Coubard	638:c90ae1400bf2	2463	#define GPIO_DIRCLR_PIN28_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2464	#define GPIO_DIRCLR_PIN28_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2465	#define GPIO_DIRCLR_PIN28_Clear (1UL) /!< Set pin as input. /
Vincent Coubard	638:c90ae1400bf2	2466
Vincent Coubard	638:c90ae1400bf2	2467	/* Bit 27 : Set as input pin 27. */
Vincent Coubard	638:c90ae1400bf2	2468	#define GPIO_DIRCLR_PIN27_Pos (27UL) /!< Position of PIN27 field. /
Vincent Coubard	638:c90ae1400bf2	2469	#define GPIO_DIRCLR_PIN27_Msk (0x1UL << GPIO_DIRCLR_PIN27_Pos) /!< Bit mask of PIN27 field. /
Vincent Coubard	638:c90ae1400bf2	2470	#define GPIO_DIRCLR_PIN27_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2471	#define GPIO_DIRCLR_PIN27_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2472	#define GPIO_DIRCLR_PIN27_Clear (1UL) /!< Set pin as input. /
Vincent Coubard	638:c90ae1400bf2	2473
Vincent Coubard	638:c90ae1400bf2	2474	/* Bit 26 : Set as input pin 26. */
Vincent Coubard	638:c90ae1400bf2	2475	#define GPIO_DIRCLR_PIN26_Pos (26UL) /!< Position of PIN26 field. /
Vincent Coubard	638:c90ae1400bf2	2476	#define GPIO_DIRCLR_PIN26_Msk (0x1UL << GPIO_DIRCLR_PIN26_Pos) /!< Bit mask of PIN26 field. /
Vincent Coubard	638:c90ae1400bf2	2477	#define GPIO_DIRCLR_PIN26_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2478	#define GPIO_DIRCLR_PIN26_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2479	#define GPIO_DIRCLR_PIN26_Clear (1UL) /!< Set pin as input. /
Vincent Coubard	638:c90ae1400bf2	2480
Vincent Coubard	638:c90ae1400bf2	2481	/* Bit 25 : Set as input pin 25. */
Vincent Coubard	638:c90ae1400bf2	2482	#define GPIO_DIRCLR_PIN25_Pos (25UL) /!< Position of PIN25 field. /
Vincent Coubard	638:c90ae1400bf2	2483	#define GPIO_DIRCLR_PIN25_Msk (0x1UL << GPIO_DIRCLR_PIN25_Pos) /!< Bit mask of PIN25 field. /
Vincent Coubard	638:c90ae1400bf2	2484	#define GPIO_DIRCLR_PIN25_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2485	#define GPIO_DIRCLR_PIN25_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2486	#define GPIO_DIRCLR_PIN25_Clear (1UL) /!< Set pin as input. /
Vincent Coubard	638:c90ae1400bf2	2487
Vincent Coubard	638:c90ae1400bf2	2488	/* Bit 24 : Set as input pin 24. */
Vincent Coubard	638:c90ae1400bf2	2489	#define GPIO_DIRCLR_PIN24_Pos (24UL) /!< Position of PIN24 field. /
Vincent Coubard	638:c90ae1400bf2	2490	#define GPIO_DIRCLR_PIN24_Msk (0x1UL << GPIO_DIRCLR_PIN24_Pos) /!< Bit mask of PIN24 field. /
Vincent Coubard	638:c90ae1400bf2	2491	#define GPIO_DIRCLR_PIN24_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2492	#define GPIO_DIRCLR_PIN24_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2493	#define GPIO_DIRCLR_PIN24_Clear (1UL) /!< Set pin as input. /
Vincent Coubard	638:c90ae1400bf2	2494
Vincent Coubard	638:c90ae1400bf2	2495	/* Bit 23 : Set as input pin 23. */
Vincent Coubard	638:c90ae1400bf2	2496	#define GPIO_DIRCLR_PIN23_Pos (23UL) /!< Position of PIN23 field. /
Vincent Coubard	638:c90ae1400bf2	2497	#define GPIO_DIRCLR_PIN23_Msk (0x1UL << GPIO_DIRCLR_PIN23_Pos) /!< Bit mask of PIN23 field. /
Vincent Coubard	638:c90ae1400bf2	2498	#define GPIO_DIRCLR_PIN23_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2499	#define GPIO_DIRCLR_PIN23_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2500	#define GPIO_DIRCLR_PIN23_Clear (1UL) /!< Set pin as input. /
Vincent Coubard	638:c90ae1400bf2	2501
Vincent Coubard	638:c90ae1400bf2	2502	/* Bit 22 : Set as input pin 22. */
Vincent Coubard	638:c90ae1400bf2	2503	#define GPIO_DIRCLR_PIN22_Pos (22UL) /!< Position of PIN22 field. /
Vincent Coubard	638:c90ae1400bf2	2504	#define GPIO_DIRCLR_PIN22_Msk (0x1UL << GPIO_DIRCLR_PIN22_Pos) /!< Bit mask of PIN22 field. /
Vincent Coubard	638:c90ae1400bf2	2505	#define GPIO_DIRCLR_PIN22_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2506	#define GPIO_DIRCLR_PIN22_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2507	#define GPIO_DIRCLR_PIN22_Clear (1UL) /!< Set pin as input. /
Vincent Coubard	638:c90ae1400bf2	2508
Vincent Coubard	638:c90ae1400bf2	2509	/* Bit 21 : Set as input pin 21. */
Vincent Coubard	638:c90ae1400bf2	2510	#define GPIO_DIRCLR_PIN21_Pos (21UL) /!< Position of PIN21 field. /
Vincent Coubard	638:c90ae1400bf2	2511	#define GPIO_DIRCLR_PIN21_Msk (0x1UL << GPIO_DIRCLR_PIN21_Pos) /!< Bit mask of PIN21 field. /
Vincent Coubard	638:c90ae1400bf2	2512	#define GPIO_DIRCLR_PIN21_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2513	#define GPIO_DIRCLR_PIN21_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2514	#define GPIO_DIRCLR_PIN21_Clear (1UL) /!< Set pin as input. /
Vincent Coubard	638:c90ae1400bf2	2515
Vincent Coubard	638:c90ae1400bf2	2516	/* Bit 20 : Set as input pin 20. */
Vincent Coubard	638:c90ae1400bf2	2517	#define GPIO_DIRCLR_PIN20_Pos (20UL) /!< Position of PIN20 field. /
Vincent Coubard	638:c90ae1400bf2	2518	#define GPIO_DIRCLR_PIN20_Msk (0x1UL << GPIO_DIRCLR_PIN20_Pos) /!< Bit mask of PIN20 field. /
Vincent Coubard	638:c90ae1400bf2	2519	#define GPIO_DIRCLR_PIN20_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2520	#define GPIO_DIRCLR_PIN20_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2521	#define GPIO_DIRCLR_PIN20_Clear (1UL) /!< Set pin as input. /
Vincent Coubard	638:c90ae1400bf2	2522
Vincent Coubard	638:c90ae1400bf2	2523	/* Bit 19 : Set as input pin 19. */
Vincent Coubard	638:c90ae1400bf2	2524	#define GPIO_DIRCLR_PIN19_Pos (19UL) /!< Position of PIN19 field. /
Vincent Coubard	638:c90ae1400bf2	2525	#define GPIO_DIRCLR_PIN19_Msk (0x1UL << GPIO_DIRCLR_PIN19_Pos) /!< Bit mask of PIN19 field. /
Vincent Coubard	638:c90ae1400bf2	2526	#define GPIO_DIRCLR_PIN19_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2527	#define GPIO_DIRCLR_PIN19_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2528	#define GPIO_DIRCLR_PIN19_Clear (1UL) /!< Set pin as input. /
Vincent Coubard	638:c90ae1400bf2	2529
Vincent Coubard	638:c90ae1400bf2	2530	/* Bit 18 : Set as input pin 18. */
Vincent Coubard	638:c90ae1400bf2	2531	#define GPIO_DIRCLR_PIN18_Pos (18UL) /!< Position of PIN18 field. /
Vincent Coubard	638:c90ae1400bf2	2532	#define GPIO_DIRCLR_PIN18_Msk (0x1UL << GPIO_DIRCLR_PIN18_Pos) /!< Bit mask of PIN18 field. /
Vincent Coubard	638:c90ae1400bf2	2533	#define GPIO_DIRCLR_PIN18_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2534	#define GPIO_DIRCLR_PIN18_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2535	#define GPIO_DIRCLR_PIN18_Clear (1UL) /!< Set pin as input. /
Vincent Coubard	638:c90ae1400bf2	2536
Vincent Coubard	638:c90ae1400bf2	2537	/* Bit 17 : Set as input pin 17. */
Vincent Coubard	638:c90ae1400bf2	2538	#define GPIO_DIRCLR_PIN17_Pos (17UL) /!< Position of PIN17 field. /
Vincent Coubard	638:c90ae1400bf2	2539	#define GPIO_DIRCLR_PIN17_Msk (0x1UL << GPIO_DIRCLR_PIN17_Pos) /!< Bit mask of PIN17 field. /
Vincent Coubard	638:c90ae1400bf2	2540	#define GPIO_DIRCLR_PIN17_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2541	#define GPIO_DIRCLR_PIN17_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2542	#define GPIO_DIRCLR_PIN17_Clear (1UL) /!< Set pin as input. /
Vincent Coubard	638:c90ae1400bf2	2543
Vincent Coubard	638:c90ae1400bf2	2544	/* Bit 16 : Set as input pin 16. */
Vincent Coubard	638:c90ae1400bf2	2545	#define GPIO_DIRCLR_PIN16_Pos (16UL) /!< Position of PIN16 field. /
Vincent Coubard	638:c90ae1400bf2	2546	#define GPIO_DIRCLR_PIN16_Msk (0x1UL << GPIO_DIRCLR_PIN16_Pos) /!< Bit mask of PIN16 field. /
Vincent Coubard	638:c90ae1400bf2	2547	#define GPIO_DIRCLR_PIN16_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2548	#define GPIO_DIRCLR_PIN16_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2549	#define GPIO_DIRCLR_PIN16_Clear (1UL) /!< Set pin as input. /
Vincent Coubard	638:c90ae1400bf2	2550
Vincent Coubard	638:c90ae1400bf2	2551	/* Bit 15 : Set as input pin 15. */
Vincent Coubard	638:c90ae1400bf2	2552	#define GPIO_DIRCLR_PIN15_Pos (15UL) /!< Position of PIN15 field. /
Vincent Coubard	638:c90ae1400bf2	2553	#define GPIO_DIRCLR_PIN15_Msk (0x1UL << GPIO_DIRCLR_PIN15_Pos) /!< Bit mask of PIN15 field. /
Vincent Coubard	638:c90ae1400bf2	2554	#define GPIO_DIRCLR_PIN15_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2555	#define GPIO_DIRCLR_PIN15_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2556	#define GPIO_DIRCLR_PIN15_Clear (1UL) /!< Set pin as input. /
Vincent Coubard	638:c90ae1400bf2	2557
Vincent Coubard	638:c90ae1400bf2	2558	/* Bit 14 : Set as input pin 14. */
Vincent Coubard	638:c90ae1400bf2	2559	#define GPIO_DIRCLR_PIN14_Pos (14UL) /!< Position of PIN14 field. /
Vincent Coubard	638:c90ae1400bf2	2560	#define GPIO_DIRCLR_PIN14_Msk (0x1UL << GPIO_DIRCLR_PIN14_Pos) /!< Bit mask of PIN14 field. /
Vincent Coubard	638:c90ae1400bf2	2561	#define GPIO_DIRCLR_PIN14_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2562	#define GPIO_DIRCLR_PIN14_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2563	#define GPIO_DIRCLR_PIN14_Clear (1UL) /!< Set pin as input. /
Vincent Coubard	638:c90ae1400bf2	2564
Vincent Coubard	638:c90ae1400bf2	2565	/* Bit 13 : Set as input pin 13. */
Vincent Coubard	638:c90ae1400bf2	2566	#define GPIO_DIRCLR_PIN13_Pos (13UL) /!< Position of PIN13 field. /
Vincent Coubard	638:c90ae1400bf2	2567	#define GPIO_DIRCLR_PIN13_Msk (0x1UL << GPIO_DIRCLR_PIN13_Pos) /!< Bit mask of PIN13 field. /
Vincent Coubard	638:c90ae1400bf2	2568	#define GPIO_DIRCLR_PIN13_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2569	#define GPIO_DIRCLR_PIN13_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2570	#define GPIO_DIRCLR_PIN13_Clear (1UL) /!< Set pin as input. /
Vincent Coubard	638:c90ae1400bf2	2571
Vincent Coubard	638:c90ae1400bf2	2572	/* Bit 12 : Set as input pin 12. */
Vincent Coubard	638:c90ae1400bf2	2573	#define GPIO_DIRCLR_PIN12_Pos (12UL) /!< Position of PIN12 field. /
Vincent Coubard	638:c90ae1400bf2	2574	#define GPIO_DIRCLR_PIN12_Msk (0x1UL << GPIO_DIRCLR_PIN12_Pos) /!< Bit mask of PIN12 field. /
Vincent Coubard	638:c90ae1400bf2	2575	#define GPIO_DIRCLR_PIN12_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2576	#define GPIO_DIRCLR_PIN12_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2577	#define GPIO_DIRCLR_PIN12_Clear (1UL) /!< Set pin as input. /
Vincent Coubard	638:c90ae1400bf2	2578
Vincent Coubard	638:c90ae1400bf2	2579	/* Bit 11 : Set as input pin 11. */
Vincent Coubard	638:c90ae1400bf2	2580	#define GPIO_DIRCLR_PIN11_Pos (11UL) /!< Position of PIN11 field. /
Vincent Coubard	638:c90ae1400bf2	2581	#define GPIO_DIRCLR_PIN11_Msk (0x1UL << GPIO_DIRCLR_PIN11_Pos) /!< Bit mask of PIN11 field. /
Vincent Coubard	638:c90ae1400bf2	2582	#define GPIO_DIRCLR_PIN11_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2583	#define GPIO_DIRCLR_PIN11_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2584	#define GPIO_DIRCLR_PIN11_Clear (1UL) /!< Set pin as input. /
Vincent Coubard	638:c90ae1400bf2	2585
Vincent Coubard	638:c90ae1400bf2	2586	/* Bit 10 : Set as input pin 10. */
Vincent Coubard	638:c90ae1400bf2	2587	#define GPIO_DIRCLR_PIN10_Pos (10UL) /!< Position of PIN10 field. /
Vincent Coubard	638:c90ae1400bf2	2588	#define GPIO_DIRCLR_PIN10_Msk (0x1UL << GPIO_DIRCLR_PIN10_Pos) /!< Bit mask of PIN10 field. /
Vincent Coubard	638:c90ae1400bf2	2589	#define GPIO_DIRCLR_PIN10_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2590	#define GPIO_DIRCLR_PIN10_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2591	#define GPIO_DIRCLR_PIN10_Clear (1UL) /!< Set pin as input. /
Vincent Coubard	638:c90ae1400bf2	2592
Vincent Coubard	638:c90ae1400bf2	2593	/* Bit 9 : Set as input pin 9. */
Vincent Coubard	638:c90ae1400bf2	2594	#define GPIO_DIRCLR_PIN9_Pos (9UL) /!< Position of PIN9 field. /
Vincent Coubard	638:c90ae1400bf2	2595	#define GPIO_DIRCLR_PIN9_Msk (0x1UL << GPIO_DIRCLR_PIN9_Pos) /!< Bit mask of PIN9 field. /
Vincent Coubard	638:c90ae1400bf2	2596	#define GPIO_DIRCLR_PIN9_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2597	#define GPIO_DIRCLR_PIN9_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2598	#define GPIO_DIRCLR_PIN9_Clear (1UL) /!< Set pin as input. /
Vincent Coubard	638:c90ae1400bf2	2599
Vincent Coubard	638:c90ae1400bf2	2600	/* Bit 8 : Set as input pin 8. */
Vincent Coubard	638:c90ae1400bf2	2601	#define GPIO_DIRCLR_PIN8_Pos (8UL) /!< Position of PIN8 field. /
Vincent Coubard	638:c90ae1400bf2	2602	#define GPIO_DIRCLR_PIN8_Msk (0x1UL << GPIO_DIRCLR_PIN8_Pos) /!< Bit mask of PIN8 field. /
Vincent Coubard	638:c90ae1400bf2	2603	#define GPIO_DIRCLR_PIN8_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2604	#define GPIO_DIRCLR_PIN8_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2605	#define GPIO_DIRCLR_PIN8_Clear (1UL) /!< Set pin as input. /
Vincent Coubard	638:c90ae1400bf2	2606
Vincent Coubard	638:c90ae1400bf2	2607	/* Bit 7 : Set as input pin 7. */
Vincent Coubard	638:c90ae1400bf2	2608	#define GPIO_DIRCLR_PIN7_Pos (7UL) /!< Position of PIN7 field. /
Vincent Coubard	638:c90ae1400bf2	2609	#define GPIO_DIRCLR_PIN7_Msk (0x1UL << GPIO_DIRCLR_PIN7_Pos) /!< Bit mask of PIN7 field. /
Vincent Coubard	638:c90ae1400bf2	2610	#define GPIO_DIRCLR_PIN7_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2611	#define GPIO_DIRCLR_PIN7_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2612	#define GPIO_DIRCLR_PIN7_Clear (1UL) /!< Set pin as input. /
Vincent Coubard	638:c90ae1400bf2	2613
Vincent Coubard	638:c90ae1400bf2	2614	/* Bit 6 : Set as input pin 6. */
Vincent Coubard	638:c90ae1400bf2	2615	#define GPIO_DIRCLR_PIN6_Pos (6UL) /!< Position of PIN6 field. /
Vincent Coubard	638:c90ae1400bf2	2616	#define GPIO_DIRCLR_PIN6_Msk (0x1UL << GPIO_DIRCLR_PIN6_Pos) /!< Bit mask of PIN6 field. /
Vincent Coubard	638:c90ae1400bf2	2617	#define GPIO_DIRCLR_PIN6_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2618	#define GPIO_DIRCLR_PIN6_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2619	#define GPIO_DIRCLR_PIN6_Clear (1UL) /!< Set pin as input. /
Vincent Coubard	638:c90ae1400bf2	2620
Vincent Coubard	638:c90ae1400bf2	2621	/* Bit 5 : Set as input pin 5. */
Vincent Coubard	638:c90ae1400bf2	2622	#define GPIO_DIRCLR_PIN5_Pos (5UL) /!< Position of PIN5 field. /
Vincent Coubard	638:c90ae1400bf2	2623	#define GPIO_DIRCLR_PIN5_Msk (0x1UL << GPIO_DIRCLR_PIN5_Pos) /!< Bit mask of PIN5 field. /
Vincent Coubard	638:c90ae1400bf2	2624	#define GPIO_DIRCLR_PIN5_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2625	#define GPIO_DIRCLR_PIN5_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2626	#define GPIO_DIRCLR_PIN5_Clear (1UL) /!< Set pin as input. /
Vincent Coubard	638:c90ae1400bf2	2627
Vincent Coubard	638:c90ae1400bf2	2628	/* Bit 4 : Set as input pin 4. */
Vincent Coubard	638:c90ae1400bf2	2629	#define GPIO_DIRCLR_PIN4_Pos (4UL) /!< Position of PIN4 field. /
Vincent Coubard	638:c90ae1400bf2	2630	#define GPIO_DIRCLR_PIN4_Msk (0x1UL << GPIO_DIRCLR_PIN4_Pos) /!< Bit mask of PIN4 field. /
Vincent Coubard	638:c90ae1400bf2	2631	#define GPIO_DIRCLR_PIN4_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2632	#define GPIO_DIRCLR_PIN4_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2633	#define GPIO_DIRCLR_PIN4_Clear (1UL) /!< Set pin as input. /
Vincent Coubard	638:c90ae1400bf2	2634
Vincent Coubard	638:c90ae1400bf2	2635	/* Bit 3 : Set as input pin 3. */
Vincent Coubard	638:c90ae1400bf2	2636	#define GPIO_DIRCLR_PIN3_Pos (3UL) /!< Position of PIN3 field. /
Vincent Coubard	638:c90ae1400bf2	2637	#define GPIO_DIRCLR_PIN3_Msk (0x1UL << GPIO_DIRCLR_PIN3_Pos) /!< Bit mask of PIN3 field. /
Vincent Coubard	638:c90ae1400bf2	2638	#define GPIO_DIRCLR_PIN3_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2639	#define GPIO_DIRCLR_PIN3_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2640	#define GPIO_DIRCLR_PIN3_Clear (1UL) /!< Set pin as input. /
Vincent Coubard	638:c90ae1400bf2	2641
Vincent Coubard	638:c90ae1400bf2	2642	/* Bit 2 : Set as input pin 2. */
Vincent Coubard	638:c90ae1400bf2	2643	#define GPIO_DIRCLR_PIN2_Pos (2UL) /!< Position of PIN2 field. /
Vincent Coubard	638:c90ae1400bf2	2644	#define GPIO_DIRCLR_PIN2_Msk (0x1UL << GPIO_DIRCLR_PIN2_Pos) /!< Bit mask of PIN2 field. /
Vincent Coubard	638:c90ae1400bf2	2645	#define GPIO_DIRCLR_PIN2_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2646	#define GPIO_DIRCLR_PIN2_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2647	#define GPIO_DIRCLR_PIN2_Clear (1UL) /!< Set pin as input. /
Vincent Coubard	638:c90ae1400bf2	2648
Vincent Coubard	638:c90ae1400bf2	2649	/* Bit 1 : Set as input pin 1. */
Vincent Coubard	638:c90ae1400bf2	2650	#define GPIO_DIRCLR_PIN1_Pos (1UL) /!< Position of PIN1 field. /
Vincent Coubard	638:c90ae1400bf2	2651	#define GPIO_DIRCLR_PIN1_Msk (0x1UL << GPIO_DIRCLR_PIN1_Pos) /!< Bit mask of PIN1 field. /
Vincent Coubard	638:c90ae1400bf2	2652	#define GPIO_DIRCLR_PIN1_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2653	#define GPIO_DIRCLR_PIN1_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2654	#define GPIO_DIRCLR_PIN1_Clear (1UL) /!< Set pin as input. /
Vincent Coubard	638:c90ae1400bf2	2655
Vincent Coubard	638:c90ae1400bf2	2656	/* Bit 0 : Set as input pin 0. */
Vincent Coubard	638:c90ae1400bf2	2657	#define GPIO_DIRCLR_PIN0_Pos (0UL) /!< Position of PIN0 field. /
Vincent Coubard	638:c90ae1400bf2	2658	#define GPIO_DIRCLR_PIN0_Msk (0x1UL << GPIO_DIRCLR_PIN0_Pos) /!< Bit mask of PIN0 field. /
Vincent Coubard	638:c90ae1400bf2	2659	#define GPIO_DIRCLR_PIN0_Input (0UL) /!< Pin set as input. /
Vincent Coubard	638:c90ae1400bf2	2660	#define GPIO_DIRCLR_PIN0_Output (1UL) /!< Pin set as output. /
Vincent Coubard	638:c90ae1400bf2	2661	#define GPIO_DIRCLR_PIN0_Clear (1UL) /!< Set pin as input. /
Vincent Coubard	638:c90ae1400bf2	2662
Vincent Coubard	638:c90ae1400bf2	2663	/* Register: GPIO_PIN_CNF */
Vincent Coubard	638:c90ae1400bf2	2664	/* Description: Configuration of GPIO pins. */
Vincent Coubard	638:c90ae1400bf2	2665
Vincent Coubard	638:c90ae1400bf2	2666	/* Bits 17..16 : Pin sensing mechanism. */
Vincent Coubard	638:c90ae1400bf2	2667	#define GPIO_PIN_CNF_SENSE_Pos (16UL) /!< Position of SENSE field. /
Vincent Coubard	638:c90ae1400bf2	2668	#define GPIO_PIN_CNF_SENSE_Msk (0x3UL << GPIO_PIN_CNF_SENSE_Pos) /!< Bit mask of SENSE field. /
Vincent Coubard	638:c90ae1400bf2	2669	#define GPIO_PIN_CNF_SENSE_Disabled (0x00UL) /!< Disabled. /
Vincent Coubard	638:c90ae1400bf2	2670	#define GPIO_PIN_CNF_SENSE_High (0x02UL) /!< Wakeup on high level. /
Vincent Coubard	638:c90ae1400bf2	2671	#define GPIO_PIN_CNF_SENSE_Low (0x03UL) /!< Wakeup on low level. /
Vincent Coubard	638:c90ae1400bf2	2672
Vincent Coubard	638:c90ae1400bf2	2673	/* Bits 10..8 : Drive configuration. */
Vincent Coubard	638:c90ae1400bf2	2674	#define GPIO_PIN_CNF_DRIVE_Pos (8UL) /!< Position of DRIVE field. /
Vincent Coubard	638:c90ae1400bf2	2675	#define GPIO_PIN_CNF_DRIVE_Msk (0x7UL << GPIO_PIN_CNF_DRIVE_Pos) /!< Bit mask of DRIVE field. /
Vincent Coubard	638:c90ae1400bf2	2676	#define GPIO_PIN_CNF_DRIVE_S0S1 (0x00UL) /!< Standard '0', Standard '1'. /
Vincent Coubard	638:c90ae1400bf2	2677	#define GPIO_PIN_CNF_DRIVE_H0S1 (0x01UL) /!< High '0', Standard '1'. /
Vincent Coubard	638:c90ae1400bf2	2678	#define GPIO_PIN_CNF_DRIVE_S0H1 (0x02UL) /!< Standard '0', High '1'. /
Vincent Coubard	638:c90ae1400bf2	2679	#define GPIO_PIN_CNF_DRIVE_H0H1 (0x03UL) /!< High '0', High '1'. /
Vincent Coubard	638:c90ae1400bf2	2680	#define GPIO_PIN_CNF_DRIVE_D0S1 (0x04UL) /!< Disconnected '0', Standard '1'. /
Vincent Coubard	638:c90ae1400bf2	2681	#define GPIO_PIN_CNF_DRIVE_D0H1 (0x05UL) /!< Disconnected '0', High '1'. /
Vincent Coubard	638:c90ae1400bf2	2682	#define GPIO_PIN_CNF_DRIVE_S0D1 (0x06UL) /!< Standard '0', Disconnected '1'. /
Vincent Coubard	638:c90ae1400bf2	2683	#define GPIO_PIN_CNF_DRIVE_H0D1 (0x07UL) /!< High '0', Disconnected '1'. /
Vincent Coubard	638:c90ae1400bf2	2684
Vincent Coubard	638:c90ae1400bf2	2685	/* Bits 3..2 : Pull-up or -down configuration. */
Vincent Coubard	638:c90ae1400bf2	2686	#define GPIO_PIN_CNF_PULL_Pos (2UL) /!< Position of PULL field. /
Vincent Coubard	638:c90ae1400bf2	2687	#define GPIO_PIN_CNF_PULL_Msk (0x3UL << GPIO_PIN_CNF_PULL_Pos) /!< Bit mask of PULL field. /
Vincent Coubard	638:c90ae1400bf2	2688	#define GPIO_PIN_CNF_PULL_Disabled (0x00UL) /!< No pull. /
Vincent Coubard	638:c90ae1400bf2	2689	#define GPIO_PIN_CNF_PULL_Pulldown (0x01UL) /!< Pulldown on pin. /
Vincent Coubard	638:c90ae1400bf2	2690	#define GPIO_PIN_CNF_PULL_Pullup (0x03UL) /!< Pullup on pin. /
Vincent Coubard	638:c90ae1400bf2	2691
Vincent Coubard	638:c90ae1400bf2	2692	/* Bit 1 : Connect or disconnect input path. */
Vincent Coubard	638:c90ae1400bf2	2693	#define GPIO_PIN_CNF_INPUT_Pos (1UL) /!< Position of INPUT field. /
Vincent Coubard	638:c90ae1400bf2	2694	#define GPIO_PIN_CNF_INPUT_Msk (0x1UL << GPIO_PIN_CNF_INPUT_Pos) /!< Bit mask of INPUT field. /
Vincent Coubard	638:c90ae1400bf2	2695	#define GPIO_PIN_CNF_INPUT_Connect (0UL) /!< Connect input pin. /
Vincent Coubard	638:c90ae1400bf2	2696	#define GPIO_PIN_CNF_INPUT_Disconnect (1UL) /!< Disconnect input pin. /
Vincent Coubard	638:c90ae1400bf2	2697
Vincent Coubard	638:c90ae1400bf2	2698	/* Bit 0 : Pin direction. */
Vincent Coubard	638:c90ae1400bf2	2699	#define GPIO_PIN_CNF_DIR_Pos (0UL) /!< Position of DIR field. /
Vincent Coubard	638:c90ae1400bf2	2700	#define GPIO_PIN_CNF_DIR_Msk (0x1UL << GPIO_PIN_CNF_DIR_Pos) /!< Bit mask of DIR field. /
Vincent Coubard	638:c90ae1400bf2	2701	#define GPIO_PIN_CNF_DIR_Input (0UL) /!< Configure pin as an input pin. /
Vincent Coubard	638:c90ae1400bf2	2702	#define GPIO_PIN_CNF_DIR_Output (1UL) /!< Configure pin as an output pin. /
Vincent Coubard	638:c90ae1400bf2	2703
Vincent Coubard	638:c90ae1400bf2	2704
Vincent Coubard	638:c90ae1400bf2	2705	/* Peripheral: GPIOTE */
Vincent Coubard	638:c90ae1400bf2	2706	/* Description: GPIO tasks and events. */
Vincent Coubard	638:c90ae1400bf2	2707
Vincent Coubard	638:c90ae1400bf2	2708	/* Register: GPIOTE_INTENSET */
Vincent Coubard	638:c90ae1400bf2	2709	/* Description: Interrupt enable set register. */
Vincent Coubard	638:c90ae1400bf2	2710
Vincent Coubard	638:c90ae1400bf2	2711	/* Bit 31 : Enable interrupt on PORT event. */
Vincent Coubard	638:c90ae1400bf2	2712	#define GPIOTE_INTENSET_PORT_Pos (31UL) /!< Position of PORT field. /
Vincent Coubard	638:c90ae1400bf2	2713	#define GPIOTE_INTENSET_PORT_Msk (0x1UL << GPIOTE_INTENSET_PORT_Pos) /!< Bit mask of PORT field. /
Vincent Coubard	638:c90ae1400bf2	2714	#define GPIOTE_INTENSET_PORT_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	2715	#define GPIOTE_INTENSET_PORT_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	2716	#define GPIOTE_INTENSET_PORT_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	2717
Vincent Coubard	638:c90ae1400bf2	2718	/* Bit 3 : Enable interrupt on IN[3] event. */
Vincent Coubard	638:c90ae1400bf2	2719	#define GPIOTE_INTENSET_IN3_Pos (3UL) /!< Position of IN3 field. /
Vincent Coubard	638:c90ae1400bf2	2720	#define GPIOTE_INTENSET_IN3_Msk (0x1UL << GPIOTE_INTENSET_IN3_Pos) /!< Bit mask of IN3 field. /
Vincent Coubard	638:c90ae1400bf2	2721	#define GPIOTE_INTENSET_IN3_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	2722	#define GPIOTE_INTENSET_IN3_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	2723	#define GPIOTE_INTENSET_IN3_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	2724
Vincent Coubard	638:c90ae1400bf2	2725	/* Bit 2 : Enable interrupt on IN[2] event. */
Vincent Coubard	638:c90ae1400bf2	2726	#define GPIOTE_INTENSET_IN2_Pos (2UL) /!< Position of IN2 field. /
Vincent Coubard	638:c90ae1400bf2	2727	#define GPIOTE_INTENSET_IN2_Msk (0x1UL << GPIOTE_INTENSET_IN2_Pos) /!< Bit mask of IN2 field. /
Vincent Coubard	638:c90ae1400bf2	2728	#define GPIOTE_INTENSET_IN2_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	2729	#define GPIOTE_INTENSET_IN2_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	2730	#define GPIOTE_INTENSET_IN2_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	2731
Vincent Coubard	638:c90ae1400bf2	2732	/* Bit 1 : Enable interrupt on IN[1] event. */
Vincent Coubard	638:c90ae1400bf2	2733	#define GPIOTE_INTENSET_IN1_Pos (1UL) /!< Position of IN1 field. /
Vincent Coubard	638:c90ae1400bf2	2734	#define GPIOTE_INTENSET_IN1_Msk (0x1UL << GPIOTE_INTENSET_IN1_Pos) /!< Bit mask of IN1 field. /
Vincent Coubard	638:c90ae1400bf2	2735	#define GPIOTE_INTENSET_IN1_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	2736	#define GPIOTE_INTENSET_IN1_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	2737	#define GPIOTE_INTENSET_IN1_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	2738
Vincent Coubard	638:c90ae1400bf2	2739	/* Bit 0 : Enable interrupt on IN[0] event. */
Vincent Coubard	638:c90ae1400bf2	2740	#define GPIOTE_INTENSET_IN0_Pos (0UL) /!< Position of IN0 field. /
Vincent Coubard	638:c90ae1400bf2	2741	#define GPIOTE_INTENSET_IN0_Msk (0x1UL << GPIOTE_INTENSET_IN0_Pos) /!< Bit mask of IN0 field. /
Vincent Coubard	638:c90ae1400bf2	2742	#define GPIOTE_INTENSET_IN0_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	2743	#define GPIOTE_INTENSET_IN0_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	2744	#define GPIOTE_INTENSET_IN0_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	2745
Vincent Coubard	638:c90ae1400bf2	2746	/* Register: GPIOTE_INTENCLR */
Vincent Coubard	638:c90ae1400bf2	2747	/* Description: Interrupt enable clear register. */
Vincent Coubard	638:c90ae1400bf2	2748
Vincent Coubard	638:c90ae1400bf2	2749	/* Bit 31 : Disable interrupt on PORT event. */
Vincent Coubard	638:c90ae1400bf2	2750	#define GPIOTE_INTENCLR_PORT_Pos (31UL) /!< Position of PORT field. /
Vincent Coubard	638:c90ae1400bf2	2751	#define GPIOTE_INTENCLR_PORT_Msk (0x1UL << GPIOTE_INTENCLR_PORT_Pos) /!< Bit mask of PORT field. /
Vincent Coubard	638:c90ae1400bf2	2752	#define GPIOTE_INTENCLR_PORT_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	2753	#define GPIOTE_INTENCLR_PORT_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	2754	#define GPIOTE_INTENCLR_PORT_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	2755
Vincent Coubard	638:c90ae1400bf2	2756	/* Bit 3 : Disable interrupt on IN[3] event. */
Vincent Coubard	638:c90ae1400bf2	2757	#define GPIOTE_INTENCLR_IN3_Pos (3UL) /!< Position of IN3 field. /
Vincent Coubard	638:c90ae1400bf2	2758	#define GPIOTE_INTENCLR_IN3_Msk (0x1UL << GPIOTE_INTENCLR_IN3_Pos) /!< Bit mask of IN3 field. /
Vincent Coubard	638:c90ae1400bf2	2759	#define GPIOTE_INTENCLR_IN3_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	2760	#define GPIOTE_INTENCLR_IN3_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	2761	#define GPIOTE_INTENCLR_IN3_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	2762
Vincent Coubard	638:c90ae1400bf2	2763	/* Bit 2 : Disable interrupt on IN[2] event. */
Vincent Coubard	638:c90ae1400bf2	2764	#define GPIOTE_INTENCLR_IN2_Pos (2UL) /!< Position of IN2 field. /
Vincent Coubard	638:c90ae1400bf2	2765	#define GPIOTE_INTENCLR_IN2_Msk (0x1UL << GPIOTE_INTENCLR_IN2_Pos) /!< Bit mask of IN2 field. /
Vincent Coubard	638:c90ae1400bf2	2766	#define GPIOTE_INTENCLR_IN2_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	2767	#define GPIOTE_INTENCLR_IN2_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	2768	#define GPIOTE_INTENCLR_IN2_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	2769
Vincent Coubard	638:c90ae1400bf2	2770	/* Bit 1 : Disable interrupt on IN[1] event. */
Vincent Coubard	638:c90ae1400bf2	2771	#define GPIOTE_INTENCLR_IN1_Pos (1UL) /!< Position of IN1 field. /
Vincent Coubard	638:c90ae1400bf2	2772	#define GPIOTE_INTENCLR_IN1_Msk (0x1UL << GPIOTE_INTENCLR_IN1_Pos) /!< Bit mask of IN1 field. /
Vincent Coubard	638:c90ae1400bf2	2773	#define GPIOTE_INTENCLR_IN1_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	2774	#define GPIOTE_INTENCLR_IN1_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	2775	#define GPIOTE_INTENCLR_IN1_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	2776
Vincent Coubard	638:c90ae1400bf2	2777	/* Bit 0 : Disable interrupt on IN[0] event. */
Vincent Coubard	638:c90ae1400bf2	2778	#define GPIOTE_INTENCLR_IN0_Pos (0UL) /!< Position of IN0 field. /
Vincent Coubard	638:c90ae1400bf2	2779	#define GPIOTE_INTENCLR_IN0_Msk (0x1UL << GPIOTE_INTENCLR_IN0_Pos) /!< Bit mask of IN0 field. /
Vincent Coubard	638:c90ae1400bf2	2780	#define GPIOTE_INTENCLR_IN0_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	2781	#define GPIOTE_INTENCLR_IN0_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	2782	#define GPIOTE_INTENCLR_IN0_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	2783
Vincent Coubard	638:c90ae1400bf2	2784	/* Register: GPIOTE_CONFIG */
Vincent Coubard	638:c90ae1400bf2	2785	/* Description: Channel configuration registers. */
Vincent Coubard	638:c90ae1400bf2	2786
Vincent Coubard	638:c90ae1400bf2	2787	/* Bit 20 : Initial value of the output when the GPIOTE channel is configured as a Task. */
Vincent Coubard	638:c90ae1400bf2	2788	#define GPIOTE_CONFIG_OUTINIT_Pos (20UL) /!< Position of OUTINIT field. /
Vincent Coubard	638:c90ae1400bf2	2789	#define GPIOTE_CONFIG_OUTINIT_Msk (0x1UL << GPIOTE_CONFIG_OUTINIT_Pos) /!< Bit mask of OUTINIT field. /
Vincent Coubard	638:c90ae1400bf2	2790	#define GPIOTE_CONFIG_OUTINIT_Low (0UL) /!< Initial low output when in task mode. /
Vincent Coubard	638:c90ae1400bf2	2791	#define GPIOTE_CONFIG_OUTINIT_High (1UL) /!< Initial high output when in task mode. /
Vincent Coubard	638:c90ae1400bf2	2792
Vincent Coubard	638:c90ae1400bf2	2793	/* Bits 17..16 : Effects on output when in Task mode, or events on input that generates an event. */
Vincent Coubard	638:c90ae1400bf2	2794	#define GPIOTE_CONFIG_POLARITY_Pos (16UL) /!< Position of POLARITY field. /
Vincent Coubard	638:c90ae1400bf2	2795	#define GPIOTE_CONFIG_POLARITY_Msk (0x3UL << GPIOTE_CONFIG_POLARITY_Pos) /!< Bit mask of POLARITY field. /
Vincent Coubard	638:c90ae1400bf2	2796	#define GPIOTE_CONFIG_POLARITY_None (0x00UL) /!< No task or event. /
Vincent Coubard	638:c90ae1400bf2	2797	#define GPIOTE_CONFIG_POLARITY_LoToHi (0x01UL) /!< Low to high. /
Vincent Coubard	638:c90ae1400bf2	2798	#define GPIOTE_CONFIG_POLARITY_HiToLo (0x02UL) /!< High to low. /
Vincent Coubard	638:c90ae1400bf2	2799	#define GPIOTE_CONFIG_POLARITY_Toggle (0x03UL) /!< Toggle. /
Vincent Coubard	638:c90ae1400bf2	2800
Vincent Coubard	638:c90ae1400bf2	2801	/* Bits 12..8 : Pin select. */
Vincent Coubard	638:c90ae1400bf2	2802	#define GPIOTE_CONFIG_PSEL_Pos (8UL) /!< Position of PSEL field. /
Vincent Coubard	638:c90ae1400bf2	2803	#define GPIOTE_CONFIG_PSEL_Msk (0x1FUL << GPIOTE_CONFIG_PSEL_Pos) /!< Bit mask of PSEL field. /
Vincent Coubard	638:c90ae1400bf2	2804
Vincent Coubard	638:c90ae1400bf2	2805	/* Bits 1..0 : Mode */
Vincent Coubard	638:c90ae1400bf2	2806	#define GPIOTE_CONFIG_MODE_Pos (0UL) /!< Position of MODE field. /
Vincent Coubard	638:c90ae1400bf2	2807	#define GPIOTE_CONFIG_MODE_Msk (0x3UL << GPIOTE_CONFIG_MODE_Pos) /!< Bit mask of MODE field. /
Vincent Coubard	638:c90ae1400bf2	2808	#define GPIOTE_CONFIG_MODE_Disabled (0x00UL) /!< Disabled. /
Vincent Coubard	638:c90ae1400bf2	2809	#define GPIOTE_CONFIG_MODE_Event (0x01UL) /!< Channel configure in event mode. /
Vincent Coubard	638:c90ae1400bf2	2810	#define GPIOTE_CONFIG_MODE_Task (0x03UL) /!< Channel configure in task mode. /
Vincent Coubard	638:c90ae1400bf2	2811
Vincent Coubard	638:c90ae1400bf2	2812	/* Register: GPIOTE_POWER */
Vincent Coubard	638:c90ae1400bf2	2813	/* Description: Peripheral power control. */
Vincent Coubard	638:c90ae1400bf2	2814
Vincent Coubard	638:c90ae1400bf2	2815	/* Bit 0 : Peripheral power control. */
Vincent Coubard	638:c90ae1400bf2	2816	#define GPIOTE_POWER_POWER_Pos (0UL) /!< Position of POWER field. /
Vincent Coubard	638:c90ae1400bf2	2817	#define GPIOTE_POWER_POWER_Msk (0x1UL << GPIOTE_POWER_POWER_Pos) /!< Bit mask of POWER field. /
Vincent Coubard	638:c90ae1400bf2	2818	#define GPIOTE_POWER_POWER_Disabled (0UL) /!< Module power disabled. /
Vincent Coubard	638:c90ae1400bf2	2819	#define GPIOTE_POWER_POWER_Enabled (1UL) /!< Module power enabled. /
Vincent Coubard	638:c90ae1400bf2	2820
Vincent Coubard	638:c90ae1400bf2	2821
Vincent Coubard	638:c90ae1400bf2	2822	/* Peripheral: LPCOMP */
Vincent Coubard	638:c90ae1400bf2	2823	/* Description: Low power comparator. */
Vincent Coubard	638:c90ae1400bf2	2824
Vincent Coubard	638:c90ae1400bf2	2825	/* Register: LPCOMP_SHORTS */
Vincent Coubard	638:c90ae1400bf2	2826	/* Description: Shortcuts for the LPCOMP. */
Vincent Coubard	638:c90ae1400bf2	2827
Vincent Coubard	638:c90ae1400bf2	2828	/* Bit 4 : Shortcut between CROSS event and STOP task. */
Vincent Coubard	638:c90ae1400bf2	2829	#define LPCOMP_SHORTS_CROSS_STOP_Pos (4UL) /!< Position of CROSS_STOP field. /
Vincent Coubard	638:c90ae1400bf2	2830	#define LPCOMP_SHORTS_CROSS_STOP_Msk (0x1UL << LPCOMP_SHORTS_CROSS_STOP_Pos) /!< Bit mask of CROSS_STOP field. /
Vincent Coubard	638:c90ae1400bf2	2831	#define LPCOMP_SHORTS_CROSS_STOP_Disabled (0UL) /!< Shortcut disabled. /
Vincent Coubard	638:c90ae1400bf2	2832	#define LPCOMP_SHORTS_CROSS_STOP_Enabled (1UL) /!< Shortcut enabled. /
Vincent Coubard	638:c90ae1400bf2	2833
Vincent Coubard	638:c90ae1400bf2	2834	/* Bit 3 : Shortcut between UP event and STOP task. */
Vincent Coubard	638:c90ae1400bf2	2835	#define LPCOMP_SHORTS_UP_STOP_Pos (3UL) /!< Position of UP_STOP field. /
Vincent Coubard	638:c90ae1400bf2	2836	#define LPCOMP_SHORTS_UP_STOP_Msk (0x1UL << LPCOMP_SHORTS_UP_STOP_Pos) /!< Bit mask of UP_STOP field. /
Vincent Coubard	638:c90ae1400bf2	2837	#define LPCOMP_SHORTS_UP_STOP_Disabled (0UL) /!< Shortcut disabled. /
Vincent Coubard	638:c90ae1400bf2	2838	#define LPCOMP_SHORTS_UP_STOP_Enabled (1UL) /!< Shortcut enabled. /
Vincent Coubard	638:c90ae1400bf2	2839
Vincent Coubard	638:c90ae1400bf2	2840	/* Bit 2 : Shortcut between DOWN event and STOP task. */
Vincent Coubard	638:c90ae1400bf2	2841	#define LPCOMP_SHORTS_DOWN_STOP_Pos (2UL) /!< Position of DOWN_STOP field. /
Vincent Coubard	638:c90ae1400bf2	2842	#define LPCOMP_SHORTS_DOWN_STOP_Msk (0x1UL << LPCOMP_SHORTS_DOWN_STOP_Pos) /!< Bit mask of DOWN_STOP field. /
Vincent Coubard	638:c90ae1400bf2	2843	#define LPCOMP_SHORTS_DOWN_STOP_Disabled (0UL) /!< Shortcut disabled. /
Vincent Coubard	638:c90ae1400bf2	2844	#define LPCOMP_SHORTS_DOWN_STOP_Enabled (1UL) /!< Shortcut enabled. /
Vincent Coubard	638:c90ae1400bf2	2845
Vincent Coubard	638:c90ae1400bf2	2846	/* Bit 1 : Shortcut between RADY event and STOP task. */
Vincent Coubard	638:c90ae1400bf2	2847	#define LPCOMP_SHORTS_READY_STOP_Pos (1UL) /!< Position of READY_STOP field. /
Vincent Coubard	638:c90ae1400bf2	2848	#define LPCOMP_SHORTS_READY_STOP_Msk (0x1UL << LPCOMP_SHORTS_READY_STOP_Pos) /!< Bit mask of READY_STOP field. /
Vincent Coubard	638:c90ae1400bf2	2849	#define LPCOMP_SHORTS_READY_STOP_Disabled (0UL) /!< Shortcut disabled. /
Vincent Coubard	638:c90ae1400bf2	2850	#define LPCOMP_SHORTS_READY_STOP_Enabled (1UL) /!< Shortcut enabled. /
Vincent Coubard	638:c90ae1400bf2	2851
Vincent Coubard	638:c90ae1400bf2	2852	/* Bit 0 : Shortcut between READY event and SAMPLE task. */
Vincent Coubard	638:c90ae1400bf2	2853	#define LPCOMP_SHORTS_READY_SAMPLE_Pos (0UL) /!< Position of READY_SAMPLE field. /
Vincent Coubard	638:c90ae1400bf2	2854	#define LPCOMP_SHORTS_READY_SAMPLE_Msk (0x1UL << LPCOMP_SHORTS_READY_SAMPLE_Pos) /!< Bit mask of READY_SAMPLE field. /
Vincent Coubard	638:c90ae1400bf2	2855	#define LPCOMP_SHORTS_READY_SAMPLE_Disabled (0UL) /!< Shortcut disabled. /
Vincent Coubard	638:c90ae1400bf2	2856	#define LPCOMP_SHORTS_READY_SAMPLE_Enabled (1UL) /!< Shortcut enabled. /
Vincent Coubard	638:c90ae1400bf2	2857
Vincent Coubard	638:c90ae1400bf2	2858	/* Register: LPCOMP_INTENSET */
Vincent Coubard	638:c90ae1400bf2	2859	/* Description: Interrupt enable set register. */
Vincent Coubard	638:c90ae1400bf2	2860
Vincent Coubard	638:c90ae1400bf2	2861	/* Bit 3 : Enable interrupt on CROSS event. */
Vincent Coubard	638:c90ae1400bf2	2862	#define LPCOMP_INTENSET_CROSS_Pos (3UL) /!< Position of CROSS field. /
Vincent Coubard	638:c90ae1400bf2	2863	#define LPCOMP_INTENSET_CROSS_Msk (0x1UL << LPCOMP_INTENSET_CROSS_Pos) /!< Bit mask of CROSS field. /
Vincent Coubard	638:c90ae1400bf2	2864	#define LPCOMP_INTENSET_CROSS_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	2865	#define LPCOMP_INTENSET_CROSS_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	2866	#define LPCOMP_INTENSET_CROSS_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	2867
Vincent Coubard	638:c90ae1400bf2	2868	/* Bit 2 : Enable interrupt on UP event. */
Vincent Coubard	638:c90ae1400bf2	2869	#define LPCOMP_INTENSET_UP_Pos (2UL) /!< Position of UP field. /
Vincent Coubard	638:c90ae1400bf2	2870	#define LPCOMP_INTENSET_UP_Msk (0x1UL << LPCOMP_INTENSET_UP_Pos) /!< Bit mask of UP field. /
Vincent Coubard	638:c90ae1400bf2	2871	#define LPCOMP_INTENSET_UP_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	2872	#define LPCOMP_INTENSET_UP_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	2873	#define LPCOMP_INTENSET_UP_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	2874
Vincent Coubard	638:c90ae1400bf2	2875	/* Bit 1 : Enable interrupt on DOWN event. */
Vincent Coubard	638:c90ae1400bf2	2876	#define LPCOMP_INTENSET_DOWN_Pos (1UL) /!< Position of DOWN field. /
Vincent Coubard	638:c90ae1400bf2	2877	#define LPCOMP_INTENSET_DOWN_Msk (0x1UL << LPCOMP_INTENSET_DOWN_Pos) /!< Bit mask of DOWN field. /
Vincent Coubard	638:c90ae1400bf2	2878	#define LPCOMP_INTENSET_DOWN_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	2879	#define LPCOMP_INTENSET_DOWN_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	2880	#define LPCOMP_INTENSET_DOWN_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	2881
Vincent Coubard	638:c90ae1400bf2	2882	/* Bit 0 : Enable interrupt on READY event. */
Vincent Coubard	638:c90ae1400bf2	2883	#define LPCOMP_INTENSET_READY_Pos (0UL) /!< Position of READY field. /
Vincent Coubard	638:c90ae1400bf2	2884	#define LPCOMP_INTENSET_READY_Msk (0x1UL << LPCOMP_INTENSET_READY_Pos) /!< Bit mask of READY field. /
Vincent Coubard	638:c90ae1400bf2	2885	#define LPCOMP_INTENSET_READY_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	2886	#define LPCOMP_INTENSET_READY_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	2887	#define LPCOMP_INTENSET_READY_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	2888
Vincent Coubard	638:c90ae1400bf2	2889	/* Register: LPCOMP_INTENCLR */
Vincent Coubard	638:c90ae1400bf2	2890	/* Description: Interrupt enable clear register. */
Vincent Coubard	638:c90ae1400bf2	2891
Vincent Coubard	638:c90ae1400bf2	2892	/* Bit 3 : Disable interrupt on CROSS event. */
Vincent Coubard	638:c90ae1400bf2	2893	#define LPCOMP_INTENCLR_CROSS_Pos (3UL) /!< Position of CROSS field. /
Vincent Coubard	638:c90ae1400bf2	2894	#define LPCOMP_INTENCLR_CROSS_Msk (0x1UL << LPCOMP_INTENCLR_CROSS_Pos) /!< Bit mask of CROSS field. /
Vincent Coubard	638:c90ae1400bf2	2895	#define LPCOMP_INTENCLR_CROSS_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	2896	#define LPCOMP_INTENCLR_CROSS_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	2897	#define LPCOMP_INTENCLR_CROSS_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	2898
Vincent Coubard	638:c90ae1400bf2	2899	/* Bit 2 : Disable interrupt on UP event. */
Vincent Coubard	638:c90ae1400bf2	2900	#define LPCOMP_INTENCLR_UP_Pos (2UL) /!< Position of UP field. /
Vincent Coubard	638:c90ae1400bf2	2901	#define LPCOMP_INTENCLR_UP_Msk (0x1UL << LPCOMP_INTENCLR_UP_Pos) /!< Bit mask of UP field. /
Vincent Coubard	638:c90ae1400bf2	2902	#define LPCOMP_INTENCLR_UP_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	2903	#define LPCOMP_INTENCLR_UP_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	2904	#define LPCOMP_INTENCLR_UP_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	2905
Vincent Coubard	638:c90ae1400bf2	2906	/* Bit 1 : Disable interrupt on DOWN event. */
Vincent Coubard	638:c90ae1400bf2	2907	#define LPCOMP_INTENCLR_DOWN_Pos (1UL) /!< Position of DOWN field. /
Vincent Coubard	638:c90ae1400bf2	2908	#define LPCOMP_INTENCLR_DOWN_Msk (0x1UL << LPCOMP_INTENCLR_DOWN_Pos) /!< Bit mask of DOWN field. /
Vincent Coubard	638:c90ae1400bf2	2909	#define LPCOMP_INTENCLR_DOWN_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	2910	#define LPCOMP_INTENCLR_DOWN_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	2911	#define LPCOMP_INTENCLR_DOWN_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	2912
Vincent Coubard	638:c90ae1400bf2	2913	/* Bit 0 : Disable interrupt on READY event. */
Vincent Coubard	638:c90ae1400bf2	2914	#define LPCOMP_INTENCLR_READY_Pos (0UL) /!< Position of READY field. /
Vincent Coubard	638:c90ae1400bf2	2915	#define LPCOMP_INTENCLR_READY_Msk (0x1UL << LPCOMP_INTENCLR_READY_Pos) /!< Bit mask of READY field. /
Vincent Coubard	638:c90ae1400bf2	2916	#define LPCOMP_INTENCLR_READY_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	2917	#define LPCOMP_INTENCLR_READY_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	2918	#define LPCOMP_INTENCLR_READY_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	2919
Vincent Coubard	638:c90ae1400bf2	2920	/* Register: LPCOMP_RESULT */
Vincent Coubard	638:c90ae1400bf2	2921	/* Description: Result of last compare. */
Vincent Coubard	638:c90ae1400bf2	2922
Vincent Coubard	638:c90ae1400bf2	2923	/* Bit 0 : Result of last compare. Decision point SAMPLE task. */
Vincent Coubard	638:c90ae1400bf2	2924	#define LPCOMP_RESULT_RESULT_Pos (0UL) /!< Position of RESULT field. /
Vincent Coubard	638:c90ae1400bf2	2925	#define LPCOMP_RESULT_RESULT_Msk (0x1UL << LPCOMP_RESULT_RESULT_Pos) /!< Bit mask of RESULT field. /
Vincent Coubard	638:c90ae1400bf2	2926	#define LPCOMP_RESULT_RESULT_Bellow (0UL) /!< Input voltage is bellow the reference threshold. /
Vincent Coubard	638:c90ae1400bf2	2927	#define LPCOMP_RESULT_RESULT_Above (1UL) /!< Input voltage is above the reference threshold. /
Vincent Coubard	638:c90ae1400bf2	2928
Vincent Coubard	638:c90ae1400bf2	2929	/* Register: LPCOMP_ENABLE */
Vincent Coubard	638:c90ae1400bf2	2930	/* Description: Enable the LPCOMP. */
Vincent Coubard	638:c90ae1400bf2	2931
Vincent Coubard	638:c90ae1400bf2	2932	/* Bits 1..0 : Enable or disable LPCOMP. */
Vincent Coubard	638:c90ae1400bf2	2933	#define LPCOMP_ENABLE_ENABLE_Pos (0UL) /!< Position of ENABLE field. /
Vincent Coubard	638:c90ae1400bf2	2934	#define LPCOMP_ENABLE_ENABLE_Msk (0x3UL << LPCOMP_ENABLE_ENABLE_Pos) /!< Bit mask of ENABLE field. /
Vincent Coubard	638:c90ae1400bf2	2935	#define LPCOMP_ENABLE_ENABLE_Disabled (0x00UL) /!< Disabled LPCOMP. /
Vincent Coubard	638:c90ae1400bf2	2936	#define LPCOMP_ENABLE_ENABLE_Enabled (0x01UL) /!< Enable LPCOMP. /
Vincent Coubard	638:c90ae1400bf2	2937
Vincent Coubard	638:c90ae1400bf2	2938	/* Register: LPCOMP_PSEL */
Vincent Coubard	638:c90ae1400bf2	2939	/* Description: Input pin select. */
Vincent Coubard	638:c90ae1400bf2	2940
Vincent Coubard	638:c90ae1400bf2	2941	/* Bits 2..0 : Analog input pin select. */
Vincent Coubard	638:c90ae1400bf2	2942	#define LPCOMP_PSEL_PSEL_Pos (0UL) /!< Position of PSEL field. /
Vincent Coubard	638:c90ae1400bf2	2943	#define LPCOMP_PSEL_PSEL_Msk (0x7UL << LPCOMP_PSEL_PSEL_Pos) /!< Bit mask of PSEL field. /
Vincent Coubard	638:c90ae1400bf2	2944	#define LPCOMP_PSEL_PSEL_AnalogInput0 (0UL) /!< Use analog input 0 as analog input. /
Vincent Coubard	638:c90ae1400bf2	2945	#define LPCOMP_PSEL_PSEL_AnalogInput1 (1UL) /!< Use analog input 1 as analog input. /
Vincent Coubard	638:c90ae1400bf2	2946	#define LPCOMP_PSEL_PSEL_AnalogInput2 (2UL) /!< Use analog input 2 as analog input. /
Vincent Coubard	638:c90ae1400bf2	2947	#define LPCOMP_PSEL_PSEL_AnalogInput3 (3UL) /!< Use analog input 3 as analog input. /
Vincent Coubard	638:c90ae1400bf2	2948	#define LPCOMP_PSEL_PSEL_AnalogInput4 (4UL) /!< Use analog input 4 as analog input. /
Vincent Coubard	638:c90ae1400bf2	2949	#define LPCOMP_PSEL_PSEL_AnalogInput5 (5UL) /!< Use analog input 5 as analog input. /
Vincent Coubard	638:c90ae1400bf2	2950	#define LPCOMP_PSEL_PSEL_AnalogInput6 (6UL) /!< Use analog input 6 as analog input. /
Vincent Coubard	638:c90ae1400bf2	2951	#define LPCOMP_PSEL_PSEL_AnalogInput7 (7UL) /!< Use analog input 7 as analog input. /
Vincent Coubard	638:c90ae1400bf2	2952
Vincent Coubard	638:c90ae1400bf2	2953	/* Register: LPCOMP_REFSEL */
Vincent Coubard	638:c90ae1400bf2	2954	/* Description: Reference select. */
Vincent Coubard	638:c90ae1400bf2	2955
Vincent Coubard	638:c90ae1400bf2	2956	/* Bits 2..0 : Reference select. */
Vincent Coubard	638:c90ae1400bf2	2957	#define LPCOMP_REFSEL_REFSEL_Pos (0UL) /!< Position of REFSEL field. /
Vincent Coubard	638:c90ae1400bf2	2958	#define LPCOMP_REFSEL_REFSEL_Msk (0x7UL << LPCOMP_REFSEL_REFSEL_Pos) /!< Bit mask of REFSEL field. /
Vincent Coubard	638:c90ae1400bf2	2959	#define LPCOMP_REFSEL_REFSEL_SupplyOneEighthPrescaling (0UL) /!< Use supply with a 1/8 prescaler as reference. /
Vincent Coubard	638:c90ae1400bf2	2960	#define LPCOMP_REFSEL_REFSEL_SupplyTwoEighthsPrescaling (1UL) /!< Use supply with a 2/8 prescaler as reference. /
Vincent Coubard	638:c90ae1400bf2	2961	#define LPCOMP_REFSEL_REFSEL_SupplyThreeEighthsPrescaling (2UL) /!< Use supply with a 3/8 prescaler as reference. /
Vincent Coubard	638:c90ae1400bf2	2962	#define LPCOMP_REFSEL_REFSEL_SupplyFourEighthsPrescaling (3UL) /!< Use supply with a 4/8 prescaler as reference. /
Vincent Coubard	638:c90ae1400bf2	2963	#define LPCOMP_REFSEL_REFSEL_SupplyFiveEighthsPrescaling (4UL) /!< Use supply with a 5/8 prescaler as reference. /
Vincent Coubard	638:c90ae1400bf2	2964	#define LPCOMP_REFSEL_REFSEL_SupplySixEighthsPrescaling (5UL) /!< Use supply with a 6/8 prescaler as reference. /
Vincent Coubard	638:c90ae1400bf2	2965	#define LPCOMP_REFSEL_REFSEL_SupplySevenEighthsPrescaling (6UL) /!< Use supply with a 7/8 prescaler as reference. /
Vincent Coubard	638:c90ae1400bf2	2966	#define LPCOMP_REFSEL_REFSEL_ARef (7UL) /!< Use external analog reference as reference. /
Vincent Coubard	638:c90ae1400bf2	2967
Vincent Coubard	638:c90ae1400bf2	2968	/* Register: LPCOMP_EXTREFSEL */
Vincent Coubard	638:c90ae1400bf2	2969	/* Description: External reference select. */
Vincent Coubard	638:c90ae1400bf2	2970
Vincent Coubard	638:c90ae1400bf2	2971	/* Bit 0 : External analog reference pin selection. */
Vincent Coubard	638:c90ae1400bf2	2972	#define LPCOMP_EXTREFSEL_EXTREFSEL_Pos (0UL) /!< Position of EXTREFSEL field. /
Vincent Coubard	638:c90ae1400bf2	2973	#define LPCOMP_EXTREFSEL_EXTREFSEL_Msk (0x1UL << LPCOMP_EXTREFSEL_EXTREFSEL_Pos) /!< Bit mask of EXTREFSEL field. /
Vincent Coubard	638:c90ae1400bf2	2974	#define LPCOMP_EXTREFSEL_EXTREFSEL_AnalogReference0 (0UL) /!< Use analog reference 0 as reference. /
Vincent Coubard	638:c90ae1400bf2	2975	#define LPCOMP_EXTREFSEL_EXTREFSEL_AnalogReference1 (1UL) /!< Use analog reference 1 as reference. /
Vincent Coubard	638:c90ae1400bf2	2976
Vincent Coubard	638:c90ae1400bf2	2977	/* Register: LPCOMP_ANADETECT */
Vincent Coubard	638:c90ae1400bf2	2978	/* Description: Analog detect configuration. */
Vincent Coubard	638:c90ae1400bf2	2979
Vincent Coubard	638:c90ae1400bf2	2980	/* Bits 1..0 : Analog detect configuration. */
Vincent Coubard	638:c90ae1400bf2	2981	#define LPCOMP_ANADETECT_ANADETECT_Pos (0UL) /!< Position of ANADETECT field. /
Vincent Coubard	638:c90ae1400bf2	2982	#define LPCOMP_ANADETECT_ANADETECT_Msk (0x3UL << LPCOMP_ANADETECT_ANADETECT_Pos) /!< Bit mask of ANADETECT field. /
Vincent Coubard	638:c90ae1400bf2	2983	#define LPCOMP_ANADETECT_ANADETECT_Cross (0UL) /!< Generate ANADETEC on crossing, both upwards and downwards crossing. /
Vincent Coubard	638:c90ae1400bf2	2984	#define LPCOMP_ANADETECT_ANADETECT_Up (1UL) /!< Generate ANADETEC on upwards crossing only. /
Vincent Coubard	638:c90ae1400bf2	2985	#define LPCOMP_ANADETECT_ANADETECT_Down (2UL) /!< Generate ANADETEC on downwards crossing only. /
Vincent Coubard	638:c90ae1400bf2	2986
Vincent Coubard	638:c90ae1400bf2	2987	/* Register: LPCOMP_POWER */
Vincent Coubard	638:c90ae1400bf2	2988	/* Description: Peripheral power control. */
Vincent Coubard	638:c90ae1400bf2	2989
Vincent Coubard	638:c90ae1400bf2	2990	/* Bit 0 : Peripheral power control. */
Vincent Coubard	638:c90ae1400bf2	2991	#define LPCOMP_POWER_POWER_Pos (0UL) /!< Position of POWER field. /
Vincent Coubard	638:c90ae1400bf2	2992	#define LPCOMP_POWER_POWER_Msk (0x1UL << LPCOMP_POWER_POWER_Pos) /!< Bit mask of POWER field. /
Vincent Coubard	638:c90ae1400bf2	2993	#define LPCOMP_POWER_POWER_Disabled (0UL) /!< Module power disabled. /
Vincent Coubard	638:c90ae1400bf2	2994	#define LPCOMP_POWER_POWER_Enabled (1UL) /!< Module power enabled. /
Vincent Coubard	638:c90ae1400bf2	2995
Vincent Coubard	638:c90ae1400bf2	2996
Vincent Coubard	638:c90ae1400bf2	2997	/* Peripheral: MPU */
Vincent Coubard	638:c90ae1400bf2	2998	/* Description: Memory Protection Unit. */
Vincent Coubard	638:c90ae1400bf2	2999
Vincent Coubard	638:c90ae1400bf2	3000	/* Register: MPU_PERR0 */
Vincent Coubard	638:c90ae1400bf2	3001	/* Description: Configuration of peripherals in mpu regions. */
Vincent Coubard	638:c90ae1400bf2	3002
Vincent Coubard	638:c90ae1400bf2	3003	/* Bit 31 : PPI region configuration. */
Vincent Coubard	638:c90ae1400bf2	3004	#define MPU_PERR0_PPI_Pos (31UL) /!< Position of PPI field. /
Vincent Coubard	638:c90ae1400bf2	3005	#define MPU_PERR0_PPI_Msk (0x1UL << MPU_PERR0_PPI_Pos) /!< Bit mask of PPI field. /
Vincent Coubard	638:c90ae1400bf2	3006	#define MPU_PERR0_PPI_InRegion1 (0UL) /!< Peripheral configured in region 1. /
Vincent Coubard	638:c90ae1400bf2	3007	#define MPU_PERR0_PPI_InRegion0 (1UL) /!< Peripheral configured in region 0. /
Vincent Coubard	638:c90ae1400bf2	3008
Vincent Coubard	638:c90ae1400bf2	3009	/* Bit 30 : NVMC region configuration. */
Vincent Coubard	638:c90ae1400bf2	3010	#define MPU_PERR0_NVMC_Pos (30UL) /!< Position of NVMC field. /
Vincent Coubard	638:c90ae1400bf2	3011	#define MPU_PERR0_NVMC_Msk (0x1UL << MPU_PERR0_NVMC_Pos) /!< Bit mask of NVMC field. /
Vincent Coubard	638:c90ae1400bf2	3012	#define MPU_PERR0_NVMC_InRegion1 (0UL) /!< Peripheral configured in region 1. /
Vincent Coubard	638:c90ae1400bf2	3013	#define MPU_PERR0_NVMC_InRegion0 (1UL) /!< Peripheral configured in region 0. /
Vincent Coubard	638:c90ae1400bf2	3014
Vincent Coubard	638:c90ae1400bf2	3015	/* Bit 19 : LPCOMP region configuration. */
Vincent Coubard	638:c90ae1400bf2	3016	#define MPU_PERR0_LPCOMP_Pos (19UL) /!< Position of LPCOMP field. /
Vincent Coubard	638:c90ae1400bf2	3017	#define MPU_PERR0_LPCOMP_Msk (0x1UL << MPU_PERR0_LPCOMP_Pos) /!< Bit mask of LPCOMP field. /
Vincent Coubard	638:c90ae1400bf2	3018	#define MPU_PERR0_LPCOMP_InRegion1 (0UL) /!< Peripheral configured in region 1. /
Vincent Coubard	638:c90ae1400bf2	3019	#define MPU_PERR0_LPCOMP_InRegion0 (1UL) /!< Peripheral configured in region 0. /
Vincent Coubard	638:c90ae1400bf2	3020
Vincent Coubard	638:c90ae1400bf2	3021	/* Bit 18 : QDEC region configuration. */
Vincent Coubard	638:c90ae1400bf2	3022	#define MPU_PERR0_QDEC_Pos (18UL) /!< Position of QDEC field. /
Vincent Coubard	638:c90ae1400bf2	3023	#define MPU_PERR0_QDEC_Msk (0x1UL << MPU_PERR0_QDEC_Pos) /!< Bit mask of QDEC field. /
Vincent Coubard	638:c90ae1400bf2	3024	#define MPU_PERR0_QDEC_InRegion1 (0UL) /!< Peripheral configured in region 1. /
Vincent Coubard	638:c90ae1400bf2	3025	#define MPU_PERR0_QDEC_InRegion0 (1UL) /!< Peripheral configured in region 0. /
Vincent Coubard	638:c90ae1400bf2	3026
Vincent Coubard	638:c90ae1400bf2	3027	/* Bit 17 : RTC1 region configuration. */
Vincent Coubard	638:c90ae1400bf2	3028	#define MPU_PERR0_RTC1_Pos (17UL) /!< Position of RTC1 field. /
Vincent Coubard	638:c90ae1400bf2	3029	#define MPU_PERR0_RTC1_Msk (0x1UL << MPU_PERR0_RTC1_Pos) /!< Bit mask of RTC1 field. /
Vincent Coubard	638:c90ae1400bf2	3030	#define MPU_PERR0_RTC1_InRegion1 (0UL) /!< Peripheral configured in region 1. /
Vincent Coubard	638:c90ae1400bf2	3031	#define MPU_PERR0_RTC1_InRegion0 (1UL) /!< Peripheral configured in region 0. /
Vincent Coubard	638:c90ae1400bf2	3032
Vincent Coubard	638:c90ae1400bf2	3033	/* Bit 16 : WDT region configuration. */
Vincent Coubard	638:c90ae1400bf2	3034	#define MPU_PERR0_WDT_Pos (16UL) /!< Position of WDT field. /
Vincent Coubard	638:c90ae1400bf2	3035	#define MPU_PERR0_WDT_Msk (0x1UL << MPU_PERR0_WDT_Pos) /!< Bit mask of WDT field. /
Vincent Coubard	638:c90ae1400bf2	3036	#define MPU_PERR0_WDT_InRegion1 (0UL) /!< Peripheral configured in region 1. /
Vincent Coubard	638:c90ae1400bf2	3037	#define MPU_PERR0_WDT_InRegion0 (1UL) /!< Peripheral configured in region 0. /
Vincent Coubard	638:c90ae1400bf2	3038
Vincent Coubard	638:c90ae1400bf2	3039	/* Bit 15 : CCM and AAR region configuration. */
Vincent Coubard	638:c90ae1400bf2	3040	#define MPU_PERR0_CCM_AAR_Pos (15UL) /!< Position of CCM_AAR field. /
Vincent Coubard	638:c90ae1400bf2	3041	#define MPU_PERR0_CCM_AAR_Msk (0x1UL << MPU_PERR0_CCM_AAR_Pos) /!< Bit mask of CCM_AAR field. /
Vincent Coubard	638:c90ae1400bf2	3042	#define MPU_PERR0_CCM_AAR_InRegion1 (0UL) /!< Peripheral configured in region 1. /
Vincent Coubard	638:c90ae1400bf2	3043	#define MPU_PERR0_CCM_AAR_InRegion0 (1UL) /!< Peripheral configured in region 0. /
Vincent Coubard	638:c90ae1400bf2	3044
Vincent Coubard	638:c90ae1400bf2	3045	/* Bit 14 : ECB region configuration. */
Vincent Coubard	638:c90ae1400bf2	3046	#define MPU_PERR0_ECB_Pos (14UL) /!< Position of ECB field. /
Vincent Coubard	638:c90ae1400bf2	3047	#define MPU_PERR0_ECB_Msk (0x1UL << MPU_PERR0_ECB_Pos) /!< Bit mask of ECB field. /
Vincent Coubard	638:c90ae1400bf2	3048	#define MPU_PERR0_ECB_InRegion1 (0UL) /!< Peripheral configured in region 1. /
Vincent Coubard	638:c90ae1400bf2	3049	#define MPU_PERR0_ECB_InRegion0 (1UL) /!< Peripheral configured in region 0. /
Vincent Coubard	638:c90ae1400bf2	3050
Vincent Coubard	638:c90ae1400bf2	3051	/* Bit 13 : RNG region configuration. */
Vincent Coubard	638:c90ae1400bf2	3052	#define MPU_PERR0_RNG_Pos (13UL) /!< Position of RNG field. /
Vincent Coubard	638:c90ae1400bf2	3053	#define MPU_PERR0_RNG_Msk (0x1UL << MPU_PERR0_RNG_Pos) /!< Bit mask of RNG field. /
Vincent Coubard	638:c90ae1400bf2	3054	#define MPU_PERR0_RNG_InRegion1 (0UL) /!< Peripheral configured in region 1. /
Vincent Coubard	638:c90ae1400bf2	3055	#define MPU_PERR0_RNG_InRegion0 (1UL) /!< Peripheral configured in region 0. /
Vincent Coubard	638:c90ae1400bf2	3056
Vincent Coubard	638:c90ae1400bf2	3057	/* Bit 12 : TEMP region configuration. */
Vincent Coubard	638:c90ae1400bf2	3058	#define MPU_PERR0_TEMP_Pos (12UL) /!< Position of TEMP field. /
Vincent Coubard	638:c90ae1400bf2	3059	#define MPU_PERR0_TEMP_Msk (0x1UL << MPU_PERR0_TEMP_Pos) /!< Bit mask of TEMP field. /
Vincent Coubard	638:c90ae1400bf2	3060	#define MPU_PERR0_TEMP_InRegion1 (0UL) /!< Peripheral configured in region 1. /
Vincent Coubard	638:c90ae1400bf2	3061	#define MPU_PERR0_TEMP_InRegion0 (1UL) /!< Peripheral configured in region 0. /
Vincent Coubard	638:c90ae1400bf2	3062
Vincent Coubard	638:c90ae1400bf2	3063	/* Bit 11 : RTC0 region configuration. */
Vincent Coubard	638:c90ae1400bf2	3064	#define MPU_PERR0_RTC0_Pos (11UL) /!< Position of RTC0 field. /
Vincent Coubard	638:c90ae1400bf2	3065	#define MPU_PERR0_RTC0_Msk (0x1UL << MPU_PERR0_RTC0_Pos) /!< Bit mask of RTC0 field. /
Vincent Coubard	638:c90ae1400bf2	3066	#define MPU_PERR0_RTC0_InRegion1 (0UL) /!< Peripheral configured in region 1. /
Vincent Coubard	638:c90ae1400bf2	3067	#define MPU_PERR0_RTC0_InRegion0 (1UL) /!< Peripheral configured in region 0. /
Vincent Coubard	638:c90ae1400bf2	3068
Vincent Coubard	638:c90ae1400bf2	3069	/* Bit 10 : TIMER2 region configuration. */
Vincent Coubard	638:c90ae1400bf2	3070	#define MPU_PERR0_TIMER2_Pos (10UL) /!< Position of TIMER2 field. /
Vincent Coubard	638:c90ae1400bf2	3071	#define MPU_PERR0_TIMER2_Msk (0x1UL << MPU_PERR0_TIMER2_Pos) /!< Bit mask of TIMER2 field. /
Vincent Coubard	638:c90ae1400bf2	3072	#define MPU_PERR0_TIMER2_InRegion1 (0UL) /!< Peripheral configured in region 1. /
Vincent Coubard	638:c90ae1400bf2	3073	#define MPU_PERR0_TIMER2_InRegion0 (1UL) /!< Peripheral configured in region 0. /
Vincent Coubard	638:c90ae1400bf2	3074
Vincent Coubard	638:c90ae1400bf2	3075	/* Bit 9 : TIMER1 region configuration. */
Vincent Coubard	638:c90ae1400bf2	3076	#define MPU_PERR0_TIMER1_Pos (9UL) /!< Position of TIMER1 field. /
Vincent Coubard	638:c90ae1400bf2	3077	#define MPU_PERR0_TIMER1_Msk (0x1UL << MPU_PERR0_TIMER1_Pos) /!< Bit mask of TIMER1 field. /
Vincent Coubard	638:c90ae1400bf2	3078	#define MPU_PERR0_TIMER1_InRegion1 (0UL) /!< Peripheral configured in region 1. /
Vincent Coubard	638:c90ae1400bf2	3079	#define MPU_PERR0_TIMER1_InRegion0 (1UL) /!< Peripheral configured in region 0. /
Vincent Coubard	638:c90ae1400bf2	3080
Vincent Coubard	638:c90ae1400bf2	3081	/* Bit 8 : TIMER0 region configuration. */
Vincent Coubard	638:c90ae1400bf2	3082	#define MPU_PERR0_TIMER0_Pos (8UL) /!< Position of TIMER0 field. /
Vincent Coubard	638:c90ae1400bf2	3083	#define MPU_PERR0_TIMER0_Msk (0x1UL << MPU_PERR0_TIMER0_Pos) /!< Bit mask of TIMER0 field. /
Vincent Coubard	638:c90ae1400bf2	3084	#define MPU_PERR0_TIMER0_InRegion1 (0UL) /!< Peripheral configured in region 1. /
Vincent Coubard	638:c90ae1400bf2	3085	#define MPU_PERR0_TIMER0_InRegion0 (1UL) /!< Peripheral configured in region 0. /
Vincent Coubard	638:c90ae1400bf2	3086
Vincent Coubard	638:c90ae1400bf2	3087	/* Bit 7 : ADC region configuration. */
Vincent Coubard	638:c90ae1400bf2	3088	#define MPU_PERR0_ADC_Pos (7UL) /!< Position of ADC field. /
Vincent Coubard	638:c90ae1400bf2	3089	#define MPU_PERR0_ADC_Msk (0x1UL << MPU_PERR0_ADC_Pos) /!< Bit mask of ADC field. /
Vincent Coubard	638:c90ae1400bf2	3090	#define MPU_PERR0_ADC_InRegion1 (0UL) /!< Peripheral configured in region 1. /
Vincent Coubard	638:c90ae1400bf2	3091	#define MPU_PERR0_ADC_InRegion0 (1UL) /!< Peripheral configured in region 0. /
Vincent Coubard	638:c90ae1400bf2	3092
Vincent Coubard	638:c90ae1400bf2	3093	/* Bit 6 : GPIOTE region configuration. */
Vincent Coubard	638:c90ae1400bf2	3094	#define MPU_PERR0_GPIOTE_Pos (6UL) /!< Position of GPIOTE field. /
Vincent Coubard	638:c90ae1400bf2	3095	#define MPU_PERR0_GPIOTE_Msk (0x1UL << MPU_PERR0_GPIOTE_Pos) /!< Bit mask of GPIOTE field. /
Vincent Coubard	638:c90ae1400bf2	3096	#define MPU_PERR0_GPIOTE_InRegion1 (0UL) /!< Peripheral configured in region 1. /
Vincent Coubard	638:c90ae1400bf2	3097	#define MPU_PERR0_GPIOTE_InRegion0 (1UL) /!< Peripheral configured in region 0. /
Vincent Coubard	638:c90ae1400bf2	3098
Vincent Coubard	638:c90ae1400bf2	3099	/* Bit 4 : SPI1 and TWI1 region configuration. */
Vincent Coubard	638:c90ae1400bf2	3100	#define MPU_PERR0_SPI1_TWI1_Pos (4UL) /!< Position of SPI1_TWI1 field. /
Vincent Coubard	638:c90ae1400bf2	3101	#define MPU_PERR0_SPI1_TWI1_Msk (0x1UL << MPU_PERR0_SPI1_TWI1_Pos) /!< Bit mask of SPI1_TWI1 field. /
Vincent Coubard	638:c90ae1400bf2	3102	#define MPU_PERR0_SPI1_TWI1_InRegion1 (0UL) /!< Peripheral configured in region 1. /
Vincent Coubard	638:c90ae1400bf2	3103	#define MPU_PERR0_SPI1_TWI1_InRegion0 (1UL) /!< Peripheral configured in region 0. /
Vincent Coubard	638:c90ae1400bf2	3104
Vincent Coubard	638:c90ae1400bf2	3105	/* Bit 3 : SPI0 and TWI0 region configuration. */
Vincent Coubard	638:c90ae1400bf2	3106	#define MPU_PERR0_SPI0_TWI0_Pos (3UL) /!< Position of SPI0_TWI0 field. /
Vincent Coubard	638:c90ae1400bf2	3107	#define MPU_PERR0_SPI0_TWI0_Msk (0x1UL << MPU_PERR0_SPI0_TWI0_Pos) /!< Bit mask of SPI0_TWI0 field. /
Vincent Coubard	638:c90ae1400bf2	3108	#define MPU_PERR0_SPI0_TWI0_InRegion1 (0UL) /!< Peripheral configured in region 1. /
Vincent Coubard	638:c90ae1400bf2	3109	#define MPU_PERR0_SPI0_TWI0_InRegion0 (1UL) /!< Peripheral configured in region 0. /
Vincent Coubard	638:c90ae1400bf2	3110
Vincent Coubard	638:c90ae1400bf2	3111	/* Bit 2 : UART0 region configuration. */
Vincent Coubard	638:c90ae1400bf2	3112	#define MPU_PERR0_UART0_Pos (2UL) /!< Position of UART0 field. /
Vincent Coubard	638:c90ae1400bf2	3113	#define MPU_PERR0_UART0_Msk (0x1UL << MPU_PERR0_UART0_Pos) /!< Bit mask of UART0 field. /
Vincent Coubard	638:c90ae1400bf2	3114	#define MPU_PERR0_UART0_InRegion1 (0UL) /!< Peripheral configured in region 1. /
Vincent Coubard	638:c90ae1400bf2	3115	#define MPU_PERR0_UART0_InRegion0 (1UL) /!< Peripheral configured in region 0. /
Vincent Coubard	638:c90ae1400bf2	3116
Vincent Coubard	638:c90ae1400bf2	3117	/* Bit 1 : RADIO region configuration. */
Vincent Coubard	638:c90ae1400bf2	3118	#define MPU_PERR0_RADIO_Pos (1UL) /!< Position of RADIO field. /
Vincent Coubard	638:c90ae1400bf2	3119	#define MPU_PERR0_RADIO_Msk (0x1UL << MPU_PERR0_RADIO_Pos) /!< Bit mask of RADIO field. /
Vincent Coubard	638:c90ae1400bf2	3120	#define MPU_PERR0_RADIO_InRegion1 (0UL) /!< Peripheral configured in region 1. /
Vincent Coubard	638:c90ae1400bf2	3121	#define MPU_PERR0_RADIO_InRegion0 (1UL) /!< Peripheral configured in region 0. /
Vincent Coubard	638:c90ae1400bf2	3122
Vincent Coubard	638:c90ae1400bf2	3123	/* Bit 0 : POWER_CLOCK region configuration. */
Vincent Coubard	638:c90ae1400bf2	3124	#define MPU_PERR0_POWER_CLOCK_Pos (0UL) /!< Position of POWER_CLOCK field. /
Vincent Coubard	638:c90ae1400bf2	3125	#define MPU_PERR0_POWER_CLOCK_Msk (0x1UL << MPU_PERR0_POWER_CLOCK_Pos) /!< Bit mask of POWER_CLOCK field. /
Vincent Coubard	638:c90ae1400bf2	3126	#define MPU_PERR0_POWER_CLOCK_InRegion1 (0UL) /!< Peripheral configured in region 1. /
Vincent Coubard	638:c90ae1400bf2	3127	#define MPU_PERR0_POWER_CLOCK_InRegion0 (1UL) /!< Peripheral configured in region 0. /
Vincent Coubard	638:c90ae1400bf2	3128
Vincent Coubard	638:c90ae1400bf2	3129	/* Register: MPU_PROTENSET0 */
Vincent Coubard	638:c90ae1400bf2	3130	/* Description: Erase and write protection bit enable set register. */
Vincent Coubard	638:c90ae1400bf2	3131
Vincent Coubard	638:c90ae1400bf2	3132	/* Bit 31 : Protection enable for region 31. */
Vincent Coubard	638:c90ae1400bf2	3133	#define MPU_PROTENSET0_PROTREG31_Pos (31UL) /!< Position of PROTREG31 field. /
Vincent Coubard	638:c90ae1400bf2	3134	#define MPU_PROTENSET0_PROTREG31_Msk (0x1UL << MPU_PROTENSET0_PROTREG31_Pos) /!< Bit mask of PROTREG31 field. /
Vincent Coubard	638:c90ae1400bf2	3135	#define MPU_PROTENSET0_PROTREG31_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3136	#define MPU_PROTENSET0_PROTREG31_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3137	#define MPU_PROTENSET0_PROTREG31_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3138
Vincent Coubard	638:c90ae1400bf2	3139	/* Bit 30 : Protection enable for region 30. */
Vincent Coubard	638:c90ae1400bf2	3140	#define MPU_PROTENSET0_PROTREG30_Pos (30UL) /!< Position of PROTREG30 field. /
Vincent Coubard	638:c90ae1400bf2	3141	#define MPU_PROTENSET0_PROTREG30_Msk (0x1UL << MPU_PROTENSET0_PROTREG30_Pos) /!< Bit mask of PROTREG30 field. /
Vincent Coubard	638:c90ae1400bf2	3142	#define MPU_PROTENSET0_PROTREG30_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3143	#define MPU_PROTENSET0_PROTREG30_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3144	#define MPU_PROTENSET0_PROTREG30_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3145
Vincent Coubard	638:c90ae1400bf2	3146	/* Bit 29 : Protection enable for region 29. */
Vincent Coubard	638:c90ae1400bf2	3147	#define MPU_PROTENSET0_PROTREG29_Pos (29UL) /!< Position of PROTREG29 field. /
Vincent Coubard	638:c90ae1400bf2	3148	#define MPU_PROTENSET0_PROTREG29_Msk (0x1UL << MPU_PROTENSET0_PROTREG29_Pos) /!< Bit mask of PROTREG29 field. /
Vincent Coubard	638:c90ae1400bf2	3149	#define MPU_PROTENSET0_PROTREG29_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3150	#define MPU_PROTENSET0_PROTREG29_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3151	#define MPU_PROTENSET0_PROTREG29_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3152
Vincent Coubard	638:c90ae1400bf2	3153	/* Bit 28 : Protection enable for region 28. */
Vincent Coubard	638:c90ae1400bf2	3154	#define MPU_PROTENSET0_PROTREG28_Pos (28UL) /!< Position of PROTREG28 field. /
Vincent Coubard	638:c90ae1400bf2	3155	#define MPU_PROTENSET0_PROTREG28_Msk (0x1UL << MPU_PROTENSET0_PROTREG28_Pos) /!< Bit mask of PROTREG28 field. /
Vincent Coubard	638:c90ae1400bf2	3156	#define MPU_PROTENSET0_PROTREG28_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3157	#define MPU_PROTENSET0_PROTREG28_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3158	#define MPU_PROTENSET0_PROTREG28_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3159
Vincent Coubard	638:c90ae1400bf2	3160	/* Bit 27 : Protection enable for region 27. */
Vincent Coubard	638:c90ae1400bf2	3161	#define MPU_PROTENSET0_PROTREG27_Pos (27UL) /!< Position of PROTREG27 field. /
Vincent Coubard	638:c90ae1400bf2	3162	#define MPU_PROTENSET0_PROTREG27_Msk (0x1UL << MPU_PROTENSET0_PROTREG27_Pos) /!< Bit mask of PROTREG27 field. /
Vincent Coubard	638:c90ae1400bf2	3163	#define MPU_PROTENSET0_PROTREG27_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3164	#define MPU_PROTENSET0_PROTREG27_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3165	#define MPU_PROTENSET0_PROTREG27_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3166
Vincent Coubard	638:c90ae1400bf2	3167	/* Bit 26 : Protection enable for region 26. */
Vincent Coubard	638:c90ae1400bf2	3168	#define MPU_PROTENSET0_PROTREG26_Pos (26UL) /!< Position of PROTREG26 field. /
Vincent Coubard	638:c90ae1400bf2	3169	#define MPU_PROTENSET0_PROTREG26_Msk (0x1UL << MPU_PROTENSET0_PROTREG26_Pos) /!< Bit mask of PROTREG26 field. /
Vincent Coubard	638:c90ae1400bf2	3170	#define MPU_PROTENSET0_PROTREG26_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3171	#define MPU_PROTENSET0_PROTREG26_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3172	#define MPU_PROTENSET0_PROTREG26_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3173
Vincent Coubard	638:c90ae1400bf2	3174	/* Bit 25 : Protection enable for region 25. */
Vincent Coubard	638:c90ae1400bf2	3175	#define MPU_PROTENSET0_PROTREG25_Pos (25UL) /!< Position of PROTREG25 field. /
Vincent Coubard	638:c90ae1400bf2	3176	#define MPU_PROTENSET0_PROTREG25_Msk (0x1UL << MPU_PROTENSET0_PROTREG25_Pos) /!< Bit mask of PROTREG25 field. /
Vincent Coubard	638:c90ae1400bf2	3177	#define MPU_PROTENSET0_PROTREG25_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3178	#define MPU_PROTENSET0_PROTREG25_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3179	#define MPU_PROTENSET0_PROTREG25_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3180
Vincent Coubard	638:c90ae1400bf2	3181	/* Bit 24 : Protection enable for region 24. */
Vincent Coubard	638:c90ae1400bf2	3182	#define MPU_PROTENSET0_PROTREG24_Pos (24UL) /!< Position of PROTREG24 field. /
Vincent Coubard	638:c90ae1400bf2	3183	#define MPU_PROTENSET0_PROTREG24_Msk (0x1UL << MPU_PROTENSET0_PROTREG24_Pos) /!< Bit mask of PROTREG24 field. /
Vincent Coubard	638:c90ae1400bf2	3184	#define MPU_PROTENSET0_PROTREG24_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3185	#define MPU_PROTENSET0_PROTREG24_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3186	#define MPU_PROTENSET0_PROTREG24_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3187
Vincent Coubard	638:c90ae1400bf2	3188	/* Bit 23 : Protection enable for region 23. */
Vincent Coubard	638:c90ae1400bf2	3189	#define MPU_PROTENSET0_PROTREG23_Pos (23UL) /!< Position of PROTREG23 field. /
Vincent Coubard	638:c90ae1400bf2	3190	#define MPU_PROTENSET0_PROTREG23_Msk (0x1UL << MPU_PROTENSET0_PROTREG23_Pos) /!< Bit mask of PROTREG23 field. /
Vincent Coubard	638:c90ae1400bf2	3191	#define MPU_PROTENSET0_PROTREG23_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3192	#define MPU_PROTENSET0_PROTREG23_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3193	#define MPU_PROTENSET0_PROTREG23_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3194
Vincent Coubard	638:c90ae1400bf2	3195	/* Bit 22 : Protection enable for region 22. */
Vincent Coubard	638:c90ae1400bf2	3196	#define MPU_PROTENSET0_PROTREG22_Pos (22UL) /!< Position of PROTREG22 field. /
Vincent Coubard	638:c90ae1400bf2	3197	#define MPU_PROTENSET0_PROTREG22_Msk (0x1UL << MPU_PROTENSET0_PROTREG22_Pos) /!< Bit mask of PROTREG22 field. /
Vincent Coubard	638:c90ae1400bf2	3198	#define MPU_PROTENSET0_PROTREG22_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3199	#define MPU_PROTENSET0_PROTREG22_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3200	#define MPU_PROTENSET0_PROTREG22_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3201
Vincent Coubard	638:c90ae1400bf2	3202	/* Bit 21 : Protection enable for region 21. */
Vincent Coubard	638:c90ae1400bf2	3203	#define MPU_PROTENSET0_PROTREG21_Pos (21UL) /!< Position of PROTREG21 field. /
Vincent Coubard	638:c90ae1400bf2	3204	#define MPU_PROTENSET0_PROTREG21_Msk (0x1UL << MPU_PROTENSET0_PROTREG21_Pos) /!< Bit mask of PROTREG21 field. /
Vincent Coubard	638:c90ae1400bf2	3205	#define MPU_PROTENSET0_PROTREG21_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3206	#define MPU_PROTENSET0_PROTREG21_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3207	#define MPU_PROTENSET0_PROTREG21_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3208
Vincent Coubard	638:c90ae1400bf2	3209	/* Bit 20 : Protection enable for region 20. */
Vincent Coubard	638:c90ae1400bf2	3210	#define MPU_PROTENSET0_PROTREG20_Pos (20UL) /!< Position of PROTREG20 field. /
Vincent Coubard	638:c90ae1400bf2	3211	#define MPU_PROTENSET0_PROTREG20_Msk (0x1UL << MPU_PROTENSET0_PROTREG20_Pos) /!< Bit mask of PROTREG20 field. /
Vincent Coubard	638:c90ae1400bf2	3212	#define MPU_PROTENSET0_PROTREG20_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3213	#define MPU_PROTENSET0_PROTREG20_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3214	#define MPU_PROTENSET0_PROTREG20_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3215
Vincent Coubard	638:c90ae1400bf2	3216	/* Bit 19 : Protection enable for region 19. */
Vincent Coubard	638:c90ae1400bf2	3217	#define MPU_PROTENSET0_PROTREG19_Pos (19UL) /!< Position of PROTREG19 field. /
Vincent Coubard	638:c90ae1400bf2	3218	#define MPU_PROTENSET0_PROTREG19_Msk (0x1UL << MPU_PROTENSET0_PROTREG19_Pos) /!< Bit mask of PROTREG19 field. /
Vincent Coubard	638:c90ae1400bf2	3219	#define MPU_PROTENSET0_PROTREG19_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3220	#define MPU_PROTENSET0_PROTREG19_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3221	#define MPU_PROTENSET0_PROTREG19_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3222
Vincent Coubard	638:c90ae1400bf2	3223	/* Bit 18 : Protection enable for region 18. */
Vincent Coubard	638:c90ae1400bf2	3224	#define MPU_PROTENSET0_PROTREG18_Pos (18UL) /!< Position of PROTREG18 field. /
Vincent Coubard	638:c90ae1400bf2	3225	#define MPU_PROTENSET0_PROTREG18_Msk (0x1UL << MPU_PROTENSET0_PROTREG18_Pos) /!< Bit mask of PROTREG18 field. /
Vincent Coubard	638:c90ae1400bf2	3226	#define MPU_PROTENSET0_PROTREG18_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3227	#define MPU_PROTENSET0_PROTREG18_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3228	#define MPU_PROTENSET0_PROTREG18_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3229
Vincent Coubard	638:c90ae1400bf2	3230	/* Bit 17 : Protection enable for region 17. */
Vincent Coubard	638:c90ae1400bf2	3231	#define MPU_PROTENSET0_PROTREG17_Pos (17UL) /!< Position of PROTREG17 field. /
Vincent Coubard	638:c90ae1400bf2	3232	#define MPU_PROTENSET0_PROTREG17_Msk (0x1UL << MPU_PROTENSET0_PROTREG17_Pos) /!< Bit mask of PROTREG17 field. /
Vincent Coubard	638:c90ae1400bf2	3233	#define MPU_PROTENSET0_PROTREG17_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3234	#define MPU_PROTENSET0_PROTREG17_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3235	#define MPU_PROTENSET0_PROTREG17_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3236
Vincent Coubard	638:c90ae1400bf2	3237	/* Bit 16 : Protection enable for region 16. */
Vincent Coubard	638:c90ae1400bf2	3238	#define MPU_PROTENSET0_PROTREG16_Pos (16UL) /!< Position of PROTREG16 field. /
Vincent Coubard	638:c90ae1400bf2	3239	#define MPU_PROTENSET0_PROTREG16_Msk (0x1UL << MPU_PROTENSET0_PROTREG16_Pos) /!< Bit mask of PROTREG16 field. /
Vincent Coubard	638:c90ae1400bf2	3240	#define MPU_PROTENSET0_PROTREG16_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3241	#define MPU_PROTENSET0_PROTREG16_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3242	#define MPU_PROTENSET0_PROTREG16_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3243
Vincent Coubard	638:c90ae1400bf2	3244	/* Bit 15 : Protection enable for region 15. */
Vincent Coubard	638:c90ae1400bf2	3245	#define MPU_PROTENSET0_PROTREG15_Pos (15UL) /!< Position of PROTREG15 field. /
Vincent Coubard	638:c90ae1400bf2	3246	#define MPU_PROTENSET0_PROTREG15_Msk (0x1UL << MPU_PROTENSET0_PROTREG15_Pos) /!< Bit mask of PROTREG15 field. /
Vincent Coubard	638:c90ae1400bf2	3247	#define MPU_PROTENSET0_PROTREG15_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3248	#define MPU_PROTENSET0_PROTREG15_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3249	#define MPU_PROTENSET0_PROTREG15_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3250
Vincent Coubard	638:c90ae1400bf2	3251	/* Bit 14 : Protection enable for region 14. */
Vincent Coubard	638:c90ae1400bf2	3252	#define MPU_PROTENSET0_PROTREG14_Pos (14UL) /!< Position of PROTREG14 field. /
Vincent Coubard	638:c90ae1400bf2	3253	#define MPU_PROTENSET0_PROTREG14_Msk (0x1UL << MPU_PROTENSET0_PROTREG14_Pos) /!< Bit mask of PROTREG14 field. /
Vincent Coubard	638:c90ae1400bf2	3254	#define MPU_PROTENSET0_PROTREG14_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3255	#define MPU_PROTENSET0_PROTREG14_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3256	#define MPU_PROTENSET0_PROTREG14_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3257
Vincent Coubard	638:c90ae1400bf2	3258	/* Bit 13 : Protection enable for region 13. */
Vincent Coubard	638:c90ae1400bf2	3259	#define MPU_PROTENSET0_PROTREG13_Pos (13UL) /!< Position of PROTREG13 field. /
Vincent Coubard	638:c90ae1400bf2	3260	#define MPU_PROTENSET0_PROTREG13_Msk (0x1UL << MPU_PROTENSET0_PROTREG13_Pos) /!< Bit mask of PROTREG13 field. /
Vincent Coubard	638:c90ae1400bf2	3261	#define MPU_PROTENSET0_PROTREG13_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3262	#define MPU_PROTENSET0_PROTREG13_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3263	#define MPU_PROTENSET0_PROTREG13_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3264
Vincent Coubard	638:c90ae1400bf2	3265	/* Bit 12 : Protection enable for region 12. */
Vincent Coubard	638:c90ae1400bf2	3266	#define MPU_PROTENSET0_PROTREG12_Pos (12UL) /!< Position of PROTREG12 field. /
Vincent Coubard	638:c90ae1400bf2	3267	#define MPU_PROTENSET0_PROTREG12_Msk (0x1UL << MPU_PROTENSET0_PROTREG12_Pos) /!< Bit mask of PROTREG12 field. /
Vincent Coubard	638:c90ae1400bf2	3268	#define MPU_PROTENSET0_PROTREG12_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3269	#define MPU_PROTENSET0_PROTREG12_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3270	#define MPU_PROTENSET0_PROTREG12_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3271
Vincent Coubard	638:c90ae1400bf2	3272	/* Bit 11 : Protection enable for region 11. */
Vincent Coubard	638:c90ae1400bf2	3273	#define MPU_PROTENSET0_PROTREG11_Pos (11UL) /!< Position of PROTREG11 field. /
Vincent Coubard	638:c90ae1400bf2	3274	#define MPU_PROTENSET0_PROTREG11_Msk (0x1UL << MPU_PROTENSET0_PROTREG11_Pos) /!< Bit mask of PROTREG11 field. /
Vincent Coubard	638:c90ae1400bf2	3275	#define MPU_PROTENSET0_PROTREG11_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3276	#define MPU_PROTENSET0_PROTREG11_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3277	#define MPU_PROTENSET0_PROTREG11_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3278
Vincent Coubard	638:c90ae1400bf2	3279	/* Bit 10 : Protection enable for region 10. */
Vincent Coubard	638:c90ae1400bf2	3280	#define MPU_PROTENSET0_PROTREG10_Pos (10UL) /!< Position of PROTREG10 field. /
Vincent Coubard	638:c90ae1400bf2	3281	#define MPU_PROTENSET0_PROTREG10_Msk (0x1UL << MPU_PROTENSET0_PROTREG10_Pos) /!< Bit mask of PROTREG10 field. /
Vincent Coubard	638:c90ae1400bf2	3282	#define MPU_PROTENSET0_PROTREG10_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3283	#define MPU_PROTENSET0_PROTREG10_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3284	#define MPU_PROTENSET0_PROTREG10_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3285
Vincent Coubard	638:c90ae1400bf2	3286	/* Bit 9 : Protection enable for region 9. */
Vincent Coubard	638:c90ae1400bf2	3287	#define MPU_PROTENSET0_PROTREG9_Pos (9UL) /!< Position of PROTREG9 field. /
Vincent Coubard	638:c90ae1400bf2	3288	#define MPU_PROTENSET0_PROTREG9_Msk (0x1UL << MPU_PROTENSET0_PROTREG9_Pos) /!< Bit mask of PROTREG9 field. /
Vincent Coubard	638:c90ae1400bf2	3289	#define MPU_PROTENSET0_PROTREG9_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3290	#define MPU_PROTENSET0_PROTREG9_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3291	#define MPU_PROTENSET0_PROTREG9_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3292
Vincent Coubard	638:c90ae1400bf2	3293	/* Bit 8 : Protection enable for region 8. */
Vincent Coubard	638:c90ae1400bf2	3294	#define MPU_PROTENSET0_PROTREG8_Pos (8UL) /!< Position of PROTREG8 field. /
Vincent Coubard	638:c90ae1400bf2	3295	#define MPU_PROTENSET0_PROTREG8_Msk (0x1UL << MPU_PROTENSET0_PROTREG8_Pos) /!< Bit mask of PROTREG8 field. /
Vincent Coubard	638:c90ae1400bf2	3296	#define MPU_PROTENSET0_PROTREG8_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3297	#define MPU_PROTENSET0_PROTREG8_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3298	#define MPU_PROTENSET0_PROTREG8_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3299
Vincent Coubard	638:c90ae1400bf2	3300	/* Bit 7 : Protection enable for region 7. */
Vincent Coubard	638:c90ae1400bf2	3301	#define MPU_PROTENSET0_PROTREG7_Pos (7UL) /!< Position of PROTREG7 field. /
Vincent Coubard	638:c90ae1400bf2	3302	#define MPU_PROTENSET0_PROTREG7_Msk (0x1UL << MPU_PROTENSET0_PROTREG7_Pos) /!< Bit mask of PROTREG7 field. /
Vincent Coubard	638:c90ae1400bf2	3303	#define MPU_PROTENSET0_PROTREG7_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3304	#define MPU_PROTENSET0_PROTREG7_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3305	#define MPU_PROTENSET0_PROTREG7_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3306
Vincent Coubard	638:c90ae1400bf2	3307	/* Bit 6 : Protection enable for region 6. */
Vincent Coubard	638:c90ae1400bf2	3308	#define MPU_PROTENSET0_PROTREG6_Pos (6UL) /!< Position of PROTREG6 field. /
Vincent Coubard	638:c90ae1400bf2	3309	#define MPU_PROTENSET0_PROTREG6_Msk (0x1UL << MPU_PROTENSET0_PROTREG6_Pos) /!< Bit mask of PROTREG6 field. /
Vincent Coubard	638:c90ae1400bf2	3310	#define MPU_PROTENSET0_PROTREG6_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3311	#define MPU_PROTENSET0_PROTREG6_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3312	#define MPU_PROTENSET0_PROTREG6_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3313
Vincent Coubard	638:c90ae1400bf2	3314	/* Bit 5 : Protection enable for region 5. */
Vincent Coubard	638:c90ae1400bf2	3315	#define MPU_PROTENSET0_PROTREG5_Pos (5UL) /!< Position of PROTREG5 field. /
Vincent Coubard	638:c90ae1400bf2	3316	#define MPU_PROTENSET0_PROTREG5_Msk (0x1UL << MPU_PROTENSET0_PROTREG5_Pos) /!< Bit mask of PROTREG5 field. /
Vincent Coubard	638:c90ae1400bf2	3317	#define MPU_PROTENSET0_PROTREG5_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3318	#define MPU_PROTENSET0_PROTREG5_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3319	#define MPU_PROTENSET0_PROTREG5_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3320
Vincent Coubard	638:c90ae1400bf2	3321	/* Bit 4 : Protection enable for region 4. */
Vincent Coubard	638:c90ae1400bf2	3322	#define MPU_PROTENSET0_PROTREG4_Pos (4UL) /!< Position of PROTREG4 field. /
Vincent Coubard	638:c90ae1400bf2	3323	#define MPU_PROTENSET0_PROTREG4_Msk (0x1UL << MPU_PROTENSET0_PROTREG4_Pos) /!< Bit mask of PROTREG4 field. /
Vincent Coubard	638:c90ae1400bf2	3324	#define MPU_PROTENSET0_PROTREG4_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3325	#define MPU_PROTENSET0_PROTREG4_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3326	#define MPU_PROTENSET0_PROTREG4_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3327
Vincent Coubard	638:c90ae1400bf2	3328	/* Bit 3 : Protection enable for region 3. */
Vincent Coubard	638:c90ae1400bf2	3329	#define MPU_PROTENSET0_PROTREG3_Pos (3UL) /!< Position of PROTREG3 field. /
Vincent Coubard	638:c90ae1400bf2	3330	#define MPU_PROTENSET0_PROTREG3_Msk (0x1UL << MPU_PROTENSET0_PROTREG3_Pos) /!< Bit mask of PROTREG3 field. /
Vincent Coubard	638:c90ae1400bf2	3331	#define MPU_PROTENSET0_PROTREG3_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3332	#define MPU_PROTENSET0_PROTREG3_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3333	#define MPU_PROTENSET0_PROTREG3_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3334
Vincent Coubard	638:c90ae1400bf2	3335	/* Bit 2 : Protection enable for region 2. */
Vincent Coubard	638:c90ae1400bf2	3336	#define MPU_PROTENSET0_PROTREG2_Pos (2UL) /!< Position of PROTREG2 field. /
Vincent Coubard	638:c90ae1400bf2	3337	#define MPU_PROTENSET0_PROTREG2_Msk (0x1UL << MPU_PROTENSET0_PROTREG2_Pos) /!< Bit mask of PROTREG2 field. /
Vincent Coubard	638:c90ae1400bf2	3338	#define MPU_PROTENSET0_PROTREG2_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3339	#define MPU_PROTENSET0_PROTREG2_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3340	#define MPU_PROTENSET0_PROTREG2_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3341
Vincent Coubard	638:c90ae1400bf2	3342	/* Bit 1 : Protection enable for region 1. */
Vincent Coubard	638:c90ae1400bf2	3343	#define MPU_PROTENSET0_PROTREG1_Pos (1UL) /!< Position of PROTREG1 field. /
Vincent Coubard	638:c90ae1400bf2	3344	#define MPU_PROTENSET0_PROTREG1_Msk (0x1UL << MPU_PROTENSET0_PROTREG1_Pos) /!< Bit mask of PROTREG1 field. /
Vincent Coubard	638:c90ae1400bf2	3345	#define MPU_PROTENSET0_PROTREG1_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3346	#define MPU_PROTENSET0_PROTREG1_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3347	#define MPU_PROTENSET0_PROTREG1_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3348
Vincent Coubard	638:c90ae1400bf2	3349	/* Bit 0 : Protection enable for region 0. */
Vincent Coubard	638:c90ae1400bf2	3350	#define MPU_PROTENSET0_PROTREG0_Pos (0UL) /!< Position of PROTREG0 field. /
Vincent Coubard	638:c90ae1400bf2	3351	#define MPU_PROTENSET0_PROTREG0_Msk (0x1UL << MPU_PROTENSET0_PROTREG0_Pos) /!< Bit mask of PROTREG0 field. /
Vincent Coubard	638:c90ae1400bf2	3352	#define MPU_PROTENSET0_PROTREG0_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3353	#define MPU_PROTENSET0_PROTREG0_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3354	#define MPU_PROTENSET0_PROTREG0_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3355
Vincent Coubard	638:c90ae1400bf2	3356	/* Register: MPU_PROTENSET1 */
Vincent Coubard	638:c90ae1400bf2	3357	/* Description: Erase and write protection bit enable set register. */
Vincent Coubard	638:c90ae1400bf2	3358
Vincent Coubard	638:c90ae1400bf2	3359	/* Bit 31 : Protection enable for region 63. */
Vincent Coubard	638:c90ae1400bf2	3360	#define MPU_PROTENSET1_PROTREG63_Pos (31UL) /!< Position of PROTREG63 field. /
Vincent Coubard	638:c90ae1400bf2	3361	#define MPU_PROTENSET1_PROTREG63_Msk (0x1UL << MPU_PROTENSET1_PROTREG63_Pos) /!< Bit mask of PROTREG63 field. /
Vincent Coubard	638:c90ae1400bf2	3362	#define MPU_PROTENSET1_PROTREG63_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3363	#define MPU_PROTENSET1_PROTREG63_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3364	#define MPU_PROTENSET1_PROTREG63_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3365
Vincent Coubard	638:c90ae1400bf2	3366	/* Bit 30 : Protection enable for region 62. */
Vincent Coubard	638:c90ae1400bf2	3367	#define MPU_PROTENSET1_PROTREG62_Pos (30UL) /!< Position of PROTREG62 field. /
Vincent Coubard	638:c90ae1400bf2	3368	#define MPU_PROTENSET1_PROTREG62_Msk (0x1UL << MPU_PROTENSET1_PROTREG62_Pos) /!< Bit mask of PROTREG62 field. /
Vincent Coubard	638:c90ae1400bf2	3369	#define MPU_PROTENSET1_PROTREG62_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3370	#define MPU_PROTENSET1_PROTREG62_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3371	#define MPU_PROTENSET1_PROTREG62_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3372
Vincent Coubard	638:c90ae1400bf2	3373	/* Bit 29 : Protection enable for region 61. */
Vincent Coubard	638:c90ae1400bf2	3374	#define MPU_PROTENSET1_PROTREG61_Pos (29UL) /!< Position of PROTREG61 field. /
Vincent Coubard	638:c90ae1400bf2	3375	#define MPU_PROTENSET1_PROTREG61_Msk (0x1UL << MPU_PROTENSET1_PROTREG61_Pos) /!< Bit mask of PROTREG61 field. /
Vincent Coubard	638:c90ae1400bf2	3376	#define MPU_PROTENSET1_PROTREG61_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3377	#define MPU_PROTENSET1_PROTREG61_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3378	#define MPU_PROTENSET1_PROTREG61_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3379
Vincent Coubard	638:c90ae1400bf2	3380	/* Bit 28 : Protection enable for region 60. */
Vincent Coubard	638:c90ae1400bf2	3381	#define MPU_PROTENSET1_PROTREG60_Pos (28UL) /!< Position of PROTREG60 field. /
Vincent Coubard	638:c90ae1400bf2	3382	#define MPU_PROTENSET1_PROTREG60_Msk (0x1UL << MPU_PROTENSET1_PROTREG60_Pos) /!< Bit mask of PROTREG60 field. /
Vincent Coubard	638:c90ae1400bf2	3383	#define MPU_PROTENSET1_PROTREG60_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3384	#define MPU_PROTENSET1_PROTREG60_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3385	#define MPU_PROTENSET1_PROTREG60_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3386
Vincent Coubard	638:c90ae1400bf2	3387	/* Bit 27 : Protection enable for region 59. */
Vincent Coubard	638:c90ae1400bf2	3388	#define MPU_PROTENSET1_PROTREG59_Pos (27UL) /!< Position of PROTREG59 field. /
Vincent Coubard	638:c90ae1400bf2	3389	#define MPU_PROTENSET1_PROTREG59_Msk (0x1UL << MPU_PROTENSET1_PROTREG59_Pos) /!< Bit mask of PROTREG59 field. /
Vincent Coubard	638:c90ae1400bf2	3390	#define MPU_PROTENSET1_PROTREG59_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3391	#define MPU_PROTENSET1_PROTREG59_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3392	#define MPU_PROTENSET1_PROTREG59_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3393
Vincent Coubard	638:c90ae1400bf2	3394	/* Bit 26 : Protection enable for region 58. */
Vincent Coubard	638:c90ae1400bf2	3395	#define MPU_PROTENSET1_PROTREG58_Pos (26UL) /!< Position of PROTREG58 field. /
Vincent Coubard	638:c90ae1400bf2	3396	#define MPU_PROTENSET1_PROTREG58_Msk (0x1UL << MPU_PROTENSET1_PROTREG58_Pos) /!< Bit mask of PROTREG58 field. /
Vincent Coubard	638:c90ae1400bf2	3397	#define MPU_PROTENSET1_PROTREG58_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3398	#define MPU_PROTENSET1_PROTREG58_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3399	#define MPU_PROTENSET1_PROTREG58_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3400
Vincent Coubard	638:c90ae1400bf2	3401	/* Bit 25 : Protection enable for region 57. */
Vincent Coubard	638:c90ae1400bf2	3402	#define MPU_PROTENSET1_PROTREG57_Pos (25UL) /!< Position of PROTREG57 field. /
Vincent Coubard	638:c90ae1400bf2	3403	#define MPU_PROTENSET1_PROTREG57_Msk (0x1UL << MPU_PROTENSET1_PROTREG57_Pos) /!< Bit mask of PROTREG57 field. /
Vincent Coubard	638:c90ae1400bf2	3404	#define MPU_PROTENSET1_PROTREG57_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3405	#define MPU_PROTENSET1_PROTREG57_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3406	#define MPU_PROTENSET1_PROTREG57_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3407
Vincent Coubard	638:c90ae1400bf2	3408	/* Bit 24 : Protection enable for region 56. */
Vincent Coubard	638:c90ae1400bf2	3409	#define MPU_PROTENSET1_PROTREG56_Pos (24UL) /!< Position of PROTREG56 field. /
Vincent Coubard	638:c90ae1400bf2	3410	#define MPU_PROTENSET1_PROTREG56_Msk (0x1UL << MPU_PROTENSET1_PROTREG56_Pos) /!< Bit mask of PROTREG56 field. /
Vincent Coubard	638:c90ae1400bf2	3411	#define MPU_PROTENSET1_PROTREG56_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3412	#define MPU_PROTENSET1_PROTREG56_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3413	#define MPU_PROTENSET1_PROTREG56_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3414
Vincent Coubard	638:c90ae1400bf2	3415	/* Bit 23 : Protection enable for region 55. */
Vincent Coubard	638:c90ae1400bf2	3416	#define MPU_PROTENSET1_PROTREG55_Pos (23UL) /!< Position of PROTREG55 field. /
Vincent Coubard	638:c90ae1400bf2	3417	#define MPU_PROTENSET1_PROTREG55_Msk (0x1UL << MPU_PROTENSET1_PROTREG55_Pos) /!< Bit mask of PROTREG55 field. /
Vincent Coubard	638:c90ae1400bf2	3418	#define MPU_PROTENSET1_PROTREG55_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3419	#define MPU_PROTENSET1_PROTREG55_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3420	#define MPU_PROTENSET1_PROTREG55_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3421
Vincent Coubard	638:c90ae1400bf2	3422	/* Bit 22 : Protection enable for region 54. */
Vincent Coubard	638:c90ae1400bf2	3423	#define MPU_PROTENSET1_PROTREG54_Pos (22UL) /!< Position of PROTREG54 field. /
Vincent Coubard	638:c90ae1400bf2	3424	#define MPU_PROTENSET1_PROTREG54_Msk (0x1UL << MPU_PROTENSET1_PROTREG54_Pos) /!< Bit mask of PROTREG54 field. /
Vincent Coubard	638:c90ae1400bf2	3425	#define MPU_PROTENSET1_PROTREG54_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3426	#define MPU_PROTENSET1_PROTREG54_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3427	#define MPU_PROTENSET1_PROTREG54_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3428
Vincent Coubard	638:c90ae1400bf2	3429	/* Bit 21 : Protection enable for region 53. */
Vincent Coubard	638:c90ae1400bf2	3430	#define MPU_PROTENSET1_PROTREG53_Pos (21UL) /!< Position of PROTREG53 field. /
Vincent Coubard	638:c90ae1400bf2	3431	#define MPU_PROTENSET1_PROTREG53_Msk (0x1UL << MPU_PROTENSET1_PROTREG53_Pos) /!< Bit mask of PROTREG53 field. /
Vincent Coubard	638:c90ae1400bf2	3432	#define MPU_PROTENSET1_PROTREG53_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3433	#define MPU_PROTENSET1_PROTREG53_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3434	#define MPU_PROTENSET1_PROTREG53_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3435
Vincent Coubard	638:c90ae1400bf2	3436	/* Bit 20 : Protection enable for region 52. */
Vincent Coubard	638:c90ae1400bf2	3437	#define MPU_PROTENSET1_PROTREG52_Pos (20UL) /!< Position of PROTREG52 field. /
Vincent Coubard	638:c90ae1400bf2	3438	#define MPU_PROTENSET1_PROTREG52_Msk (0x1UL << MPU_PROTENSET1_PROTREG52_Pos) /!< Bit mask of PROTREG52 field. /
Vincent Coubard	638:c90ae1400bf2	3439	#define MPU_PROTENSET1_PROTREG52_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3440	#define MPU_PROTENSET1_PROTREG52_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3441	#define MPU_PROTENSET1_PROTREG52_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3442
Vincent Coubard	638:c90ae1400bf2	3443	/* Bit 19 : Protection enable for region 51. */
Vincent Coubard	638:c90ae1400bf2	3444	#define MPU_PROTENSET1_PROTREG51_Pos (19UL) /!< Position of PROTREG51 field. /
Vincent Coubard	638:c90ae1400bf2	3445	#define MPU_PROTENSET1_PROTREG51_Msk (0x1UL << MPU_PROTENSET1_PROTREG51_Pos) /!< Bit mask of PROTREG51 field. /
Vincent Coubard	638:c90ae1400bf2	3446	#define MPU_PROTENSET1_PROTREG51_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3447	#define MPU_PROTENSET1_PROTREG51_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3448	#define MPU_PROTENSET1_PROTREG51_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3449
Vincent Coubard	638:c90ae1400bf2	3450	/* Bit 18 : Protection enable for region 50. */
Vincent Coubard	638:c90ae1400bf2	3451	#define MPU_PROTENSET1_PROTREG50_Pos (18UL) /!< Position of PROTREG50 field. /
Vincent Coubard	638:c90ae1400bf2	3452	#define MPU_PROTENSET1_PROTREG50_Msk (0x1UL << MPU_PROTENSET1_PROTREG50_Pos) /!< Bit mask of PROTREG50 field. /
Vincent Coubard	638:c90ae1400bf2	3453	#define MPU_PROTENSET1_PROTREG50_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3454	#define MPU_PROTENSET1_PROTREG50_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3455	#define MPU_PROTENSET1_PROTREG50_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3456
Vincent Coubard	638:c90ae1400bf2	3457	/* Bit 17 : Protection enable for region 49. */
Vincent Coubard	638:c90ae1400bf2	3458	#define MPU_PROTENSET1_PROTREG49_Pos (17UL) /!< Position of PROTREG49 field. /
Vincent Coubard	638:c90ae1400bf2	3459	#define MPU_PROTENSET1_PROTREG49_Msk (0x1UL << MPU_PROTENSET1_PROTREG49_Pos) /!< Bit mask of PROTREG49 field. /
Vincent Coubard	638:c90ae1400bf2	3460	#define MPU_PROTENSET1_PROTREG49_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3461	#define MPU_PROTENSET1_PROTREG49_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3462	#define MPU_PROTENSET1_PROTREG49_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3463
Vincent Coubard	638:c90ae1400bf2	3464	/* Bit 16 : Protection enable for region 48. */
Vincent Coubard	638:c90ae1400bf2	3465	#define MPU_PROTENSET1_PROTREG48_Pos (16UL) /!< Position of PROTREG48 field. /
Vincent Coubard	638:c90ae1400bf2	3466	#define MPU_PROTENSET1_PROTREG48_Msk (0x1UL << MPU_PROTENSET1_PROTREG48_Pos) /!< Bit mask of PROTREG48 field. /
Vincent Coubard	638:c90ae1400bf2	3467	#define MPU_PROTENSET1_PROTREG48_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3468	#define MPU_PROTENSET1_PROTREG48_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3469	#define MPU_PROTENSET1_PROTREG48_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3470
Vincent Coubard	638:c90ae1400bf2	3471	/* Bit 15 : Protection enable for region 47. */
Vincent Coubard	638:c90ae1400bf2	3472	#define MPU_PROTENSET1_PROTREG47_Pos (15UL) /!< Position of PROTREG47 field. /
Vincent Coubard	638:c90ae1400bf2	3473	#define MPU_PROTENSET1_PROTREG47_Msk (0x1UL << MPU_PROTENSET1_PROTREG47_Pos) /!< Bit mask of PROTREG47 field. /
Vincent Coubard	638:c90ae1400bf2	3474	#define MPU_PROTENSET1_PROTREG47_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3475	#define MPU_PROTENSET1_PROTREG47_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3476	#define MPU_PROTENSET1_PROTREG47_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3477
Vincent Coubard	638:c90ae1400bf2	3478	/* Bit 14 : Protection enable for region 46. */
Vincent Coubard	638:c90ae1400bf2	3479	#define MPU_PROTENSET1_PROTREG46_Pos (14UL) /!< Position of PROTREG46 field. /
Vincent Coubard	638:c90ae1400bf2	3480	#define MPU_PROTENSET1_PROTREG46_Msk (0x1UL << MPU_PROTENSET1_PROTREG46_Pos) /!< Bit mask of PROTREG46 field. /
Vincent Coubard	638:c90ae1400bf2	3481	#define MPU_PROTENSET1_PROTREG46_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3482	#define MPU_PROTENSET1_PROTREG46_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3483	#define MPU_PROTENSET1_PROTREG46_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3484
Vincent Coubard	638:c90ae1400bf2	3485	/* Bit 13 : Protection enable for region 45. */
Vincent Coubard	638:c90ae1400bf2	3486	#define MPU_PROTENSET1_PROTREG45_Pos (13UL) /!< Position of PROTREG45 field. /
Vincent Coubard	638:c90ae1400bf2	3487	#define MPU_PROTENSET1_PROTREG45_Msk (0x1UL << MPU_PROTENSET1_PROTREG45_Pos) /!< Bit mask of PROTREG45 field. /
Vincent Coubard	638:c90ae1400bf2	3488	#define MPU_PROTENSET1_PROTREG45_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3489	#define MPU_PROTENSET1_PROTREG45_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3490	#define MPU_PROTENSET1_PROTREG45_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3491
Vincent Coubard	638:c90ae1400bf2	3492	/* Bit 12 : Protection enable for region 44. */
Vincent Coubard	638:c90ae1400bf2	3493	#define MPU_PROTENSET1_PROTREG44_Pos (12UL) /!< Position of PROTREG44 field. /
Vincent Coubard	638:c90ae1400bf2	3494	#define MPU_PROTENSET1_PROTREG44_Msk (0x1UL << MPU_PROTENSET1_PROTREG44_Pos) /!< Bit mask of PROTREG44 field. /
Vincent Coubard	638:c90ae1400bf2	3495	#define MPU_PROTENSET1_PROTREG44_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3496	#define MPU_PROTENSET1_PROTREG44_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3497	#define MPU_PROTENSET1_PROTREG44_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3498
Vincent Coubard	638:c90ae1400bf2	3499	/* Bit 11 : Protection enable for region 43. */
Vincent Coubard	638:c90ae1400bf2	3500	#define MPU_PROTENSET1_PROTREG43_Pos (11UL) /!< Position of PROTREG43 field. /
Vincent Coubard	638:c90ae1400bf2	3501	#define MPU_PROTENSET1_PROTREG43_Msk (0x1UL << MPU_PROTENSET1_PROTREG43_Pos) /!< Bit mask of PROTREG43 field. /
Vincent Coubard	638:c90ae1400bf2	3502	#define MPU_PROTENSET1_PROTREG43_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3503	#define MPU_PROTENSET1_PROTREG43_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3504	#define MPU_PROTENSET1_PROTREG43_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3505
Vincent Coubard	638:c90ae1400bf2	3506	/* Bit 10 : Protection enable for region 42. */
Vincent Coubard	638:c90ae1400bf2	3507	#define MPU_PROTENSET1_PROTREG42_Pos (10UL) /!< Position of PROTREG42 field. /
Vincent Coubard	638:c90ae1400bf2	3508	#define MPU_PROTENSET1_PROTREG42_Msk (0x1UL << MPU_PROTENSET1_PROTREG42_Pos) /!< Bit mask of PROTREG42 field. /
Vincent Coubard	638:c90ae1400bf2	3509	#define MPU_PROTENSET1_PROTREG42_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3510	#define MPU_PROTENSET1_PROTREG42_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3511	#define MPU_PROTENSET1_PROTREG42_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3512
Vincent Coubard	638:c90ae1400bf2	3513	/* Bit 9 : Protection enable for region 41. */
Vincent Coubard	638:c90ae1400bf2	3514	#define MPU_PROTENSET1_PROTREG41_Pos (9UL) /!< Position of PROTREG41 field. /
Vincent Coubard	638:c90ae1400bf2	3515	#define MPU_PROTENSET1_PROTREG41_Msk (0x1UL << MPU_PROTENSET1_PROTREG41_Pos) /!< Bit mask of PROTREG41 field. /
Vincent Coubard	638:c90ae1400bf2	3516	#define MPU_PROTENSET1_PROTREG41_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3517	#define MPU_PROTENSET1_PROTREG41_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3518	#define MPU_PROTENSET1_PROTREG41_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3519
Vincent Coubard	638:c90ae1400bf2	3520	/* Bit 8 : Protection enable for region 40. */
Vincent Coubard	638:c90ae1400bf2	3521	#define MPU_PROTENSET1_PROTREG40_Pos (8UL) /!< Position of PROTREG40 field. /
Vincent Coubard	638:c90ae1400bf2	3522	#define MPU_PROTENSET1_PROTREG40_Msk (0x1UL << MPU_PROTENSET1_PROTREG40_Pos) /!< Bit mask of PROTREG40 field. /
Vincent Coubard	638:c90ae1400bf2	3523	#define MPU_PROTENSET1_PROTREG40_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3524	#define MPU_PROTENSET1_PROTREG40_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3525	#define MPU_PROTENSET1_PROTREG40_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3526
Vincent Coubard	638:c90ae1400bf2	3527	/* Bit 7 : Protection enable for region 39. */
Vincent Coubard	638:c90ae1400bf2	3528	#define MPU_PROTENSET1_PROTREG39_Pos (7UL) /!< Position of PROTREG39 field. /
Vincent Coubard	638:c90ae1400bf2	3529	#define MPU_PROTENSET1_PROTREG39_Msk (0x1UL << MPU_PROTENSET1_PROTREG39_Pos) /!< Bit mask of PROTREG39 field. /
Vincent Coubard	638:c90ae1400bf2	3530	#define MPU_PROTENSET1_PROTREG39_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3531	#define MPU_PROTENSET1_PROTREG39_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3532	#define MPU_PROTENSET1_PROTREG39_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3533
Vincent Coubard	638:c90ae1400bf2	3534	/* Bit 6 : Protection enable for region 38. */
Vincent Coubard	638:c90ae1400bf2	3535	#define MPU_PROTENSET1_PROTREG38_Pos (6UL) /!< Position of PROTREG38 field. /
Vincent Coubard	638:c90ae1400bf2	3536	#define MPU_PROTENSET1_PROTREG38_Msk (0x1UL << MPU_PROTENSET1_PROTREG38_Pos) /!< Bit mask of PROTREG38 field. /
Vincent Coubard	638:c90ae1400bf2	3537	#define MPU_PROTENSET1_PROTREG38_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3538	#define MPU_PROTENSET1_PROTREG38_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3539	#define MPU_PROTENSET1_PROTREG38_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3540
Vincent Coubard	638:c90ae1400bf2	3541	/* Bit 5 : Protection enable for region 37. */
Vincent Coubard	638:c90ae1400bf2	3542	#define MPU_PROTENSET1_PROTREG37_Pos (5UL) /!< Position of PROTREG37 field. /
Vincent Coubard	638:c90ae1400bf2	3543	#define MPU_PROTENSET1_PROTREG37_Msk (0x1UL << MPU_PROTENSET1_PROTREG37_Pos) /!< Bit mask of PROTREG37 field. /
Vincent Coubard	638:c90ae1400bf2	3544	#define MPU_PROTENSET1_PROTREG37_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3545	#define MPU_PROTENSET1_PROTREG37_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3546	#define MPU_PROTENSET1_PROTREG37_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3547
Vincent Coubard	638:c90ae1400bf2	3548	/* Bit 4 : Protection enable for region 36. */
Vincent Coubard	638:c90ae1400bf2	3549	#define MPU_PROTENSET1_PROTREG36_Pos (4UL) /!< Position of PROTREG36 field. /
Vincent Coubard	638:c90ae1400bf2	3550	#define MPU_PROTENSET1_PROTREG36_Msk (0x1UL << MPU_PROTENSET1_PROTREG36_Pos) /!< Bit mask of PROTREG36 field. /
Vincent Coubard	638:c90ae1400bf2	3551	#define MPU_PROTENSET1_PROTREG36_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3552	#define MPU_PROTENSET1_PROTREG36_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3553	#define MPU_PROTENSET1_PROTREG36_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3554
Vincent Coubard	638:c90ae1400bf2	3555	/* Bit 3 : Protection enable for region 35. */
Vincent Coubard	638:c90ae1400bf2	3556	#define MPU_PROTENSET1_PROTREG35_Pos (3UL) /!< Position of PROTREG35 field. /
Vincent Coubard	638:c90ae1400bf2	3557	#define MPU_PROTENSET1_PROTREG35_Msk (0x1UL << MPU_PROTENSET1_PROTREG35_Pos) /!< Bit mask of PROTREG35 field. /
Vincent Coubard	638:c90ae1400bf2	3558	#define MPU_PROTENSET1_PROTREG35_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3559	#define MPU_PROTENSET1_PROTREG35_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3560	#define MPU_PROTENSET1_PROTREG35_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3561
Vincent Coubard	638:c90ae1400bf2	3562	/* Bit 2 : Protection enable for region 34. */
Vincent Coubard	638:c90ae1400bf2	3563	#define MPU_PROTENSET1_PROTREG34_Pos (2UL) /!< Position of PROTREG34 field. /
Vincent Coubard	638:c90ae1400bf2	3564	#define MPU_PROTENSET1_PROTREG34_Msk (0x1UL << MPU_PROTENSET1_PROTREG34_Pos) /!< Bit mask of PROTREG34 field. /
Vincent Coubard	638:c90ae1400bf2	3565	#define MPU_PROTENSET1_PROTREG34_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3566	#define MPU_PROTENSET1_PROTREG34_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3567	#define MPU_PROTENSET1_PROTREG34_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3568
Vincent Coubard	638:c90ae1400bf2	3569	/* Bit 1 : Protection enable for region 33. */
Vincent Coubard	638:c90ae1400bf2	3570	#define MPU_PROTENSET1_PROTREG33_Pos (1UL) /!< Position of PROTREG33 field. /
Vincent Coubard	638:c90ae1400bf2	3571	#define MPU_PROTENSET1_PROTREG33_Msk (0x1UL << MPU_PROTENSET1_PROTREG33_Pos) /!< Bit mask of PROTREG33 field. /
Vincent Coubard	638:c90ae1400bf2	3572	#define MPU_PROTENSET1_PROTREG33_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3573	#define MPU_PROTENSET1_PROTREG33_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3574	#define MPU_PROTENSET1_PROTREG33_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3575
Vincent Coubard	638:c90ae1400bf2	3576	/* Bit 0 : Protection enable for region 32. */
Vincent Coubard	638:c90ae1400bf2	3577	#define MPU_PROTENSET1_PROTREG32_Pos (0UL) /!< Position of PROTREG32 field. /
Vincent Coubard	638:c90ae1400bf2	3578	#define MPU_PROTENSET1_PROTREG32_Msk (0x1UL << MPU_PROTENSET1_PROTREG32_Pos) /!< Bit mask of PROTREG32 field. /
Vincent Coubard	638:c90ae1400bf2	3579	#define MPU_PROTENSET1_PROTREG32_Disabled (0UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3580	#define MPU_PROTENSET1_PROTREG32_Enabled (1UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3581	#define MPU_PROTENSET1_PROTREG32_Set (1UL) /!< Enable protection on write. /
Vincent Coubard	638:c90ae1400bf2	3582
Vincent Coubard	638:c90ae1400bf2	3583	/* Register: MPU_DISABLEINDEBUG */
Vincent Coubard	638:c90ae1400bf2	3584	/* Description: Disable erase and write protection mechanism in debug mode. */
Vincent Coubard	638:c90ae1400bf2	3585
Vincent Coubard	638:c90ae1400bf2	3586	/* Bit 0 : Disable protection mechanism in debug mode. */
Vincent Coubard	638:c90ae1400bf2	3587	#define MPU_DISABLEINDEBUG_DISABLEINDEBUG_Pos (0UL) /!< Position of DISABLEINDEBUG field. /
Vincent Coubard	638:c90ae1400bf2	3588	#define MPU_DISABLEINDEBUG_DISABLEINDEBUG_Msk (0x1UL << MPU_DISABLEINDEBUG_DISABLEINDEBUG_Pos) /!< Bit mask of DISABLEINDEBUG field. /
Vincent Coubard	638:c90ae1400bf2	3589	#define MPU_DISABLEINDEBUG_DISABLEINDEBUG_Enabled (0UL) /!< Protection enabled. /
Vincent Coubard	638:c90ae1400bf2	3590	#define MPU_DISABLEINDEBUG_DISABLEINDEBUG_Disabled (1UL) /!< Protection disabled. /
Vincent Coubard	638:c90ae1400bf2	3591
Vincent Coubard	638:c90ae1400bf2	3592	/* Register: MPU_PROTBLOCKSIZE */
Vincent Coubard	638:c90ae1400bf2	3593	/* Description: Erase and write protection block size. */
Vincent Coubard	638:c90ae1400bf2	3594
Vincent Coubard	638:c90ae1400bf2	3595	/* Bits 1..0 : Erase and write protection block size. */
Vincent Coubard	638:c90ae1400bf2	3596	#define MPU_PROTBLOCKSIZE_PROTBLOCKSIZE_Pos (0UL) /!< Position of PROTBLOCKSIZE field. /
Vincent Coubard	638:c90ae1400bf2	3597	#define MPU_PROTBLOCKSIZE_PROTBLOCKSIZE_Msk (0x3UL << MPU_PROTBLOCKSIZE_PROTBLOCKSIZE_Pos) /!< Bit mask of PROTBLOCKSIZE field. /
Vincent Coubard	638:c90ae1400bf2	3598	#define MPU_PROTBLOCKSIZE_PROTBLOCKSIZE_4k (0UL) /!< Erase and write protection block size is 4k. /
Vincent Coubard	638:c90ae1400bf2	3599
Vincent Coubard	638:c90ae1400bf2	3600
Vincent Coubard	638:c90ae1400bf2	3601	/* Peripheral: NVMC */
Vincent Coubard	638:c90ae1400bf2	3602	/* Description: Non Volatile Memory Controller. */
Vincent Coubard	638:c90ae1400bf2	3603
Vincent Coubard	638:c90ae1400bf2	3604	/* Register: NVMC_READY */
Vincent Coubard	638:c90ae1400bf2	3605	/* Description: Ready flag. */
Vincent Coubard	638:c90ae1400bf2	3606
Vincent Coubard	638:c90ae1400bf2	3607	/* Bit 0 : NVMC ready. */
Vincent Coubard	638:c90ae1400bf2	3608	#define NVMC_READY_READY_Pos (0UL) /!< Position of READY field. /
Vincent Coubard	638:c90ae1400bf2	3609	#define NVMC_READY_READY_Msk (0x1UL << NVMC_READY_READY_Pos) /!< Bit mask of READY field. /
Vincent Coubard	638:c90ae1400bf2	3610	#define NVMC_READY_READY_Busy (0UL) /!< NVMC is busy (on-going write or erase operation). /
Vincent Coubard	638:c90ae1400bf2	3611	#define NVMC_READY_READY_Ready (1UL) /!< NVMC is ready. /
Vincent Coubard	638:c90ae1400bf2	3612
Vincent Coubard	638:c90ae1400bf2	3613	/* Register: NVMC_CONFIG */
Vincent Coubard	638:c90ae1400bf2	3614	/* Description: Configuration register. */
Vincent Coubard	638:c90ae1400bf2	3615
Vincent Coubard	638:c90ae1400bf2	3616	/* Bits 1..0 : Program write enable. */
Vincent Coubard	638:c90ae1400bf2	3617	#define NVMC_CONFIG_WEN_Pos (0UL) /!< Position of WEN field. /
Vincent Coubard	638:c90ae1400bf2	3618	#define NVMC_CONFIG_WEN_Msk (0x3UL << NVMC_CONFIG_WEN_Pos) /!< Bit mask of WEN field. /
Vincent Coubard	638:c90ae1400bf2	3619	#define NVMC_CONFIG_WEN_Ren (0x00UL) /!< Read only access. /
Vincent Coubard	638:c90ae1400bf2	3620	#define NVMC_CONFIG_WEN_Wen (0x01UL) /!< Write enabled. /
Vincent Coubard	638:c90ae1400bf2	3621	#define NVMC_CONFIG_WEN_Een (0x02UL) /!< Erase enabled. /
Vincent Coubard	638:c90ae1400bf2	3622
Vincent Coubard	638:c90ae1400bf2	3623	/* Register: NVMC_ERASEALL */
Vincent Coubard	638:c90ae1400bf2	3624	/* Description: Register for erasing all non-volatile user memory. */
Vincent Coubard	638:c90ae1400bf2	3625
Vincent Coubard	638:c90ae1400bf2	3626	/* Bit 0 : Starts the erasing of all user NVM (code region 0/1 and UICR registers). */
Vincent Coubard	638:c90ae1400bf2	3627	#define NVMC_ERASEALL_ERASEALL_Pos (0UL) /!< Position of ERASEALL field. /
Vincent Coubard	638:c90ae1400bf2	3628	#define NVMC_ERASEALL_ERASEALL_Msk (0x1UL << NVMC_ERASEALL_ERASEALL_Pos) /!< Bit mask of ERASEALL field. /
Vincent Coubard	638:c90ae1400bf2	3629	#define NVMC_ERASEALL_ERASEALL_NoOperation (0UL) /!< No operation. /
Vincent Coubard	638:c90ae1400bf2	3630	#define NVMC_ERASEALL_ERASEALL_Erase (1UL) /!< Start chip erase. /
Vincent Coubard	638:c90ae1400bf2	3631
Vincent Coubard	638:c90ae1400bf2	3632	/* Register: NVMC_ERASEUICR */
Vincent Coubard	638:c90ae1400bf2	3633	/* Description: Register for start erasing User Information Congfiguration Registers. */
Vincent Coubard	638:c90ae1400bf2	3634
Vincent Coubard	638:c90ae1400bf2	3635	/* Bit 0 : It can only be used when all contents of code region 1 are erased. */
Vincent Coubard	638:c90ae1400bf2	3636	#define NVMC_ERASEUICR_ERASEUICR_Pos (0UL) /!< Position of ERASEUICR field. /
Vincent Coubard	638:c90ae1400bf2	3637	#define NVMC_ERASEUICR_ERASEUICR_Msk (0x1UL << NVMC_ERASEUICR_ERASEUICR_Pos) /!< Bit mask of ERASEUICR field. /
Vincent Coubard	638:c90ae1400bf2	3638	#define NVMC_ERASEUICR_ERASEUICR_NoOperation (0UL) /!< No operation. /
Vincent Coubard	638:c90ae1400bf2	3639	#define NVMC_ERASEUICR_ERASEUICR_Erase (1UL) /!< Start UICR erase. /
Vincent Coubard	638:c90ae1400bf2	3640
Vincent Coubard	638:c90ae1400bf2	3641
Vincent Coubard	638:c90ae1400bf2	3642	/* Peripheral: POWER */
Vincent Coubard	638:c90ae1400bf2	3643	/* Description: Power Control. */
Vincent Coubard	638:c90ae1400bf2	3644
Vincent Coubard	638:c90ae1400bf2	3645	/* Register: POWER_INTENSET */
Vincent Coubard	638:c90ae1400bf2	3646	/* Description: Interrupt enable set register. */
Vincent Coubard	638:c90ae1400bf2	3647
Vincent Coubard	638:c90ae1400bf2	3648	/* Bit 2 : Enable interrupt on POFWARN event. */
Vincent Coubard	638:c90ae1400bf2	3649	#define POWER_INTENSET_POFWARN_Pos (2UL) /!< Position of POFWARN field. /
Vincent Coubard	638:c90ae1400bf2	3650	#define POWER_INTENSET_POFWARN_Msk (0x1UL << POWER_INTENSET_POFWARN_Pos) /!< Bit mask of POFWARN field. /
Vincent Coubard	638:c90ae1400bf2	3651	#define POWER_INTENSET_POFWARN_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	3652	#define POWER_INTENSET_POFWARN_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	3653	#define POWER_INTENSET_POFWARN_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	3654
Vincent Coubard	638:c90ae1400bf2	3655	/* Register: POWER_INTENCLR */
Vincent Coubard	638:c90ae1400bf2	3656	/* Description: Interrupt enable clear register. */
Vincent Coubard	638:c90ae1400bf2	3657
Vincent Coubard	638:c90ae1400bf2	3658	/* Bit 2 : Disable interrupt on POFWARN event. */
Vincent Coubard	638:c90ae1400bf2	3659	#define POWER_INTENCLR_POFWARN_Pos (2UL) /!< Position of POFWARN field. /
Vincent Coubard	638:c90ae1400bf2	3660	#define POWER_INTENCLR_POFWARN_Msk (0x1UL << POWER_INTENCLR_POFWARN_Pos) /!< Bit mask of POFWARN field. /
Vincent Coubard	638:c90ae1400bf2	3661	#define POWER_INTENCLR_POFWARN_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	3662	#define POWER_INTENCLR_POFWARN_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	3663	#define POWER_INTENCLR_POFWARN_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	3664
Vincent Coubard	638:c90ae1400bf2	3665	/* Register: POWER_RESETREAS */
Vincent Coubard	638:c90ae1400bf2	3666	/* Description: Reset reason. */
Vincent Coubard	638:c90ae1400bf2	3667
Vincent Coubard	638:c90ae1400bf2	3668	/* Bit 18 : Reset from wake-up from OFF mode detected by entering into debug interface mode. */
Vincent Coubard	638:c90ae1400bf2	3669	#define POWER_RESETREAS_DIF_Pos (18UL) /!< Position of DIF field. /
Vincent Coubard	638:c90ae1400bf2	3670	#define POWER_RESETREAS_DIF_Msk (0x1UL << POWER_RESETREAS_DIF_Pos) /!< Bit mask of DIF field. /
Vincent Coubard	638:c90ae1400bf2	3671	#define POWER_RESETREAS_DIF_NotDetected (0UL) /!< Reset not detected. /
Vincent Coubard	638:c90ae1400bf2	3672	#define POWER_RESETREAS_DIF_Detected (1UL) /!< Reset detected. /
Vincent Coubard	638:c90ae1400bf2	3673
Vincent Coubard	638:c90ae1400bf2	3674	/* Bit 17 : Reset from wake-up from OFF mode detected by the use of ANADETECT signal from LPCOMP. */
Vincent Coubard	638:c90ae1400bf2	3675	#define POWER_RESETREAS_LPCOMP_Pos (17UL) /!< Position of LPCOMP field. /
Vincent Coubard	638:c90ae1400bf2	3676	#define POWER_RESETREAS_LPCOMP_Msk (0x1UL << POWER_RESETREAS_LPCOMP_Pos) /!< Bit mask of LPCOMP field. /
Vincent Coubard	638:c90ae1400bf2	3677	#define POWER_RESETREAS_LPCOMP_NotDetected (0UL) /!< Reset not detected. /
Vincent Coubard	638:c90ae1400bf2	3678	#define POWER_RESETREAS_LPCOMP_Detected (1UL) /!< Reset detected. /
Vincent Coubard	638:c90ae1400bf2	3679
Vincent Coubard	638:c90ae1400bf2	3680	/* Bit 16 : Reset from wake-up from OFF mode detected by the use of DETECT signal from GPIO. */
Vincent Coubard	638:c90ae1400bf2	3681	#define POWER_RESETREAS_OFF_Pos (16UL) /!< Position of OFF field. /
Vincent Coubard	638:c90ae1400bf2	3682	#define POWER_RESETREAS_OFF_Msk (0x1UL << POWER_RESETREAS_OFF_Pos) /!< Bit mask of OFF field. /
Vincent Coubard	638:c90ae1400bf2	3683	#define POWER_RESETREAS_OFF_NotDetected (0UL) /!< Reset not detected. /
Vincent Coubard	638:c90ae1400bf2	3684	#define POWER_RESETREAS_OFF_Detected (1UL) /!< Reset detected. /
Vincent Coubard	638:c90ae1400bf2	3685
Vincent Coubard	638:c90ae1400bf2	3686	/* Bit 3 : Reset from CPU lock-up detected. */
Vincent Coubard	638:c90ae1400bf2	3687	#define POWER_RESETREAS_LOCKUP_Pos (3UL) /!< Position of LOCKUP field. /
Vincent Coubard	638:c90ae1400bf2	3688	#define POWER_RESETREAS_LOCKUP_Msk (0x1UL << POWER_RESETREAS_LOCKUP_Pos) /!< Bit mask of LOCKUP field. /
Vincent Coubard	638:c90ae1400bf2	3689	#define POWER_RESETREAS_LOCKUP_NotDetected (0UL) /!< Reset not detected. /
Vincent Coubard	638:c90ae1400bf2	3690	#define POWER_RESETREAS_LOCKUP_Detected (1UL) /!< Reset detected. /
Vincent Coubard	638:c90ae1400bf2	3691
Vincent Coubard	638:c90ae1400bf2	3692	/* Bit 2 : Reset from AIRCR.SYSRESETREQ detected. */
Vincent Coubard	638:c90ae1400bf2	3693	#define POWER_RESETREAS_SREQ_Pos (2UL) /!< Position of SREQ field. /
Vincent Coubard	638:c90ae1400bf2	3694	#define POWER_RESETREAS_SREQ_Msk (0x1UL << POWER_RESETREAS_SREQ_Pos) /!< Bit mask of SREQ field. /
Vincent Coubard	638:c90ae1400bf2	3695	#define POWER_RESETREAS_SREQ_NotDetected (0UL) /!< Reset not detected. /
Vincent Coubard	638:c90ae1400bf2	3696	#define POWER_RESETREAS_SREQ_Detected (1UL) /!< Reset detected. /
Vincent Coubard	638:c90ae1400bf2	3697
Vincent Coubard	638:c90ae1400bf2	3698	/* Bit 1 : Reset from watchdog detected. */
Vincent Coubard	638:c90ae1400bf2	3699	#define POWER_RESETREAS_DOG_Pos (1UL) /!< Position of DOG field. /
Vincent Coubard	638:c90ae1400bf2	3700	#define POWER_RESETREAS_DOG_Msk (0x1UL << POWER_RESETREAS_DOG_Pos) /!< Bit mask of DOG field. /
Vincent Coubard	638:c90ae1400bf2	3701	#define POWER_RESETREAS_DOG_NotDetected (0UL) /!< Reset not detected. /
Vincent Coubard	638:c90ae1400bf2	3702	#define POWER_RESETREAS_DOG_Detected (1UL) /!< Reset detected. /
Vincent Coubard	638:c90ae1400bf2	3703
Vincent Coubard	638:c90ae1400bf2	3704	/* Bit 0 : Reset from pin-reset detected. */
Vincent Coubard	638:c90ae1400bf2	3705	#define POWER_RESETREAS_RESETPIN_Pos (0UL) /!< Position of RESETPIN field. /
Vincent Coubard	638:c90ae1400bf2	3706	#define POWER_RESETREAS_RESETPIN_Msk (0x1UL << POWER_RESETREAS_RESETPIN_Pos) /!< Bit mask of RESETPIN field. /
Vincent Coubard	638:c90ae1400bf2	3707	#define POWER_RESETREAS_RESETPIN_NotDetected (0UL) /!< Reset not detected. /
Vincent Coubard	638:c90ae1400bf2	3708	#define POWER_RESETREAS_RESETPIN_Detected (1UL) /!< Reset detected. /
Vincent Coubard	638:c90ae1400bf2	3709
Vincent Coubard	638:c90ae1400bf2	3710	/* Register: POWER_RAMSTATUS */
Vincent Coubard	638:c90ae1400bf2	3711	/* Description: Ram status register. */
Vincent Coubard	638:c90ae1400bf2	3712
Vincent Coubard	638:c90ae1400bf2	3713	/* Bit 3 : RAM block 3 status. */
Vincent Coubard	638:c90ae1400bf2	3714	#define POWER_RAMSTATUS_RAMBLOCK3_Pos (3UL) /!< Position of RAMBLOCK3 field. /
Vincent Coubard	638:c90ae1400bf2	3715	#define POWER_RAMSTATUS_RAMBLOCK3_Msk (0x1UL << POWER_RAMSTATUS_RAMBLOCK3_Pos) /!< Bit mask of RAMBLOCK3 field. /
Vincent Coubard	638:c90ae1400bf2	3716	#define POWER_RAMSTATUS_RAMBLOCK3_Off (0UL) /!< RAM block 3 is off or powering up. /
Vincent Coubard	638:c90ae1400bf2	3717	#define POWER_RAMSTATUS_RAMBLOCK3_On (1UL) /!< RAM block 3 is on. /
Vincent Coubard	638:c90ae1400bf2	3718
Vincent Coubard	638:c90ae1400bf2	3719	/* Bit 2 : RAM block 2 status. */
Vincent Coubard	638:c90ae1400bf2	3720	#define POWER_RAMSTATUS_RAMBLOCK2_Pos (2UL) /!< Position of RAMBLOCK2 field. /
Vincent Coubard	638:c90ae1400bf2	3721	#define POWER_RAMSTATUS_RAMBLOCK2_Msk (0x1UL << POWER_RAMSTATUS_RAMBLOCK2_Pos) /!< Bit mask of RAMBLOCK2 field. /
Vincent Coubard	638:c90ae1400bf2	3722	#define POWER_RAMSTATUS_RAMBLOCK2_Off (0UL) /!< RAM block 2 is off or powering up. /
Vincent Coubard	638:c90ae1400bf2	3723	#define POWER_RAMSTATUS_RAMBLOCK2_On (1UL) /!< RAM block 2 is on. /
Vincent Coubard	638:c90ae1400bf2	3724
Vincent Coubard	638:c90ae1400bf2	3725	/* Bit 1 : RAM block 1 status. */
Vincent Coubard	638:c90ae1400bf2	3726	#define POWER_RAMSTATUS_RAMBLOCK1_Pos (1UL) /!< Position of RAMBLOCK1 field. /
Vincent Coubard	638:c90ae1400bf2	3727	#define POWER_RAMSTATUS_RAMBLOCK1_Msk (0x1UL << POWER_RAMSTATUS_RAMBLOCK1_Pos) /!< Bit mask of RAMBLOCK1 field. /
Vincent Coubard	638:c90ae1400bf2	3728	#define POWER_RAMSTATUS_RAMBLOCK1_Off (0UL) /!< RAM block 1 is off or powering up. /
Vincent Coubard	638:c90ae1400bf2	3729	#define POWER_RAMSTATUS_RAMBLOCK1_On (1UL) /!< RAM block 1 is on. /
Vincent Coubard	638:c90ae1400bf2	3730
Vincent Coubard	638:c90ae1400bf2	3731	/* Bit 0 : RAM block 0 status. */
Vincent Coubard	638:c90ae1400bf2	3732	#define POWER_RAMSTATUS_RAMBLOCK0_Pos (0UL) /!< Position of RAMBLOCK0 field. /
Vincent Coubard	638:c90ae1400bf2	3733	#define POWER_RAMSTATUS_RAMBLOCK0_Msk (0x1UL << POWER_RAMSTATUS_RAMBLOCK0_Pos) /!< Bit mask of RAMBLOCK0 field. /
Vincent Coubard	638:c90ae1400bf2	3734	#define POWER_RAMSTATUS_RAMBLOCK0_Off (0UL) /!< RAM block 0 is off or powering up. /
Vincent Coubard	638:c90ae1400bf2	3735	#define POWER_RAMSTATUS_RAMBLOCK0_On (1UL) /!< RAM block 0 is on. /
Vincent Coubard	638:c90ae1400bf2	3736
Vincent Coubard	638:c90ae1400bf2	3737	/* Register: POWER_SYSTEMOFF */
Vincent Coubard	638:c90ae1400bf2	3738	/* Description: System off register. */
Vincent Coubard	638:c90ae1400bf2	3739
Vincent Coubard	638:c90ae1400bf2	3740	/* Bit 0 : Enter system off mode. */
Vincent Coubard	638:c90ae1400bf2	3741	#define POWER_SYSTEMOFF_SYSTEMOFF_Pos (0UL) /!< Position of SYSTEMOFF field. /
Vincent Coubard	638:c90ae1400bf2	3742	#define POWER_SYSTEMOFF_SYSTEMOFF_Msk (0x1UL << POWER_SYSTEMOFF_SYSTEMOFF_Pos) /!< Bit mask of SYSTEMOFF field. /
Vincent Coubard	638:c90ae1400bf2	3743	#define POWER_SYSTEMOFF_SYSTEMOFF_Enter (1UL) /!< Enter system off mode. /
Vincent Coubard	638:c90ae1400bf2	3744
Vincent Coubard	638:c90ae1400bf2	3745	/* Register: POWER_POFCON */
Vincent Coubard	638:c90ae1400bf2	3746	/* Description: Power failure configuration. */
Vincent Coubard	638:c90ae1400bf2	3747
Vincent Coubard	638:c90ae1400bf2	3748	/* Bits 2..1 : Set threshold level. */
Vincent Coubard	638:c90ae1400bf2	3749	#define POWER_POFCON_THRESHOLD_Pos (1UL) /!< Position of THRESHOLD field. /
Vincent Coubard	638:c90ae1400bf2	3750	#define POWER_POFCON_THRESHOLD_Msk (0x3UL << POWER_POFCON_THRESHOLD_Pos) /!< Bit mask of THRESHOLD field. /
Vincent Coubard	638:c90ae1400bf2	3751	#define POWER_POFCON_THRESHOLD_V21 (0x00UL) /!< Set threshold to 2.1Volts. /
Vincent Coubard	638:c90ae1400bf2	3752	#define POWER_POFCON_THRESHOLD_V23 (0x01UL) /!< Set threshold to 2.3Volts. /
Vincent Coubard	638:c90ae1400bf2	3753	#define POWER_POFCON_THRESHOLD_V25 (0x02UL) /!< Set threshold to 2.5Volts. /
Vincent Coubard	638:c90ae1400bf2	3754	#define POWER_POFCON_THRESHOLD_V27 (0x03UL) /!< Set threshold to 2.7Volts. /
Vincent Coubard	638:c90ae1400bf2	3755
Vincent Coubard	638:c90ae1400bf2	3756	/* Bit 0 : Power failure comparator enable. */
Vincent Coubard	638:c90ae1400bf2	3757	#define POWER_POFCON_POF_Pos (0UL) /!< Position of POF field. /
Vincent Coubard	638:c90ae1400bf2	3758	#define POWER_POFCON_POF_Msk (0x1UL << POWER_POFCON_POF_Pos) /!< Bit mask of POF field. /
Vincent Coubard	638:c90ae1400bf2	3759	#define POWER_POFCON_POF_Disabled (0UL) /!< Disabled. /
Vincent Coubard	638:c90ae1400bf2	3760	#define POWER_POFCON_POF_Enabled (1UL) /!< Enabled. /
Vincent Coubard	638:c90ae1400bf2	3761
Vincent Coubard	638:c90ae1400bf2	3762	/* Register: POWER_GPREGRET */
Vincent Coubard	638:c90ae1400bf2	3763	/* Description: General purpose retention register. This register is a retained register. */
Vincent Coubard	638:c90ae1400bf2	3764
Vincent Coubard	638:c90ae1400bf2	3765	/* Bits 7..0 : General purpose retention register. */
Vincent Coubard	638:c90ae1400bf2	3766	#define POWER_GPREGRET_GPREGRET_Pos (0UL) /!< Position of GPREGRET field. /
Vincent Coubard	638:c90ae1400bf2	3767	#define POWER_GPREGRET_GPREGRET_Msk (0xFFUL << POWER_GPREGRET_GPREGRET_Pos) /!< Bit mask of GPREGRET field. /
Vincent Coubard	638:c90ae1400bf2	3768
Vincent Coubard	638:c90ae1400bf2	3769	/* Register: POWER_RAMON */
Vincent Coubard	638:c90ae1400bf2	3770	/* Description: Ram on/off. */
Vincent Coubard	638:c90ae1400bf2	3771
Vincent Coubard	638:c90ae1400bf2	3772	/* Bit 17 : RAM block 1 behaviour in OFF mode. */
Vincent Coubard	638:c90ae1400bf2	3773	#define POWER_RAMON_OFFRAM1_Pos (17UL) /!< Position of OFFRAM1 field. /
Vincent Coubard	638:c90ae1400bf2	3774	#define POWER_RAMON_OFFRAM1_Msk (0x1UL << POWER_RAMON_OFFRAM1_Pos) /!< Bit mask of OFFRAM1 field. /
Vincent Coubard	638:c90ae1400bf2	3775	#define POWER_RAMON_OFFRAM1_RAM1Off (0UL) /!< RAM block 1 OFF in OFF mode. /
Vincent Coubard	638:c90ae1400bf2	3776	#define POWER_RAMON_OFFRAM1_RAM1On (1UL) /!< RAM block 1 ON in OFF mode. /
Vincent Coubard	638:c90ae1400bf2	3777
Vincent Coubard	638:c90ae1400bf2	3778	/* Bit 16 : RAM block 0 behaviour in OFF mode. */
Vincent Coubard	638:c90ae1400bf2	3779	#define POWER_RAMON_OFFRAM0_Pos (16UL) /!< Position of OFFRAM0 field. /
Vincent Coubard	638:c90ae1400bf2	3780	#define POWER_RAMON_OFFRAM0_Msk (0x1UL << POWER_RAMON_OFFRAM0_Pos) /!< Bit mask of OFFRAM0 field. /
Vincent Coubard	638:c90ae1400bf2	3781	#define POWER_RAMON_OFFRAM0_RAM0Off (0UL) /!< RAM block 0 OFF in OFF mode. /
Vincent Coubard	638:c90ae1400bf2	3782	#define POWER_RAMON_OFFRAM0_RAM0On (1UL) /!< RAM block 0 ON in OFF mode. /
Vincent Coubard	638:c90ae1400bf2	3783
Vincent Coubard	638:c90ae1400bf2	3784	/* Bit 1 : RAM block 1 behaviour in ON mode. */
Vincent Coubard	638:c90ae1400bf2	3785	#define POWER_RAMON_ONRAM1_Pos (1UL) /!< Position of ONRAM1 field. /
Vincent Coubard	638:c90ae1400bf2	3786	#define POWER_RAMON_ONRAM1_Msk (0x1UL << POWER_RAMON_ONRAM1_Pos) /!< Bit mask of ONRAM1 field. /
Vincent Coubard	638:c90ae1400bf2	3787	#define POWER_RAMON_ONRAM1_RAM1Off (0UL) /!< RAM block 1 OFF in ON mode. /
Vincent Coubard	638:c90ae1400bf2	3788	#define POWER_RAMON_ONRAM1_RAM1On (1UL) /!< RAM block 1 ON in ON mode. /
Vincent Coubard	638:c90ae1400bf2	3789
Vincent Coubard	638:c90ae1400bf2	3790	/* Bit 0 : RAM block 0 behaviour in ON mode. */
Vincent Coubard	638:c90ae1400bf2	3791	#define POWER_RAMON_ONRAM0_Pos (0UL) /!< Position of ONRAM0 field. /
Vincent Coubard	638:c90ae1400bf2	3792	#define POWER_RAMON_ONRAM0_Msk (0x1UL << POWER_RAMON_ONRAM0_Pos) /!< Bit mask of ONRAM0 field. /
Vincent Coubard	638:c90ae1400bf2	3793	#define POWER_RAMON_ONRAM0_RAM0Off (0UL) /!< RAM block 0 OFF in ON mode. /
Vincent Coubard	638:c90ae1400bf2	3794	#define POWER_RAMON_ONRAM0_RAM0On (1UL) /!< RAM block 0 ON in ON mode. /
Vincent Coubard	638:c90ae1400bf2	3795
Vincent Coubard	638:c90ae1400bf2	3796	/* Register: POWER_RESET */
Vincent Coubard	638:c90ae1400bf2	3797	/* Description: Pin reset functionality configuration register. This register is a retained register. */
Vincent Coubard	638:c90ae1400bf2	3798
Vincent Coubard	638:c90ae1400bf2	3799	/* Bit 0 : Enable or disable pin reset in debug interface mode. */
Vincent Coubard	638:c90ae1400bf2	3800	#define POWER_RESET_RESET_Pos (0UL) /!< Position of RESET field. /
Vincent Coubard	638:c90ae1400bf2	3801	#define POWER_RESET_RESET_Msk (0x1UL << POWER_RESET_RESET_Pos) /!< Bit mask of RESET field. /
Vincent Coubard	638:c90ae1400bf2	3802	#define POWER_RESET_RESET_Disabled (0UL) /!< Pin reset in debug interface mode disabled. /
Vincent Coubard	638:c90ae1400bf2	3803	#define POWER_RESET_RESET_Enabled (1UL) /!< Pin reset in debug interface mode enabled. /
Vincent Coubard	638:c90ae1400bf2	3804
Vincent Coubard	638:c90ae1400bf2	3805	/* Register: POWER_RAMONB */
Vincent Coubard	638:c90ae1400bf2	3806	/* Description: Ram on/off. */
Vincent Coubard	638:c90ae1400bf2	3807
Vincent Coubard	638:c90ae1400bf2	3808	/* Bit 17 : RAM block 3 behaviour in OFF mode. */
Vincent Coubard	638:c90ae1400bf2	3809	#define POWER_RAMONB_OFFRAM3_Pos (17UL) /!< Position of OFFRAM3 field. /
Vincent Coubard	638:c90ae1400bf2	3810	#define POWER_RAMONB_OFFRAM3_Msk (0x1UL << POWER_RAMONB_OFFRAM3_Pos) /!< Bit mask of OFFRAM3 field. /
Vincent Coubard	638:c90ae1400bf2	3811	#define POWER_RAMONB_OFFRAM3_RAM3Off (0UL) /!< RAM block 3 OFF in OFF mode. /
Vincent Coubard	638:c90ae1400bf2	3812	#define POWER_RAMONB_OFFRAM3_RAM3On (1UL) /!< RAM block 3 ON in OFF mode. /
Vincent Coubard	638:c90ae1400bf2	3813
Vincent Coubard	638:c90ae1400bf2	3814	/* Bit 16 : RAM block 2 behaviour in OFF mode. */
Vincent Coubard	638:c90ae1400bf2	3815	#define POWER_RAMONB_OFFRAM2_Pos (16UL) /!< Position of OFFRAM2 field. /
Vincent Coubard	638:c90ae1400bf2	3816	#define POWER_RAMONB_OFFRAM2_Msk (0x1UL << POWER_RAMONB_OFFRAM2_Pos) /!< Bit mask of OFFRAM2 field. /
Vincent Coubard	638:c90ae1400bf2	3817	#define POWER_RAMONB_OFFRAM2_RAM2Off (0UL) /!< RAM block 2 OFF in OFF mode. /
Vincent Coubard	638:c90ae1400bf2	3818	#define POWER_RAMONB_OFFRAM2_RAM2On (1UL) /!< RAM block 2 ON in OFF mode. /
Vincent Coubard	638:c90ae1400bf2	3819
Vincent Coubard	638:c90ae1400bf2	3820	/* Bit 1 : RAM block 3 behaviour in ON mode. */
Vincent Coubard	638:c90ae1400bf2	3821	#define POWER_RAMONB_ONRAM3_Pos (1UL) /!< Position of ONRAM3 field. /
Vincent Coubard	638:c90ae1400bf2	3822	#define POWER_RAMONB_ONRAM3_Msk (0x1UL << POWER_RAMONB_ONRAM3_Pos) /!< Bit mask of ONRAM3 field. /
Vincent Coubard	638:c90ae1400bf2	3823	#define POWER_RAMONB_ONRAM3_RAM3Off (0UL) /!< RAM block 33 OFF in ON mode. /
Vincent Coubard	638:c90ae1400bf2	3824	#define POWER_RAMONB_ONRAM3_RAM3On (1UL) /!< RAM block 3 ON in ON mode. /
Vincent Coubard	638:c90ae1400bf2	3825
Vincent Coubard	638:c90ae1400bf2	3826	/* Bit 0 : RAM block 2 behaviour in ON mode. */
Vincent Coubard	638:c90ae1400bf2	3827	#define POWER_RAMONB_ONRAM2_Pos (0UL) /!< Position of ONRAM2 field. /
Vincent Coubard	638:c90ae1400bf2	3828	#define POWER_RAMONB_ONRAM2_Msk (0x1UL << POWER_RAMONB_ONRAM2_Pos) /!< Bit mask of ONRAM2 field. /
Vincent Coubard	638:c90ae1400bf2	3829	#define POWER_RAMONB_ONRAM2_RAM2Off (0UL) /!< RAM block 2 OFF in ON mode. /
Vincent Coubard	638:c90ae1400bf2	3830	#define POWER_RAMONB_ONRAM2_RAM2On (1UL) /!< RAM block 2 ON in ON mode. /
Vincent Coubard	638:c90ae1400bf2	3831
Vincent Coubard	638:c90ae1400bf2	3832	/* Register: POWER_DCDCEN */
Vincent Coubard	638:c90ae1400bf2	3833	/* Description: DCDC converter enable configuration register. */
Vincent Coubard	638:c90ae1400bf2	3834
Vincent Coubard	638:c90ae1400bf2	3835	/* Bit 0 : Enable DCDC converter. */
Vincent Coubard	638:c90ae1400bf2	3836	#define POWER_DCDCEN_DCDCEN_Pos (0UL) /!< Position of DCDCEN field. /
Vincent Coubard	638:c90ae1400bf2	3837	#define POWER_DCDCEN_DCDCEN_Msk (0x1UL << POWER_DCDCEN_DCDCEN_Pos) /!< Bit mask of DCDCEN field. /
Vincent Coubard	638:c90ae1400bf2	3838	#define POWER_DCDCEN_DCDCEN_Disabled (0UL) /!< DCDC converter disabled. /
Vincent Coubard	638:c90ae1400bf2	3839	#define POWER_DCDCEN_DCDCEN_Enabled (1UL) /!< DCDC converter enabled. /
Vincent Coubard	638:c90ae1400bf2	3840
Vincent Coubard	638:c90ae1400bf2	3841	/* Register: POWER_DCDCFORCE */
Vincent Coubard	638:c90ae1400bf2	3842	/* Description: DCDC power-up force register. */
Vincent Coubard	638:c90ae1400bf2	3843
Vincent Coubard	638:c90ae1400bf2	3844	/* Bit 1 : DCDC power-up force on. */
Vincent Coubard	638:c90ae1400bf2	3845	#define POWER_DCDCFORCE_FORCEON_Pos (1UL) /!< Position of FORCEON field. /
Vincent Coubard	638:c90ae1400bf2	3846	#define POWER_DCDCFORCE_FORCEON_Msk (0x1UL << POWER_DCDCFORCE_FORCEON_Pos) /!< Bit mask of FORCEON field. /
Vincent Coubard	638:c90ae1400bf2	3847	#define POWER_DCDCFORCE_FORCEON_NoForce (0UL) /!< No force. /
Vincent Coubard	638:c90ae1400bf2	3848	#define POWER_DCDCFORCE_FORCEON_Force (1UL) /!< Force. /
Vincent Coubard	638:c90ae1400bf2	3849
Vincent Coubard	638:c90ae1400bf2	3850	/* Bit 0 : DCDC power-up force off. */
Vincent Coubard	638:c90ae1400bf2	3851	#define POWER_DCDCFORCE_FORCEOFF_Pos (0UL) /!< Position of FORCEOFF field. /
Vincent Coubard	638:c90ae1400bf2	3852	#define POWER_DCDCFORCE_FORCEOFF_Msk (0x1UL << POWER_DCDCFORCE_FORCEOFF_Pos) /!< Bit mask of FORCEOFF field. /
Vincent Coubard	638:c90ae1400bf2	3853	#define POWER_DCDCFORCE_FORCEOFF_NoForce (0UL) /!< No force. /
Vincent Coubard	638:c90ae1400bf2	3854	#define POWER_DCDCFORCE_FORCEOFF_Force (1UL) /!< Force. /
Vincent Coubard	638:c90ae1400bf2	3855
Vincent Coubard	638:c90ae1400bf2	3856
Vincent Coubard	638:c90ae1400bf2	3857	/* Peripheral: PPI */
Vincent Coubard	638:c90ae1400bf2	3858	/* Description: PPI controller. */
Vincent Coubard	638:c90ae1400bf2	3859
Vincent Coubard	638:c90ae1400bf2	3860	/* Register: PPI_CHEN */
Vincent Coubard	638:c90ae1400bf2	3861	/* Description: Channel enable. */
Vincent Coubard	638:c90ae1400bf2	3862
Vincent Coubard	638:c90ae1400bf2	3863	/* Bit 31 : Enable PPI channel 31. */
Vincent Coubard	638:c90ae1400bf2	3864	#define PPI_CHEN_CH31_Pos (31UL) /!< Position of CH31 field. /
Vincent Coubard	638:c90ae1400bf2	3865	#define PPI_CHEN_CH31_Msk (0x1UL << PPI_CHEN_CH31_Pos) /!< Bit mask of CH31 field. /
Vincent Coubard	638:c90ae1400bf2	3866	#define PPI_CHEN_CH31_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	3867	#define PPI_CHEN_CH31_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	3868
Vincent Coubard	638:c90ae1400bf2	3869	/* Bit 30 : Enable PPI channel 30. */
Vincent Coubard	638:c90ae1400bf2	3870	#define PPI_CHEN_CH30_Pos (30UL) /!< Position of CH30 field. /
Vincent Coubard	638:c90ae1400bf2	3871	#define PPI_CHEN_CH30_Msk (0x1UL << PPI_CHEN_CH30_Pos) /!< Bit mask of CH30 field. /
Vincent Coubard	638:c90ae1400bf2	3872	#define PPI_CHEN_CH30_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	3873	#define PPI_CHEN_CH30_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	3874
Vincent Coubard	638:c90ae1400bf2	3875	/* Bit 29 : Enable PPI channel 29. */
Vincent Coubard	638:c90ae1400bf2	3876	#define PPI_CHEN_CH29_Pos (29UL) /!< Position of CH29 field. /
Vincent Coubard	638:c90ae1400bf2	3877	#define PPI_CHEN_CH29_Msk (0x1UL << PPI_CHEN_CH29_Pos) /!< Bit mask of CH29 field. /
Vincent Coubard	638:c90ae1400bf2	3878	#define PPI_CHEN_CH29_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	3879	#define PPI_CHEN_CH29_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	3880
Vincent Coubard	638:c90ae1400bf2	3881	/* Bit 28 : Enable PPI channel 28. */
Vincent Coubard	638:c90ae1400bf2	3882	#define PPI_CHEN_CH28_Pos (28UL) /!< Position of CH28 field. /
Vincent Coubard	638:c90ae1400bf2	3883	#define PPI_CHEN_CH28_Msk (0x1UL << PPI_CHEN_CH28_Pos) /!< Bit mask of CH28 field. /
Vincent Coubard	638:c90ae1400bf2	3884	#define PPI_CHEN_CH28_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	3885	#define PPI_CHEN_CH28_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	3886
Vincent Coubard	638:c90ae1400bf2	3887	/* Bit 27 : Enable PPI channel 27. */
Vincent Coubard	638:c90ae1400bf2	3888	#define PPI_CHEN_CH27_Pos (27UL) /!< Position of CH27 field. /
Vincent Coubard	638:c90ae1400bf2	3889	#define PPI_CHEN_CH27_Msk (0x1UL << PPI_CHEN_CH27_Pos) /!< Bit mask of CH27 field. /
Vincent Coubard	638:c90ae1400bf2	3890	#define PPI_CHEN_CH27_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	3891	#define PPI_CHEN_CH27_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	3892
Vincent Coubard	638:c90ae1400bf2	3893	/* Bit 26 : Enable PPI channel 26. */
Vincent Coubard	638:c90ae1400bf2	3894	#define PPI_CHEN_CH26_Pos (26UL) /!< Position of CH26 field. /
Vincent Coubard	638:c90ae1400bf2	3895	#define PPI_CHEN_CH26_Msk (0x1UL << PPI_CHEN_CH26_Pos) /!< Bit mask of CH26 field. /
Vincent Coubard	638:c90ae1400bf2	3896	#define PPI_CHEN_CH26_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	3897	#define PPI_CHEN_CH26_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	3898
Vincent Coubard	638:c90ae1400bf2	3899	/* Bit 25 : Enable PPI channel 25. */
Vincent Coubard	638:c90ae1400bf2	3900	#define PPI_CHEN_CH25_Pos (25UL) /!< Position of CH25 field. /
Vincent Coubard	638:c90ae1400bf2	3901	#define PPI_CHEN_CH25_Msk (0x1UL << PPI_CHEN_CH25_Pos) /!< Bit mask of CH25 field. /
Vincent Coubard	638:c90ae1400bf2	3902	#define PPI_CHEN_CH25_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	3903	#define PPI_CHEN_CH25_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	3904
Vincent Coubard	638:c90ae1400bf2	3905	/* Bit 24 : Enable PPI channel 24. */
Vincent Coubard	638:c90ae1400bf2	3906	#define PPI_CHEN_CH24_Pos (24UL) /!< Position of CH24 field. /
Vincent Coubard	638:c90ae1400bf2	3907	#define PPI_CHEN_CH24_Msk (0x1UL << PPI_CHEN_CH24_Pos) /!< Bit mask of CH24 field. /
Vincent Coubard	638:c90ae1400bf2	3908	#define PPI_CHEN_CH24_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	3909	#define PPI_CHEN_CH24_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	3910
Vincent Coubard	638:c90ae1400bf2	3911	/* Bit 23 : Enable PPI channel 23. */
Vincent Coubard	638:c90ae1400bf2	3912	#define PPI_CHEN_CH23_Pos (23UL) /!< Position of CH23 field. /
Vincent Coubard	638:c90ae1400bf2	3913	#define PPI_CHEN_CH23_Msk (0x1UL << PPI_CHEN_CH23_Pos) /!< Bit mask of CH23 field. /
Vincent Coubard	638:c90ae1400bf2	3914	#define PPI_CHEN_CH23_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	3915	#define PPI_CHEN_CH23_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	3916
Vincent Coubard	638:c90ae1400bf2	3917	/* Bit 22 : Enable PPI channel 22. */
Vincent Coubard	638:c90ae1400bf2	3918	#define PPI_CHEN_CH22_Pos (22UL) /!< Position of CH22 field. /
Vincent Coubard	638:c90ae1400bf2	3919	#define PPI_CHEN_CH22_Msk (0x1UL << PPI_CHEN_CH22_Pos) /!< Bit mask of CH22 field. /
Vincent Coubard	638:c90ae1400bf2	3920	#define PPI_CHEN_CH22_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	3921	#define PPI_CHEN_CH22_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	3922
Vincent Coubard	638:c90ae1400bf2	3923	/* Bit 21 : Enable PPI channel 21. */
Vincent Coubard	638:c90ae1400bf2	3924	#define PPI_CHEN_CH21_Pos (21UL) /!< Position of CH21 field. /
Vincent Coubard	638:c90ae1400bf2	3925	#define PPI_CHEN_CH21_Msk (0x1UL << PPI_CHEN_CH21_Pos) /!< Bit mask of CH21 field. /
Vincent Coubard	638:c90ae1400bf2	3926	#define PPI_CHEN_CH21_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	3927	#define PPI_CHEN_CH21_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	3928
Vincent Coubard	638:c90ae1400bf2	3929	/* Bit 20 : Enable PPI channel 20. */
Vincent Coubard	638:c90ae1400bf2	3930	#define PPI_CHEN_CH20_Pos (20UL) /!< Position of CH20 field. /
Vincent Coubard	638:c90ae1400bf2	3931	#define PPI_CHEN_CH20_Msk (0x1UL << PPI_CHEN_CH20_Pos) /!< Bit mask of CH20 field. /
Vincent Coubard	638:c90ae1400bf2	3932	#define PPI_CHEN_CH20_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	3933	#define PPI_CHEN_CH20_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	3934
Vincent Coubard	638:c90ae1400bf2	3935	/* Bit 15 : Enable PPI channel 15. */
Vincent Coubard	638:c90ae1400bf2	3936	#define PPI_CHEN_CH15_Pos (15UL) /!< Position of CH15 field. /
Vincent Coubard	638:c90ae1400bf2	3937	#define PPI_CHEN_CH15_Msk (0x1UL << PPI_CHEN_CH15_Pos) /!< Bit mask of CH15 field. /
Vincent Coubard	638:c90ae1400bf2	3938	#define PPI_CHEN_CH15_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	3939	#define PPI_CHEN_CH15_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	3940
Vincent Coubard	638:c90ae1400bf2	3941	/* Bit 14 : Enable PPI channel 14. */
Vincent Coubard	638:c90ae1400bf2	3942	#define PPI_CHEN_CH14_Pos (14UL) /!< Position of CH14 field. /
Vincent Coubard	638:c90ae1400bf2	3943	#define PPI_CHEN_CH14_Msk (0x1UL << PPI_CHEN_CH14_Pos) /!< Bit mask of CH14 field. /
Vincent Coubard	638:c90ae1400bf2	3944	#define PPI_CHEN_CH14_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	3945	#define PPI_CHEN_CH14_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	3946
Vincent Coubard	638:c90ae1400bf2	3947	/* Bit 13 : Enable PPI channel 13. */
Vincent Coubard	638:c90ae1400bf2	3948	#define PPI_CHEN_CH13_Pos (13UL) /!< Position of CH13 field. /
Vincent Coubard	638:c90ae1400bf2	3949	#define PPI_CHEN_CH13_Msk (0x1UL << PPI_CHEN_CH13_Pos) /!< Bit mask of CH13 field. /
Vincent Coubard	638:c90ae1400bf2	3950	#define PPI_CHEN_CH13_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	3951	#define PPI_CHEN_CH13_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	3952
Vincent Coubard	638:c90ae1400bf2	3953	/* Bit 12 : Enable PPI channel 12. */
Vincent Coubard	638:c90ae1400bf2	3954	#define PPI_CHEN_CH12_Pos (12UL) /!< Position of CH12 field. /
Vincent Coubard	638:c90ae1400bf2	3955	#define PPI_CHEN_CH12_Msk (0x1UL << PPI_CHEN_CH12_Pos) /!< Bit mask of CH12 field. /
Vincent Coubard	638:c90ae1400bf2	3956	#define PPI_CHEN_CH12_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	3957	#define PPI_CHEN_CH12_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	3958
Vincent Coubard	638:c90ae1400bf2	3959	/* Bit 11 : Enable PPI channel 11. */
Vincent Coubard	638:c90ae1400bf2	3960	#define PPI_CHEN_CH11_Pos (11UL) /!< Position of CH11 field. /
Vincent Coubard	638:c90ae1400bf2	3961	#define PPI_CHEN_CH11_Msk (0x1UL << PPI_CHEN_CH11_Pos) /!< Bit mask of CH11 field. /
Vincent Coubard	638:c90ae1400bf2	3962	#define PPI_CHEN_CH11_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	3963	#define PPI_CHEN_CH11_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	3964
Vincent Coubard	638:c90ae1400bf2	3965	/* Bit 10 : Enable PPI channel 10. */
Vincent Coubard	638:c90ae1400bf2	3966	#define PPI_CHEN_CH10_Pos (10UL) /!< Position of CH10 field. /
Vincent Coubard	638:c90ae1400bf2	3967	#define PPI_CHEN_CH10_Msk (0x1UL << PPI_CHEN_CH10_Pos) /!< Bit mask of CH10 field. /
Vincent Coubard	638:c90ae1400bf2	3968	#define PPI_CHEN_CH10_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	3969	#define PPI_CHEN_CH10_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	3970
Vincent Coubard	638:c90ae1400bf2	3971	/* Bit 9 : Enable PPI channel 9. */
Vincent Coubard	638:c90ae1400bf2	3972	#define PPI_CHEN_CH9_Pos (9UL) /!< Position of CH9 field. /
Vincent Coubard	638:c90ae1400bf2	3973	#define PPI_CHEN_CH9_Msk (0x1UL << PPI_CHEN_CH9_Pos) /!< Bit mask of CH9 field. /
Vincent Coubard	638:c90ae1400bf2	3974	#define PPI_CHEN_CH9_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	3975	#define PPI_CHEN_CH9_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	3976
Vincent Coubard	638:c90ae1400bf2	3977	/* Bit 8 : Enable PPI channel 8. */
Vincent Coubard	638:c90ae1400bf2	3978	#define PPI_CHEN_CH8_Pos (8UL) /!< Position of CH8 field. /
Vincent Coubard	638:c90ae1400bf2	3979	#define PPI_CHEN_CH8_Msk (0x1UL << PPI_CHEN_CH8_Pos) /!< Bit mask of CH8 field. /
Vincent Coubard	638:c90ae1400bf2	3980	#define PPI_CHEN_CH8_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	3981	#define PPI_CHEN_CH8_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	3982
Vincent Coubard	638:c90ae1400bf2	3983	/* Bit 7 : Enable PPI channel 7. */
Vincent Coubard	638:c90ae1400bf2	3984	#define PPI_CHEN_CH7_Pos (7UL) /!< Position of CH7 field. /
Vincent Coubard	638:c90ae1400bf2	3985	#define PPI_CHEN_CH7_Msk (0x1UL << PPI_CHEN_CH7_Pos) /!< Bit mask of CH7 field. /
Vincent Coubard	638:c90ae1400bf2	3986	#define PPI_CHEN_CH7_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	3987	#define PPI_CHEN_CH7_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	3988
Vincent Coubard	638:c90ae1400bf2	3989	/* Bit 6 : Enable PPI channel 6. */
Vincent Coubard	638:c90ae1400bf2	3990	#define PPI_CHEN_CH6_Pos (6UL) /!< Position of CH6 field. /
Vincent Coubard	638:c90ae1400bf2	3991	#define PPI_CHEN_CH6_Msk (0x1UL << PPI_CHEN_CH6_Pos) /!< Bit mask of CH6 field. /
Vincent Coubard	638:c90ae1400bf2	3992	#define PPI_CHEN_CH6_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	3993	#define PPI_CHEN_CH6_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	3994
Vincent Coubard	638:c90ae1400bf2	3995	/* Bit 5 : Enable PPI channel 5. */
Vincent Coubard	638:c90ae1400bf2	3996	#define PPI_CHEN_CH5_Pos (5UL) /!< Position of CH5 field. /
Vincent Coubard	638:c90ae1400bf2	3997	#define PPI_CHEN_CH5_Msk (0x1UL << PPI_CHEN_CH5_Pos) /!< Bit mask of CH5 field. /
Vincent Coubard	638:c90ae1400bf2	3998	#define PPI_CHEN_CH5_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	3999	#define PPI_CHEN_CH5_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4000
Vincent Coubard	638:c90ae1400bf2	4001	/* Bit 4 : Enable PPI channel 4. */
Vincent Coubard	638:c90ae1400bf2	4002	#define PPI_CHEN_CH4_Pos (4UL) /!< Position of CH4 field. /
Vincent Coubard	638:c90ae1400bf2	4003	#define PPI_CHEN_CH4_Msk (0x1UL << PPI_CHEN_CH4_Pos) /!< Bit mask of CH4 field. /
Vincent Coubard	638:c90ae1400bf2	4004	#define PPI_CHEN_CH4_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4005	#define PPI_CHEN_CH4_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4006
Vincent Coubard	638:c90ae1400bf2	4007	/* Bit 3 : Enable PPI channel 3. */
Vincent Coubard	638:c90ae1400bf2	4008	#define PPI_CHEN_CH3_Pos (3UL) /!< Position of CH3 field. /
Vincent Coubard	638:c90ae1400bf2	4009	#define PPI_CHEN_CH3_Msk (0x1UL << PPI_CHEN_CH3_Pos) /!< Bit mask of CH3 field. /
Vincent Coubard	638:c90ae1400bf2	4010	#define PPI_CHEN_CH3_Disabled (0UL) /!< Channel disabled /
Vincent Coubard	638:c90ae1400bf2	4011	#define PPI_CHEN_CH3_Enabled (1UL) /!< Channel enabled /
Vincent Coubard	638:c90ae1400bf2	4012
Vincent Coubard	638:c90ae1400bf2	4013	/* Bit 2 : Enable PPI channel 2. */
Vincent Coubard	638:c90ae1400bf2	4014	#define PPI_CHEN_CH2_Pos (2UL) /!< Position of CH2 field. /
Vincent Coubard	638:c90ae1400bf2	4015	#define PPI_CHEN_CH2_Msk (0x1UL << PPI_CHEN_CH2_Pos) /!< Bit mask of CH2 field. /
Vincent Coubard	638:c90ae1400bf2	4016	#define PPI_CHEN_CH2_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4017	#define PPI_CHEN_CH2_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4018
Vincent Coubard	638:c90ae1400bf2	4019	/* Bit 1 : Enable PPI channel 1. */
Vincent Coubard	638:c90ae1400bf2	4020	#define PPI_CHEN_CH1_Pos (1UL) /!< Position of CH1 field. /
Vincent Coubard	638:c90ae1400bf2	4021	#define PPI_CHEN_CH1_Msk (0x1UL << PPI_CHEN_CH1_Pos) /!< Bit mask of CH1 field. /
Vincent Coubard	638:c90ae1400bf2	4022	#define PPI_CHEN_CH1_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4023	#define PPI_CHEN_CH1_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4024
Vincent Coubard	638:c90ae1400bf2	4025	/* Bit 0 : Enable PPI channel 0. */
Vincent Coubard	638:c90ae1400bf2	4026	#define PPI_CHEN_CH0_Pos (0UL) /!< Position of CH0 field. /
Vincent Coubard	638:c90ae1400bf2	4027	#define PPI_CHEN_CH0_Msk (0x1UL << PPI_CHEN_CH0_Pos) /!< Bit mask of CH0 field. /
Vincent Coubard	638:c90ae1400bf2	4028	#define PPI_CHEN_CH0_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4029	#define PPI_CHEN_CH0_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4030
Vincent Coubard	638:c90ae1400bf2	4031	/* Register: PPI_CHENSET */
Vincent Coubard	638:c90ae1400bf2	4032	/* Description: Channel enable set. */
Vincent Coubard	638:c90ae1400bf2	4033
Vincent Coubard	638:c90ae1400bf2	4034	/* Bit 31 : Enable PPI channel 31. */
Vincent Coubard	638:c90ae1400bf2	4035	#define PPI_CHENSET_CH31_Pos (31UL) /!< Position of CH31 field. /
Vincent Coubard	638:c90ae1400bf2	4036	#define PPI_CHENSET_CH31_Msk (0x1UL << PPI_CHENSET_CH31_Pos) /!< Bit mask of CH31 field. /
Vincent Coubard	638:c90ae1400bf2	4037	#define PPI_CHENSET_CH31_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4038	#define PPI_CHENSET_CH31_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4039	#define PPI_CHENSET_CH31_Set (1UL) /!< Enable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4040
Vincent Coubard	638:c90ae1400bf2	4041	/* Bit 30 : Enable PPI channel 30. */
Vincent Coubard	638:c90ae1400bf2	4042	#define PPI_CHENSET_CH30_Pos (30UL) /!< Position of CH30 field. /
Vincent Coubard	638:c90ae1400bf2	4043	#define PPI_CHENSET_CH30_Msk (0x1UL << PPI_CHENSET_CH30_Pos) /!< Bit mask of CH30 field. /
Vincent Coubard	638:c90ae1400bf2	4044	#define PPI_CHENSET_CH30_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4045	#define PPI_CHENSET_CH30_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4046	#define PPI_CHENSET_CH30_Set (1UL) /!< Enable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4047
Vincent Coubard	638:c90ae1400bf2	4048	/* Bit 29 : Enable PPI channel 29. */
Vincent Coubard	638:c90ae1400bf2	4049	#define PPI_CHENSET_CH29_Pos (29UL) /!< Position of CH29 field. /
Vincent Coubard	638:c90ae1400bf2	4050	#define PPI_CHENSET_CH29_Msk (0x1UL << PPI_CHENSET_CH29_Pos) /!< Bit mask of CH29 field. /
Vincent Coubard	638:c90ae1400bf2	4051	#define PPI_CHENSET_CH29_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4052	#define PPI_CHENSET_CH29_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4053	#define PPI_CHENSET_CH29_Set (1UL) /!< Enable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4054
Vincent Coubard	638:c90ae1400bf2	4055	/* Bit 28 : Enable PPI channel 28. */
Vincent Coubard	638:c90ae1400bf2	4056	#define PPI_CHENSET_CH28_Pos (28UL) /!< Position of CH28 field. /
Vincent Coubard	638:c90ae1400bf2	4057	#define PPI_CHENSET_CH28_Msk (0x1UL << PPI_CHENSET_CH28_Pos) /!< Bit mask of CH28 field. /
Vincent Coubard	638:c90ae1400bf2	4058	#define PPI_CHENSET_CH28_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4059	#define PPI_CHENSET_CH28_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4060	#define PPI_CHENSET_CH28_Set (1UL) /!< Enable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4061
Vincent Coubard	638:c90ae1400bf2	4062	/* Bit 27 : Enable PPI channel 27. */
Vincent Coubard	638:c90ae1400bf2	4063	#define PPI_CHENSET_CH27_Pos (27UL) /!< Position of CH27 field. /
Vincent Coubard	638:c90ae1400bf2	4064	#define PPI_CHENSET_CH27_Msk (0x1UL << PPI_CHENSET_CH27_Pos) /!< Bit mask of CH27 field. /
Vincent Coubard	638:c90ae1400bf2	4065	#define PPI_CHENSET_CH27_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4066	#define PPI_CHENSET_CH27_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4067	#define PPI_CHENSET_CH27_Set (1UL) /!< Enable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4068
Vincent Coubard	638:c90ae1400bf2	4069	/* Bit 26 : Enable PPI channel 26. */
Vincent Coubard	638:c90ae1400bf2	4070	#define PPI_CHENSET_CH26_Pos (26UL) /!< Position of CH26 field. /
Vincent Coubard	638:c90ae1400bf2	4071	#define PPI_CHENSET_CH26_Msk (0x1UL << PPI_CHENSET_CH26_Pos) /!< Bit mask of CH26 field. /
Vincent Coubard	638:c90ae1400bf2	4072	#define PPI_CHENSET_CH26_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4073	#define PPI_CHENSET_CH26_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4074	#define PPI_CHENSET_CH26_Set (1UL) /!< Enable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4075
Vincent Coubard	638:c90ae1400bf2	4076	/* Bit 25 : Enable PPI channel 25. */
Vincent Coubard	638:c90ae1400bf2	4077	#define PPI_CHENSET_CH25_Pos (25UL) /!< Position of CH25 field. /
Vincent Coubard	638:c90ae1400bf2	4078	#define PPI_CHENSET_CH25_Msk (0x1UL << PPI_CHENSET_CH25_Pos) /!< Bit mask of CH25 field. /
Vincent Coubard	638:c90ae1400bf2	4079	#define PPI_CHENSET_CH25_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4080	#define PPI_CHENSET_CH25_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4081	#define PPI_CHENSET_CH25_Set (1UL) /!< Enable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4082
Vincent Coubard	638:c90ae1400bf2	4083	/* Bit 24 : Enable PPI channel 24. */
Vincent Coubard	638:c90ae1400bf2	4084	#define PPI_CHENSET_CH24_Pos (24UL) /!< Position of CH24 field. /
Vincent Coubard	638:c90ae1400bf2	4085	#define PPI_CHENSET_CH24_Msk (0x1UL << PPI_CHENSET_CH24_Pos) /!< Bit mask of CH24 field. /
Vincent Coubard	638:c90ae1400bf2	4086	#define PPI_CHENSET_CH24_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4087	#define PPI_CHENSET_CH24_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4088	#define PPI_CHENSET_CH24_Set (1UL) /!< Enable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4089
Vincent Coubard	638:c90ae1400bf2	4090	/* Bit 23 : Enable PPI channel 23. */
Vincent Coubard	638:c90ae1400bf2	4091	#define PPI_CHENSET_CH23_Pos (23UL) /!< Position of CH23 field. /
Vincent Coubard	638:c90ae1400bf2	4092	#define PPI_CHENSET_CH23_Msk (0x1UL << PPI_CHENSET_CH23_Pos) /!< Bit mask of CH23 field. /
Vincent Coubard	638:c90ae1400bf2	4093	#define PPI_CHENSET_CH23_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4094	#define PPI_CHENSET_CH23_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4095	#define PPI_CHENSET_CH23_Set (1UL) /!< Enable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4096
Vincent Coubard	638:c90ae1400bf2	4097	/* Bit 22 : Enable PPI channel 22. */
Vincent Coubard	638:c90ae1400bf2	4098	#define PPI_CHENSET_CH22_Pos (22UL) /!< Position of CH22 field. /
Vincent Coubard	638:c90ae1400bf2	4099	#define PPI_CHENSET_CH22_Msk (0x1UL << PPI_CHENSET_CH22_Pos) /!< Bit mask of CH22 field. /
Vincent Coubard	638:c90ae1400bf2	4100	#define PPI_CHENSET_CH22_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4101	#define PPI_CHENSET_CH22_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4102	#define PPI_CHENSET_CH22_Set (1UL) /!< Enable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4103
Vincent Coubard	638:c90ae1400bf2	4104	/* Bit 21 : Enable PPI channel 21. */
Vincent Coubard	638:c90ae1400bf2	4105	#define PPI_CHENSET_CH21_Pos (21UL) /!< Position of CH21 field. /
Vincent Coubard	638:c90ae1400bf2	4106	#define PPI_CHENSET_CH21_Msk (0x1UL << PPI_CHENSET_CH21_Pos) /!< Bit mask of CH21 field. /
Vincent Coubard	638:c90ae1400bf2	4107	#define PPI_CHENSET_CH21_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4108	#define PPI_CHENSET_CH21_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4109	#define PPI_CHENSET_CH21_Set (1UL) /!< Enable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4110
Vincent Coubard	638:c90ae1400bf2	4111	/* Bit 20 : Enable PPI channel 20. */
Vincent Coubard	638:c90ae1400bf2	4112	#define PPI_CHENSET_CH20_Pos (20UL) /!< Position of CH20 field. /
Vincent Coubard	638:c90ae1400bf2	4113	#define PPI_CHENSET_CH20_Msk (0x1UL << PPI_CHENSET_CH20_Pos) /!< Bit mask of CH20 field. /
Vincent Coubard	638:c90ae1400bf2	4114	#define PPI_CHENSET_CH20_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4115	#define PPI_CHENSET_CH20_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4116	#define PPI_CHENSET_CH20_Set (1UL) /!< Enable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4117
Vincent Coubard	638:c90ae1400bf2	4118	/* Bit 15 : Enable PPI channel 15. */
Vincent Coubard	638:c90ae1400bf2	4119	#define PPI_CHENSET_CH15_Pos (15UL) /!< Position of CH15 field. /
Vincent Coubard	638:c90ae1400bf2	4120	#define PPI_CHENSET_CH15_Msk (0x1UL << PPI_CHENSET_CH15_Pos) /!< Bit mask of CH15 field. /
Vincent Coubard	638:c90ae1400bf2	4121	#define PPI_CHENSET_CH15_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4122	#define PPI_CHENSET_CH15_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4123	#define PPI_CHENSET_CH15_Set (1UL) /!< Enable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4124
Vincent Coubard	638:c90ae1400bf2	4125	/* Bit 14 : Enable PPI channel 14. */
Vincent Coubard	638:c90ae1400bf2	4126	#define PPI_CHENSET_CH14_Pos (14UL) /!< Position of CH14 field. /
Vincent Coubard	638:c90ae1400bf2	4127	#define PPI_CHENSET_CH14_Msk (0x1UL << PPI_CHENSET_CH14_Pos) /!< Bit mask of CH14 field. /
Vincent Coubard	638:c90ae1400bf2	4128	#define PPI_CHENSET_CH14_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4129	#define PPI_CHENSET_CH14_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4130	#define PPI_CHENSET_CH14_Set (1UL) /!< Enable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4131
Vincent Coubard	638:c90ae1400bf2	4132	/* Bit 13 : Enable PPI channel 13. */
Vincent Coubard	638:c90ae1400bf2	4133	#define PPI_CHENSET_CH13_Pos (13UL) /!< Position of CH13 field. /
Vincent Coubard	638:c90ae1400bf2	4134	#define PPI_CHENSET_CH13_Msk (0x1UL << PPI_CHENSET_CH13_Pos) /!< Bit mask of CH13 field. /
Vincent Coubard	638:c90ae1400bf2	4135	#define PPI_CHENSET_CH13_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4136	#define PPI_CHENSET_CH13_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4137	#define PPI_CHENSET_CH13_Set (1UL) /!< Enable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4138
Vincent Coubard	638:c90ae1400bf2	4139	/* Bit 12 : Enable PPI channel 12. */
Vincent Coubard	638:c90ae1400bf2	4140	#define PPI_CHENSET_CH12_Pos (12UL) /!< Position of CH12 field. /
Vincent Coubard	638:c90ae1400bf2	4141	#define PPI_CHENSET_CH12_Msk (0x1UL << PPI_CHENSET_CH12_Pos) /!< Bit mask of CH12 field. /
Vincent Coubard	638:c90ae1400bf2	4142	#define PPI_CHENSET_CH12_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4143	#define PPI_CHENSET_CH12_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4144	#define PPI_CHENSET_CH12_Set (1UL) /!< Enable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4145
Vincent Coubard	638:c90ae1400bf2	4146	/* Bit 11 : Enable PPI channel 11. */
Vincent Coubard	638:c90ae1400bf2	4147	#define PPI_CHENSET_CH11_Pos (11UL) /!< Position of CH11 field. /
Vincent Coubard	638:c90ae1400bf2	4148	#define PPI_CHENSET_CH11_Msk (0x1UL << PPI_CHENSET_CH11_Pos) /!< Bit mask of CH11 field. /
Vincent Coubard	638:c90ae1400bf2	4149	#define PPI_CHENSET_CH11_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4150	#define PPI_CHENSET_CH11_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4151	#define PPI_CHENSET_CH11_Set (1UL) /!< Enable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4152
Vincent Coubard	638:c90ae1400bf2	4153	/* Bit 10 : Enable PPI channel 10. */
Vincent Coubard	638:c90ae1400bf2	4154	#define PPI_CHENSET_CH10_Pos (10UL) /!< Position of CH10 field. /
Vincent Coubard	638:c90ae1400bf2	4155	#define PPI_CHENSET_CH10_Msk (0x1UL << PPI_CHENSET_CH10_Pos) /!< Bit mask of CH10 field. /
Vincent Coubard	638:c90ae1400bf2	4156	#define PPI_CHENSET_CH10_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4157	#define PPI_CHENSET_CH10_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4158	#define PPI_CHENSET_CH10_Set (1UL) /!< Enable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4159
Vincent Coubard	638:c90ae1400bf2	4160	/* Bit 9 : Enable PPI channel 9. */
Vincent Coubard	638:c90ae1400bf2	4161	#define PPI_CHENSET_CH9_Pos (9UL) /!< Position of CH9 field. /
Vincent Coubard	638:c90ae1400bf2	4162	#define PPI_CHENSET_CH9_Msk (0x1UL << PPI_CHENSET_CH9_Pos) /!< Bit mask of CH9 field. /
Vincent Coubard	638:c90ae1400bf2	4163	#define PPI_CHENSET_CH9_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4164	#define PPI_CHENSET_CH9_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4165	#define PPI_CHENSET_CH9_Set (1UL) /!< Enable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4166
Vincent Coubard	638:c90ae1400bf2	4167	/* Bit 8 : Enable PPI channel 8. */
Vincent Coubard	638:c90ae1400bf2	4168	#define PPI_CHENSET_CH8_Pos (8UL) /!< Position of CH8 field. /
Vincent Coubard	638:c90ae1400bf2	4169	#define PPI_CHENSET_CH8_Msk (0x1UL << PPI_CHENSET_CH8_Pos) /!< Bit mask of CH8 field. /
Vincent Coubard	638:c90ae1400bf2	4170	#define PPI_CHENSET_CH8_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4171	#define PPI_CHENSET_CH8_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4172	#define PPI_CHENSET_CH8_Set (1UL) /!< Enable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4173
Vincent Coubard	638:c90ae1400bf2	4174	/* Bit 7 : Enable PPI channel 7. */
Vincent Coubard	638:c90ae1400bf2	4175	#define PPI_CHENSET_CH7_Pos (7UL) /!< Position of CH7 field. /
Vincent Coubard	638:c90ae1400bf2	4176	#define PPI_CHENSET_CH7_Msk (0x1UL << PPI_CHENSET_CH7_Pos) /!< Bit mask of CH7 field. /
Vincent Coubard	638:c90ae1400bf2	4177	#define PPI_CHENSET_CH7_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4178	#define PPI_CHENSET_CH7_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4179	#define PPI_CHENSET_CH7_Set (1UL) /!< Enable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4180
Vincent Coubard	638:c90ae1400bf2	4181	/* Bit 6 : Enable PPI channel 6. */
Vincent Coubard	638:c90ae1400bf2	4182	#define PPI_CHENSET_CH6_Pos (6UL) /!< Position of CH6 field. /
Vincent Coubard	638:c90ae1400bf2	4183	#define PPI_CHENSET_CH6_Msk (0x1UL << PPI_CHENSET_CH6_Pos) /!< Bit mask of CH6 field. /
Vincent Coubard	638:c90ae1400bf2	4184	#define PPI_CHENSET_CH6_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4185	#define PPI_CHENSET_CH6_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4186	#define PPI_CHENSET_CH6_Set (1UL) /!< Enable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4187
Vincent Coubard	638:c90ae1400bf2	4188	/* Bit 5 : Enable PPI channel 5. */
Vincent Coubard	638:c90ae1400bf2	4189	#define PPI_CHENSET_CH5_Pos (5UL) /!< Position of CH5 field. /
Vincent Coubard	638:c90ae1400bf2	4190	#define PPI_CHENSET_CH5_Msk (0x1UL << PPI_CHENSET_CH5_Pos) /!< Bit mask of CH5 field. /
Vincent Coubard	638:c90ae1400bf2	4191	#define PPI_CHENSET_CH5_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4192	#define PPI_CHENSET_CH5_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4193	#define PPI_CHENSET_CH5_Set (1UL) /!< Enable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4194
Vincent Coubard	638:c90ae1400bf2	4195	/* Bit 4 : Enable PPI channel 4. */
Vincent Coubard	638:c90ae1400bf2	4196	#define PPI_CHENSET_CH4_Pos (4UL) /!< Position of CH4 field. /
Vincent Coubard	638:c90ae1400bf2	4197	#define PPI_CHENSET_CH4_Msk (0x1UL << PPI_CHENSET_CH4_Pos) /!< Bit mask of CH4 field. /
Vincent Coubard	638:c90ae1400bf2	4198	#define PPI_CHENSET_CH4_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4199	#define PPI_CHENSET_CH4_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4200	#define PPI_CHENSET_CH4_Set (1UL) /!< Enable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4201
Vincent Coubard	638:c90ae1400bf2	4202	/* Bit 3 : Enable PPI channel 3. */
Vincent Coubard	638:c90ae1400bf2	4203	#define PPI_CHENSET_CH3_Pos (3UL) /!< Position of CH3 field. /
Vincent Coubard	638:c90ae1400bf2	4204	#define PPI_CHENSET_CH3_Msk (0x1UL << PPI_CHENSET_CH3_Pos) /!< Bit mask of CH3 field. /
Vincent Coubard	638:c90ae1400bf2	4205	#define PPI_CHENSET_CH3_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4206	#define PPI_CHENSET_CH3_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4207	#define PPI_CHENSET_CH3_Set (1UL) /!< Enable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4208
Vincent Coubard	638:c90ae1400bf2	4209	/* Bit 2 : Enable PPI channel 2. */
Vincent Coubard	638:c90ae1400bf2	4210	#define PPI_CHENSET_CH2_Pos (2UL) /!< Position of CH2 field. /
Vincent Coubard	638:c90ae1400bf2	4211	#define PPI_CHENSET_CH2_Msk (0x1UL << PPI_CHENSET_CH2_Pos) /!< Bit mask of CH2 field. /
Vincent Coubard	638:c90ae1400bf2	4212	#define PPI_CHENSET_CH2_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4213	#define PPI_CHENSET_CH2_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4214	#define PPI_CHENSET_CH2_Set (1UL) /!< Enable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4215
Vincent Coubard	638:c90ae1400bf2	4216	/* Bit 1 : Enable PPI channel 1. */
Vincent Coubard	638:c90ae1400bf2	4217	#define PPI_CHENSET_CH1_Pos (1UL) /!< Position of CH1 field. /
Vincent Coubard	638:c90ae1400bf2	4218	#define PPI_CHENSET_CH1_Msk (0x1UL << PPI_CHENSET_CH1_Pos) /!< Bit mask of CH1 field. /
Vincent Coubard	638:c90ae1400bf2	4219	#define PPI_CHENSET_CH1_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4220	#define PPI_CHENSET_CH1_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4221	#define PPI_CHENSET_CH1_Set (1UL) /!< Enable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4222
Vincent Coubard	638:c90ae1400bf2	4223	/* Bit 0 : Enable PPI channel 0. */
Vincent Coubard	638:c90ae1400bf2	4224	#define PPI_CHENSET_CH0_Pos (0UL) /!< Position of CH0 field. /
Vincent Coubard	638:c90ae1400bf2	4225	#define PPI_CHENSET_CH0_Msk (0x1UL << PPI_CHENSET_CH0_Pos) /!< Bit mask of CH0 field. /
Vincent Coubard	638:c90ae1400bf2	4226	#define PPI_CHENSET_CH0_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4227	#define PPI_CHENSET_CH0_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4228	#define PPI_CHENSET_CH0_Set (1UL) /!< Enable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4229
Vincent Coubard	638:c90ae1400bf2	4230	/* Register: PPI_CHENCLR */
Vincent Coubard	638:c90ae1400bf2	4231	/* Description: Channel enable clear. */
Vincent Coubard	638:c90ae1400bf2	4232
Vincent Coubard	638:c90ae1400bf2	4233	/* Bit 31 : Disable PPI channel 31. */
Vincent Coubard	638:c90ae1400bf2	4234	#define PPI_CHENCLR_CH31_Pos (31UL) /!< Position of CH31 field. /
Vincent Coubard	638:c90ae1400bf2	4235	#define PPI_CHENCLR_CH31_Msk (0x1UL << PPI_CHENCLR_CH31_Pos) /!< Bit mask of CH31 field. /
Vincent Coubard	638:c90ae1400bf2	4236	#define PPI_CHENCLR_CH31_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4237	#define PPI_CHENCLR_CH31_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4238	#define PPI_CHENCLR_CH31_Clear (1UL) /!< Disable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4239
Vincent Coubard	638:c90ae1400bf2	4240	/* Bit 30 : Disable PPI channel 30. */
Vincent Coubard	638:c90ae1400bf2	4241	#define PPI_CHENCLR_CH30_Pos (30UL) /!< Position of CH30 field. /
Vincent Coubard	638:c90ae1400bf2	4242	#define PPI_CHENCLR_CH30_Msk (0x1UL << PPI_CHENCLR_CH30_Pos) /!< Bit mask of CH30 field. /
Vincent Coubard	638:c90ae1400bf2	4243	#define PPI_CHENCLR_CH30_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4244	#define PPI_CHENCLR_CH30_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4245	#define PPI_CHENCLR_CH30_Clear (1UL) /!< Disable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4246
Vincent Coubard	638:c90ae1400bf2	4247	/* Bit 29 : Disable PPI channel 29. */
Vincent Coubard	638:c90ae1400bf2	4248	#define PPI_CHENCLR_CH29_Pos (29UL) /!< Position of CH29 field. /
Vincent Coubard	638:c90ae1400bf2	4249	#define PPI_CHENCLR_CH29_Msk (0x1UL << PPI_CHENCLR_CH29_Pos) /!< Bit mask of CH29 field. /
Vincent Coubard	638:c90ae1400bf2	4250	#define PPI_CHENCLR_CH29_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4251	#define PPI_CHENCLR_CH29_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4252	#define PPI_CHENCLR_CH29_Clear (1UL) /!< Disable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4253
Vincent Coubard	638:c90ae1400bf2	4254	/* Bit 28 : Disable PPI channel 28. */
Vincent Coubard	638:c90ae1400bf2	4255	#define PPI_CHENCLR_CH28_Pos (28UL) /!< Position of CH28 field. /
Vincent Coubard	638:c90ae1400bf2	4256	#define PPI_CHENCLR_CH28_Msk (0x1UL << PPI_CHENCLR_CH28_Pos) /!< Bit mask of CH28 field. /
Vincent Coubard	638:c90ae1400bf2	4257	#define PPI_CHENCLR_CH28_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4258	#define PPI_CHENCLR_CH28_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4259	#define PPI_CHENCLR_CH28_Clear (1UL) /!< Disable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4260
Vincent Coubard	638:c90ae1400bf2	4261	/* Bit 27 : Disable PPI channel 27. */
Vincent Coubard	638:c90ae1400bf2	4262	#define PPI_CHENCLR_CH27_Pos (27UL) /!< Position of CH27 field. /
Vincent Coubard	638:c90ae1400bf2	4263	#define PPI_CHENCLR_CH27_Msk (0x1UL << PPI_CHENCLR_CH27_Pos) /!< Bit mask of CH27 field. /
Vincent Coubard	638:c90ae1400bf2	4264	#define PPI_CHENCLR_CH27_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4265	#define PPI_CHENCLR_CH27_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4266	#define PPI_CHENCLR_CH27_Clear (1UL) /!< Disable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4267
Vincent Coubard	638:c90ae1400bf2	4268	/* Bit 26 : Disable PPI channel 26. */
Vincent Coubard	638:c90ae1400bf2	4269	#define PPI_CHENCLR_CH26_Pos (26UL) /!< Position of CH26 field. /
Vincent Coubard	638:c90ae1400bf2	4270	#define PPI_CHENCLR_CH26_Msk (0x1UL << PPI_CHENCLR_CH26_Pos) /!< Bit mask of CH26 field. /
Vincent Coubard	638:c90ae1400bf2	4271	#define PPI_CHENCLR_CH26_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4272	#define PPI_CHENCLR_CH26_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4273	#define PPI_CHENCLR_CH26_Clear (1UL) /!< Disable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4274
Vincent Coubard	638:c90ae1400bf2	4275	/* Bit 25 : Disable PPI channel 25. */
Vincent Coubard	638:c90ae1400bf2	4276	#define PPI_CHENCLR_CH25_Pos (25UL) /!< Position of CH25 field. /
Vincent Coubard	638:c90ae1400bf2	4277	#define PPI_CHENCLR_CH25_Msk (0x1UL << PPI_CHENCLR_CH25_Pos) /!< Bit mask of CH25 field. /
Vincent Coubard	638:c90ae1400bf2	4278	#define PPI_CHENCLR_CH25_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4279	#define PPI_CHENCLR_CH25_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4280	#define PPI_CHENCLR_CH25_Clear (1UL) /!< Disable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4281
Vincent Coubard	638:c90ae1400bf2	4282	/* Bit 24 : Disable PPI channel 24. */
Vincent Coubard	638:c90ae1400bf2	4283	#define PPI_CHENCLR_CH24_Pos (24UL) /!< Position of CH24 field. /
Vincent Coubard	638:c90ae1400bf2	4284	#define PPI_CHENCLR_CH24_Msk (0x1UL << PPI_CHENCLR_CH24_Pos) /!< Bit mask of CH24 field. /
Vincent Coubard	638:c90ae1400bf2	4285	#define PPI_CHENCLR_CH24_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4286	#define PPI_CHENCLR_CH24_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4287	#define PPI_CHENCLR_CH24_Clear (1UL) /!< Disable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4288
Vincent Coubard	638:c90ae1400bf2	4289	/* Bit 23 : Disable PPI channel 23. */
Vincent Coubard	638:c90ae1400bf2	4290	#define PPI_CHENCLR_CH23_Pos (23UL) /!< Position of CH23 field. /
Vincent Coubard	638:c90ae1400bf2	4291	#define PPI_CHENCLR_CH23_Msk (0x1UL << PPI_CHENCLR_CH23_Pos) /!< Bit mask of CH23 field. /
Vincent Coubard	638:c90ae1400bf2	4292	#define PPI_CHENCLR_CH23_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4293	#define PPI_CHENCLR_CH23_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4294	#define PPI_CHENCLR_CH23_Clear (1UL) /!< Disable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4295
Vincent Coubard	638:c90ae1400bf2	4296	/* Bit 22 : Disable PPI channel 22. */
Vincent Coubard	638:c90ae1400bf2	4297	#define PPI_CHENCLR_CH22_Pos (22UL) /!< Position of CH22 field. /
Vincent Coubard	638:c90ae1400bf2	4298	#define PPI_CHENCLR_CH22_Msk (0x1UL << PPI_CHENCLR_CH22_Pos) /!< Bit mask of CH22 field. /
Vincent Coubard	638:c90ae1400bf2	4299	#define PPI_CHENCLR_CH22_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4300	#define PPI_CHENCLR_CH22_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4301	#define PPI_CHENCLR_CH22_Clear (1UL) /!< Disable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4302
Vincent Coubard	638:c90ae1400bf2	4303	/* Bit 21 : Disable PPI channel 21. */
Vincent Coubard	638:c90ae1400bf2	4304	#define PPI_CHENCLR_CH21_Pos (21UL) /!< Position of CH21 field. /
Vincent Coubard	638:c90ae1400bf2	4305	#define PPI_CHENCLR_CH21_Msk (0x1UL << PPI_CHENCLR_CH21_Pos) /!< Bit mask of CH21 field. /
Vincent Coubard	638:c90ae1400bf2	4306	#define PPI_CHENCLR_CH21_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4307	#define PPI_CHENCLR_CH21_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4308	#define PPI_CHENCLR_CH21_Clear (1UL) /!< Disable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4309
Vincent Coubard	638:c90ae1400bf2	4310	/* Bit 20 : Disable PPI channel 20. */
Vincent Coubard	638:c90ae1400bf2	4311	#define PPI_CHENCLR_CH20_Pos (20UL) /!< Position of CH20 field. /
Vincent Coubard	638:c90ae1400bf2	4312	#define PPI_CHENCLR_CH20_Msk (0x1UL << PPI_CHENCLR_CH20_Pos) /!< Bit mask of CH20 field. /
Vincent Coubard	638:c90ae1400bf2	4313	#define PPI_CHENCLR_CH20_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4314	#define PPI_CHENCLR_CH20_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4315	#define PPI_CHENCLR_CH20_Clear (1UL) /!< Disable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4316
Vincent Coubard	638:c90ae1400bf2	4317	/* Bit 15 : Disable PPI channel 15. */
Vincent Coubard	638:c90ae1400bf2	4318	#define PPI_CHENCLR_CH15_Pos (15UL) /!< Position of CH15 field. /
Vincent Coubard	638:c90ae1400bf2	4319	#define PPI_CHENCLR_CH15_Msk (0x1UL << PPI_CHENCLR_CH15_Pos) /!< Bit mask of CH15 field. /
Vincent Coubard	638:c90ae1400bf2	4320	#define PPI_CHENCLR_CH15_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4321	#define PPI_CHENCLR_CH15_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4322	#define PPI_CHENCLR_CH15_Clear (1UL) /!< Disable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4323
Vincent Coubard	638:c90ae1400bf2	4324	/* Bit 14 : Disable PPI channel 14. */
Vincent Coubard	638:c90ae1400bf2	4325	#define PPI_CHENCLR_CH14_Pos (14UL) /!< Position of CH14 field. /
Vincent Coubard	638:c90ae1400bf2	4326	#define PPI_CHENCLR_CH14_Msk (0x1UL << PPI_CHENCLR_CH14_Pos) /!< Bit mask of CH14 field. /
Vincent Coubard	638:c90ae1400bf2	4327	#define PPI_CHENCLR_CH14_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4328	#define PPI_CHENCLR_CH14_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4329	#define PPI_CHENCLR_CH14_Clear (1UL) /!< Disable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4330
Vincent Coubard	638:c90ae1400bf2	4331	/* Bit 13 : Disable PPI channel 13. */
Vincent Coubard	638:c90ae1400bf2	4332	#define PPI_CHENCLR_CH13_Pos (13UL) /!< Position of CH13 field. /
Vincent Coubard	638:c90ae1400bf2	4333	#define PPI_CHENCLR_CH13_Msk (0x1UL << PPI_CHENCLR_CH13_Pos) /!< Bit mask of CH13 field. /
Vincent Coubard	638:c90ae1400bf2	4334	#define PPI_CHENCLR_CH13_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4335	#define PPI_CHENCLR_CH13_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4336	#define PPI_CHENCLR_CH13_Clear (1UL) /!< Disable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4337
Vincent Coubard	638:c90ae1400bf2	4338	/* Bit 12 : Disable PPI channel 12. */
Vincent Coubard	638:c90ae1400bf2	4339	#define PPI_CHENCLR_CH12_Pos (12UL) /!< Position of CH12 field. /
Vincent Coubard	638:c90ae1400bf2	4340	#define PPI_CHENCLR_CH12_Msk (0x1UL << PPI_CHENCLR_CH12_Pos) /!< Bit mask of CH12 field. /
Vincent Coubard	638:c90ae1400bf2	4341	#define PPI_CHENCLR_CH12_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4342	#define PPI_CHENCLR_CH12_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4343	#define PPI_CHENCLR_CH12_Clear (1UL) /!< Disable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4344
Vincent Coubard	638:c90ae1400bf2	4345	/* Bit 11 : Disable PPI channel 11. */
Vincent Coubard	638:c90ae1400bf2	4346	#define PPI_CHENCLR_CH11_Pos (11UL) /!< Position of CH11 field. /
Vincent Coubard	638:c90ae1400bf2	4347	#define PPI_CHENCLR_CH11_Msk (0x1UL << PPI_CHENCLR_CH11_Pos) /!< Bit mask of CH11 field. /
Vincent Coubard	638:c90ae1400bf2	4348	#define PPI_CHENCLR_CH11_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4349	#define PPI_CHENCLR_CH11_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4350	#define PPI_CHENCLR_CH11_Clear (1UL) /!< Disable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4351
Vincent Coubard	638:c90ae1400bf2	4352	/* Bit 10 : Disable PPI channel 10. */
Vincent Coubard	638:c90ae1400bf2	4353	#define PPI_CHENCLR_CH10_Pos (10UL) /!< Position of CH10 field. /
Vincent Coubard	638:c90ae1400bf2	4354	#define PPI_CHENCLR_CH10_Msk (0x1UL << PPI_CHENCLR_CH10_Pos) /!< Bit mask of CH10 field. /
Vincent Coubard	638:c90ae1400bf2	4355	#define PPI_CHENCLR_CH10_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4356	#define PPI_CHENCLR_CH10_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4357	#define PPI_CHENCLR_CH10_Clear (1UL) /!< Disable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4358
Vincent Coubard	638:c90ae1400bf2	4359	/* Bit 9 : Disable PPI channel 9. */
Vincent Coubard	638:c90ae1400bf2	4360	#define PPI_CHENCLR_CH9_Pos (9UL) /!< Position of CH9 field. /
Vincent Coubard	638:c90ae1400bf2	4361	#define PPI_CHENCLR_CH9_Msk (0x1UL << PPI_CHENCLR_CH9_Pos) /!< Bit mask of CH9 field. /
Vincent Coubard	638:c90ae1400bf2	4362	#define PPI_CHENCLR_CH9_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4363	#define PPI_CHENCLR_CH9_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4364	#define PPI_CHENCLR_CH9_Clear (1UL) /!< Disable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4365
Vincent Coubard	638:c90ae1400bf2	4366	/* Bit 8 : Disable PPI channel 8. */
Vincent Coubard	638:c90ae1400bf2	4367	#define PPI_CHENCLR_CH8_Pos (8UL) /!< Position of CH8 field. /
Vincent Coubard	638:c90ae1400bf2	4368	#define PPI_CHENCLR_CH8_Msk (0x1UL << PPI_CHENCLR_CH8_Pos) /!< Bit mask of CH8 field. /
Vincent Coubard	638:c90ae1400bf2	4369	#define PPI_CHENCLR_CH8_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4370	#define PPI_CHENCLR_CH8_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4371	#define PPI_CHENCLR_CH8_Clear (1UL) /!< Disable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4372
Vincent Coubard	638:c90ae1400bf2	4373	/* Bit 7 : Disable PPI channel 7. */
Vincent Coubard	638:c90ae1400bf2	4374	#define PPI_CHENCLR_CH7_Pos (7UL) /!< Position of CH7 field. /
Vincent Coubard	638:c90ae1400bf2	4375	#define PPI_CHENCLR_CH7_Msk (0x1UL << PPI_CHENCLR_CH7_Pos) /!< Bit mask of CH7 field. /
Vincent Coubard	638:c90ae1400bf2	4376	#define PPI_CHENCLR_CH7_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4377	#define PPI_CHENCLR_CH7_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4378	#define PPI_CHENCLR_CH7_Clear (1UL) /!< Disable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4379
Vincent Coubard	638:c90ae1400bf2	4380	/* Bit 6 : Disable PPI channel 6. */
Vincent Coubard	638:c90ae1400bf2	4381	#define PPI_CHENCLR_CH6_Pos (6UL) /!< Position of CH6 field. /
Vincent Coubard	638:c90ae1400bf2	4382	#define PPI_CHENCLR_CH6_Msk (0x1UL << PPI_CHENCLR_CH6_Pos) /!< Bit mask of CH6 field. /
Vincent Coubard	638:c90ae1400bf2	4383	#define PPI_CHENCLR_CH6_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4384	#define PPI_CHENCLR_CH6_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4385	#define PPI_CHENCLR_CH6_Clear (1UL) /!< Disable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4386
Vincent Coubard	638:c90ae1400bf2	4387	/* Bit 5 : Disable PPI channel 5. */
Vincent Coubard	638:c90ae1400bf2	4388	#define PPI_CHENCLR_CH5_Pos (5UL) /!< Position of CH5 field. /
Vincent Coubard	638:c90ae1400bf2	4389	#define PPI_CHENCLR_CH5_Msk (0x1UL << PPI_CHENCLR_CH5_Pos) /!< Bit mask of CH5 field. /
Vincent Coubard	638:c90ae1400bf2	4390	#define PPI_CHENCLR_CH5_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4391	#define PPI_CHENCLR_CH5_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4392	#define PPI_CHENCLR_CH5_Clear (1UL) /!< Disable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4393
Vincent Coubard	638:c90ae1400bf2	4394	/* Bit 4 : Disable PPI channel 4. */
Vincent Coubard	638:c90ae1400bf2	4395	#define PPI_CHENCLR_CH4_Pos (4UL) /!< Position of CH4 field. /
Vincent Coubard	638:c90ae1400bf2	4396	#define PPI_CHENCLR_CH4_Msk (0x1UL << PPI_CHENCLR_CH4_Pos) /!< Bit mask of CH4 field. /
Vincent Coubard	638:c90ae1400bf2	4397	#define PPI_CHENCLR_CH4_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4398	#define PPI_CHENCLR_CH4_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4399	#define PPI_CHENCLR_CH4_Clear (1UL) /!< Disable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4400
Vincent Coubard	638:c90ae1400bf2	4401	/* Bit 3 : Disable PPI channel 3. */
Vincent Coubard	638:c90ae1400bf2	4402	#define PPI_CHENCLR_CH3_Pos (3UL) /!< Position of CH3 field. /
Vincent Coubard	638:c90ae1400bf2	4403	#define PPI_CHENCLR_CH3_Msk (0x1UL << PPI_CHENCLR_CH3_Pos) /!< Bit mask of CH3 field. /
Vincent Coubard	638:c90ae1400bf2	4404	#define PPI_CHENCLR_CH3_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4405	#define PPI_CHENCLR_CH3_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4406	#define PPI_CHENCLR_CH3_Clear (1UL) /!< Disable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4407
Vincent Coubard	638:c90ae1400bf2	4408	/* Bit 2 : Disable PPI channel 2. */
Vincent Coubard	638:c90ae1400bf2	4409	#define PPI_CHENCLR_CH2_Pos (2UL) /!< Position of CH2 field. /
Vincent Coubard	638:c90ae1400bf2	4410	#define PPI_CHENCLR_CH2_Msk (0x1UL << PPI_CHENCLR_CH2_Pos) /!< Bit mask of CH2 field. /
Vincent Coubard	638:c90ae1400bf2	4411	#define PPI_CHENCLR_CH2_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4412	#define PPI_CHENCLR_CH2_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4413	#define PPI_CHENCLR_CH2_Clear (1UL) /!< Disable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4414
Vincent Coubard	638:c90ae1400bf2	4415	/* Bit 1 : Disable PPI channel 1. */
Vincent Coubard	638:c90ae1400bf2	4416	#define PPI_CHENCLR_CH1_Pos (1UL) /!< Position of CH1 field. /
Vincent Coubard	638:c90ae1400bf2	4417	#define PPI_CHENCLR_CH1_Msk (0x1UL << PPI_CHENCLR_CH1_Pos) /!< Bit mask of CH1 field. /
Vincent Coubard	638:c90ae1400bf2	4418	#define PPI_CHENCLR_CH1_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4419	#define PPI_CHENCLR_CH1_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4420	#define PPI_CHENCLR_CH1_Clear (1UL) /!< Disable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4421
Vincent Coubard	638:c90ae1400bf2	4422	/* Bit 0 : Disable PPI channel 0. */
Vincent Coubard	638:c90ae1400bf2	4423	#define PPI_CHENCLR_CH0_Pos (0UL) /!< Position of CH0 field. /
Vincent Coubard	638:c90ae1400bf2	4424	#define PPI_CHENCLR_CH0_Msk (0x1UL << PPI_CHENCLR_CH0_Pos) /!< Bit mask of CH0 field. /
Vincent Coubard	638:c90ae1400bf2	4425	#define PPI_CHENCLR_CH0_Disabled (0UL) /!< Channel disabled. /
Vincent Coubard	638:c90ae1400bf2	4426	#define PPI_CHENCLR_CH0_Enabled (1UL) /!< Channel enabled. /
Vincent Coubard	638:c90ae1400bf2	4427	#define PPI_CHENCLR_CH0_Clear (1UL) /!< Disable channel on write. /
Vincent Coubard	638:c90ae1400bf2	4428
Vincent Coubard	638:c90ae1400bf2	4429	/* Register: PPI_CHG */
Vincent Coubard	638:c90ae1400bf2	4430	/* Description: Channel group configuration. */
Vincent Coubard	638:c90ae1400bf2	4431
Vincent Coubard	638:c90ae1400bf2	4432	/* Bit 31 : Include CH31 in channel group. */
Vincent Coubard	638:c90ae1400bf2	4433	#define PPI_CHG_CH31_Pos (31UL) /!< Position of CH31 field. /
Vincent Coubard	638:c90ae1400bf2	4434	#define PPI_CHG_CH31_Msk (0x1UL << PPI_CHG_CH31_Pos) /!< Bit mask of CH31 field. /
Vincent Coubard	638:c90ae1400bf2	4435	#define PPI_CHG_CH31_Excluded (0UL) /!< Channel excluded. /
Vincent Coubard	638:c90ae1400bf2	4436	#define PPI_CHG_CH31_Included (1UL) /!< Channel included. /
Vincent Coubard	638:c90ae1400bf2	4437
Vincent Coubard	638:c90ae1400bf2	4438	/* Bit 30 : Include CH30 in channel group. */
Vincent Coubard	638:c90ae1400bf2	4439	#define PPI_CHG_CH30_Pos (30UL) /!< Position of CH30 field. /
Vincent Coubard	638:c90ae1400bf2	4440	#define PPI_CHG_CH30_Msk (0x1UL << PPI_CHG_CH30_Pos) /!< Bit mask of CH30 field. /
Vincent Coubard	638:c90ae1400bf2	4441	#define PPI_CHG_CH30_Excluded (0UL) /!< Channel excluded. /
Vincent Coubard	638:c90ae1400bf2	4442	#define PPI_CHG_CH30_Included (1UL) /!< Channel included. /
Vincent Coubard	638:c90ae1400bf2	4443
Vincent Coubard	638:c90ae1400bf2	4444	/* Bit 29 : Include CH29 in channel group. */
Vincent Coubard	638:c90ae1400bf2	4445	#define PPI_CHG_CH29_Pos (29UL) /!< Position of CH29 field. /
Vincent Coubard	638:c90ae1400bf2	4446	#define PPI_CHG_CH29_Msk (0x1UL << PPI_CHG_CH29_Pos) /!< Bit mask of CH29 field. /
Vincent Coubard	638:c90ae1400bf2	4447	#define PPI_CHG_CH29_Excluded (0UL) /!< Channel excluded. /
Vincent Coubard	638:c90ae1400bf2	4448	#define PPI_CHG_CH29_Included (1UL) /!< Channel included. /
Vincent Coubard	638:c90ae1400bf2	4449
Vincent Coubard	638:c90ae1400bf2	4450	/* Bit 28 : Include CH28 in channel group. */
Vincent Coubard	638:c90ae1400bf2	4451	#define PPI_CHG_CH28_Pos (28UL) /!< Position of CH28 field. /
Vincent Coubard	638:c90ae1400bf2	4452	#define PPI_CHG_CH28_Msk (0x1UL << PPI_CHG_CH28_Pos) /!< Bit mask of CH28 field. /
Vincent Coubard	638:c90ae1400bf2	4453	#define PPI_CHG_CH28_Excluded (0UL) /!< Channel excluded. /
Vincent Coubard	638:c90ae1400bf2	4454	#define PPI_CHG_CH28_Included (1UL) /!< Channel included. /
Vincent Coubard	638:c90ae1400bf2	4455
Vincent Coubard	638:c90ae1400bf2	4456	/* Bit 27 : Include CH27 in channel group. */
Vincent Coubard	638:c90ae1400bf2	4457	#define PPI_CHG_CH27_Pos (27UL) /!< Position of CH27 field. /
Vincent Coubard	638:c90ae1400bf2	4458	#define PPI_CHG_CH27_Msk (0x1UL << PPI_CHG_CH27_Pos) /!< Bit mask of CH27 field. /
Vincent Coubard	638:c90ae1400bf2	4459	#define PPI_CHG_CH27_Excluded (0UL) /!< Channel excluded. /
Vincent Coubard	638:c90ae1400bf2	4460	#define PPI_CHG_CH27_Included (1UL) /!< Channel included. /
Vincent Coubard	638:c90ae1400bf2	4461
Vincent Coubard	638:c90ae1400bf2	4462	/* Bit 26 : Include CH26 in channel group. */
Vincent Coubard	638:c90ae1400bf2	4463	#define PPI_CHG_CH26_Pos (26UL) /!< Position of CH26 field. /
Vincent Coubard	638:c90ae1400bf2	4464	#define PPI_CHG_CH26_Msk (0x1UL << PPI_CHG_CH26_Pos) /!< Bit mask of CH26 field. /
Vincent Coubard	638:c90ae1400bf2	4465	#define PPI_CHG_CH26_Excluded (0UL) /!< Channel excluded. /
Vincent Coubard	638:c90ae1400bf2	4466	#define PPI_CHG_CH26_Included (1UL) /!< Channel included. /
Vincent Coubard	638:c90ae1400bf2	4467
Vincent Coubard	638:c90ae1400bf2	4468	/* Bit 25 : Include CH25 in channel group. */
Vincent Coubard	638:c90ae1400bf2	4469	#define PPI_CHG_CH25_Pos (25UL) /!< Position of CH25 field. /
Vincent Coubard	638:c90ae1400bf2	4470	#define PPI_CHG_CH25_Msk (0x1UL << PPI_CHG_CH25_Pos) /!< Bit mask of CH25 field. /
Vincent Coubard	638:c90ae1400bf2	4471	#define PPI_CHG_CH25_Excluded (0UL) /!< Channel excluded. /
Vincent Coubard	638:c90ae1400bf2	4472	#define PPI_CHG_CH25_Included (1UL) /!< Channel included. /
Vincent Coubard	638:c90ae1400bf2	4473
Vincent Coubard	638:c90ae1400bf2	4474	/* Bit 24 : Include CH24 in channel group. */
Vincent Coubard	638:c90ae1400bf2	4475	#define PPI_CHG_CH24_Pos (24UL) /!< Position of CH24 field. /
Vincent Coubard	638:c90ae1400bf2	4476	#define PPI_CHG_CH24_Msk (0x1UL << PPI_CHG_CH24_Pos) /!< Bit mask of CH24 field. /
Vincent Coubard	638:c90ae1400bf2	4477	#define PPI_CHG_CH24_Excluded (0UL) /!< Channel excluded. /
Vincent Coubard	638:c90ae1400bf2	4478	#define PPI_CHG_CH24_Included (1UL) /!< Channel included. /
Vincent Coubard	638:c90ae1400bf2	4479
Vincent Coubard	638:c90ae1400bf2	4480	/* Bit 23 : Include CH23 in channel group. */
Vincent Coubard	638:c90ae1400bf2	4481	#define PPI_CHG_CH23_Pos (23UL) /!< Position of CH23 field. /
Vincent Coubard	638:c90ae1400bf2	4482	#define PPI_CHG_CH23_Msk (0x1UL << PPI_CHG_CH23_Pos) /!< Bit mask of CH23 field. /
Vincent Coubard	638:c90ae1400bf2	4483	#define PPI_CHG_CH23_Excluded (0UL) /!< Channel excluded. /
Vincent Coubard	638:c90ae1400bf2	4484	#define PPI_CHG_CH23_Included (1UL) /!< Channel included. /
Vincent Coubard	638:c90ae1400bf2	4485
Vincent Coubard	638:c90ae1400bf2	4486	/* Bit 22 : Include CH22 in channel group. */
Vincent Coubard	638:c90ae1400bf2	4487	#define PPI_CHG_CH22_Pos (22UL) /!< Position of CH22 field. /
Vincent Coubard	638:c90ae1400bf2	4488	#define PPI_CHG_CH22_Msk (0x1UL << PPI_CHG_CH22_Pos) /!< Bit mask of CH22 field. /
Vincent Coubard	638:c90ae1400bf2	4489	#define PPI_CHG_CH22_Excluded (0UL) /!< Channel excluded. /
Vincent Coubard	638:c90ae1400bf2	4490	#define PPI_CHG_CH22_Included (1UL) /!< Channel included. /
Vincent Coubard	638:c90ae1400bf2	4491
Vincent Coubard	638:c90ae1400bf2	4492	/* Bit 21 : Include CH21 in channel group. */
Vincent Coubard	638:c90ae1400bf2	4493	#define PPI_CHG_CH21_Pos (21UL) /!< Position of CH21 field. /
Vincent Coubard	638:c90ae1400bf2	4494	#define PPI_CHG_CH21_Msk (0x1UL << PPI_CHG_CH21_Pos) /!< Bit mask of CH21 field. /
Vincent Coubard	638:c90ae1400bf2	4495	#define PPI_CHG_CH21_Excluded (0UL) /!< Channel excluded. /
Vincent Coubard	638:c90ae1400bf2	4496	#define PPI_CHG_CH21_Included (1UL) /!< Channel included. /
Vincent Coubard	638:c90ae1400bf2	4497
Vincent Coubard	638:c90ae1400bf2	4498	/* Bit 20 : Include CH20 in channel group. */
Vincent Coubard	638:c90ae1400bf2	4499	#define PPI_CHG_CH20_Pos (20UL) /!< Position of CH20 field. /
Vincent Coubard	638:c90ae1400bf2	4500	#define PPI_CHG_CH20_Msk (0x1UL << PPI_CHG_CH20_Pos) /!< Bit mask of CH20 field. /
Vincent Coubard	638:c90ae1400bf2	4501	#define PPI_CHG_CH20_Excluded (0UL) /!< Channel excluded. /
Vincent Coubard	638:c90ae1400bf2	4502	#define PPI_CHG_CH20_Included (1UL) /!< Channel included. /
Vincent Coubard	638:c90ae1400bf2	4503
Vincent Coubard	638:c90ae1400bf2	4504	/* Bit 15 : Include CH15 in channel group. */
Vincent Coubard	638:c90ae1400bf2	4505	#define PPI_CHG_CH15_Pos (15UL) /!< Position of CH15 field. /
Vincent Coubard	638:c90ae1400bf2	4506	#define PPI_CHG_CH15_Msk (0x1UL << PPI_CHG_CH15_Pos) /!< Bit mask of CH15 field. /
Vincent Coubard	638:c90ae1400bf2	4507	#define PPI_CHG_CH15_Excluded (0UL) /!< Channel excluded. /
Vincent Coubard	638:c90ae1400bf2	4508	#define PPI_CHG_CH15_Included (1UL) /!< Channel included. /
Vincent Coubard	638:c90ae1400bf2	4509
Vincent Coubard	638:c90ae1400bf2	4510	/* Bit 14 : Include CH14 in channel group. */
Vincent Coubard	638:c90ae1400bf2	4511	#define PPI_CHG_CH14_Pos (14UL) /!< Position of CH14 field. /
Vincent Coubard	638:c90ae1400bf2	4512	#define PPI_CHG_CH14_Msk (0x1UL << PPI_CHG_CH14_Pos) /!< Bit mask of CH14 field. /
Vincent Coubard	638:c90ae1400bf2	4513	#define PPI_CHG_CH14_Excluded (0UL) /!< Channel excluded. /
Vincent Coubard	638:c90ae1400bf2	4514	#define PPI_CHG_CH14_Included (1UL) /!< Channel included. /
Vincent Coubard	638:c90ae1400bf2	4515
Vincent Coubard	638:c90ae1400bf2	4516	/* Bit 13 : Include CH13 in channel group. */
Vincent Coubard	638:c90ae1400bf2	4517	#define PPI_CHG_CH13_Pos (13UL) /!< Position of CH13 field. /
Vincent Coubard	638:c90ae1400bf2	4518	#define PPI_CHG_CH13_Msk (0x1UL << PPI_CHG_CH13_Pos) /!< Bit mask of CH13 field. /
Vincent Coubard	638:c90ae1400bf2	4519	#define PPI_CHG_CH13_Excluded (0UL) /!< Channel excluded. /
Vincent Coubard	638:c90ae1400bf2	4520	#define PPI_CHG_CH13_Included (1UL) /!< Channel included. /
Vincent Coubard	638:c90ae1400bf2	4521
Vincent Coubard	638:c90ae1400bf2	4522	/* Bit 12 : Include CH12 in channel group. */
Vincent Coubard	638:c90ae1400bf2	4523	#define PPI_CHG_CH12_Pos (12UL) /!< Position of CH12 field. /
Vincent Coubard	638:c90ae1400bf2	4524	#define PPI_CHG_CH12_Msk (0x1UL << PPI_CHG_CH12_Pos) /!< Bit mask of CH12 field. /
Vincent Coubard	638:c90ae1400bf2	4525	#define PPI_CHG_CH12_Excluded (0UL) /!< Channel excluded. /
Vincent Coubard	638:c90ae1400bf2	4526	#define PPI_CHG_CH12_Included (1UL) /!< Channel included. /
Vincent Coubard	638:c90ae1400bf2	4527
Vincent Coubard	638:c90ae1400bf2	4528	/* Bit 11 : Include CH11 in channel group. */
Vincent Coubard	638:c90ae1400bf2	4529	#define PPI_CHG_CH11_Pos (11UL) /!< Position of CH11 field. /
Vincent Coubard	638:c90ae1400bf2	4530	#define PPI_CHG_CH11_Msk (0x1UL << PPI_CHG_CH11_Pos) /!< Bit mask of CH11 field. /
Vincent Coubard	638:c90ae1400bf2	4531	#define PPI_CHG_CH11_Excluded (0UL) /!< Channel excluded. /
Vincent Coubard	638:c90ae1400bf2	4532	#define PPI_CHG_CH11_Included (1UL) /!< Channel included. /
Vincent Coubard	638:c90ae1400bf2	4533
Vincent Coubard	638:c90ae1400bf2	4534	/* Bit 10 : Include CH10 in channel group. */
Vincent Coubard	638:c90ae1400bf2	4535	#define PPI_CHG_CH10_Pos (10UL) /!< Position of CH10 field. /
Vincent Coubard	638:c90ae1400bf2	4536	#define PPI_CHG_CH10_Msk (0x1UL << PPI_CHG_CH10_Pos) /!< Bit mask of CH10 field. /
Vincent Coubard	638:c90ae1400bf2	4537	#define PPI_CHG_CH10_Excluded (0UL) /!< Channel excluded. /
Vincent Coubard	638:c90ae1400bf2	4538	#define PPI_CHG_CH10_Included (1UL) /!< Channel included. /
Vincent Coubard	638:c90ae1400bf2	4539
Vincent Coubard	638:c90ae1400bf2	4540	/* Bit 9 : Include CH9 in channel group. */
Vincent Coubard	638:c90ae1400bf2	4541	#define PPI_CHG_CH9_Pos (9UL) /!< Position of CH9 field. /
Vincent Coubard	638:c90ae1400bf2	4542	#define PPI_CHG_CH9_Msk (0x1UL << PPI_CHG_CH9_Pos) /!< Bit mask of CH9 field. /
Vincent Coubard	638:c90ae1400bf2	4543	#define PPI_CHG_CH9_Excluded (0UL) /!< Channel excluded. /
Vincent Coubard	638:c90ae1400bf2	4544	#define PPI_CHG_CH9_Included (1UL) /!< Channel included. /
Vincent Coubard	638:c90ae1400bf2	4545
Vincent Coubard	638:c90ae1400bf2	4546	/* Bit 8 : Include CH8 in channel group. */
Vincent Coubard	638:c90ae1400bf2	4547	#define PPI_CHG_CH8_Pos (8UL) /!< Position of CH8 field. /
Vincent Coubard	638:c90ae1400bf2	4548	#define PPI_CHG_CH8_Msk (0x1UL << PPI_CHG_CH8_Pos) /!< Bit mask of CH8 field. /
Vincent Coubard	638:c90ae1400bf2	4549	#define PPI_CHG_CH8_Excluded (0UL) /!< Channel excluded. /
Vincent Coubard	638:c90ae1400bf2	4550	#define PPI_CHG_CH8_Included (1UL) /!< Channel included. /
Vincent Coubard	638:c90ae1400bf2	4551
Vincent Coubard	638:c90ae1400bf2	4552	/* Bit 7 : Include CH7 in channel group. */
Vincent Coubard	638:c90ae1400bf2	4553	#define PPI_CHG_CH7_Pos (7UL) /!< Position of CH7 field. /
Vincent Coubard	638:c90ae1400bf2	4554	#define PPI_CHG_CH7_Msk (0x1UL << PPI_CHG_CH7_Pos) /!< Bit mask of CH7 field. /
Vincent Coubard	638:c90ae1400bf2	4555	#define PPI_CHG_CH7_Excluded (0UL) /!< Channel excluded. /
Vincent Coubard	638:c90ae1400bf2	4556	#define PPI_CHG_CH7_Included (1UL) /!< Channel included. /
Vincent Coubard	638:c90ae1400bf2	4557
Vincent Coubard	638:c90ae1400bf2	4558	/* Bit 6 : Include CH6 in channel group. */
Vincent Coubard	638:c90ae1400bf2	4559	#define PPI_CHG_CH6_Pos (6UL) /!< Position of CH6 field. /
Vincent Coubard	638:c90ae1400bf2	4560	#define PPI_CHG_CH6_Msk (0x1UL << PPI_CHG_CH6_Pos) /!< Bit mask of CH6 field. /
Vincent Coubard	638:c90ae1400bf2	4561	#define PPI_CHG_CH6_Excluded (0UL) /!< Channel excluded. /
Vincent Coubard	638:c90ae1400bf2	4562	#define PPI_CHG_CH6_Included (1UL) /!< Channel included. /
Vincent Coubard	638:c90ae1400bf2	4563
Vincent Coubard	638:c90ae1400bf2	4564	/* Bit 5 : Include CH5 in channel group. */
Vincent Coubard	638:c90ae1400bf2	4565	#define PPI_CHG_CH5_Pos (5UL) /!< Position of CH5 field. /
Vincent Coubard	638:c90ae1400bf2	4566	#define PPI_CHG_CH5_Msk (0x1UL << PPI_CHG_CH5_Pos) /!< Bit mask of CH5 field. /
Vincent Coubard	638:c90ae1400bf2	4567	#define PPI_CHG_CH5_Excluded (0UL) /!< Channel excluded. /
Vincent Coubard	638:c90ae1400bf2	4568	#define PPI_CHG_CH5_Included (1UL) /!< Channel included. /
Vincent Coubard	638:c90ae1400bf2	4569
Vincent Coubard	638:c90ae1400bf2	4570	/* Bit 4 : Include CH4 in channel group. */
Vincent Coubard	638:c90ae1400bf2	4571	#define PPI_CHG_CH4_Pos (4UL) /!< Position of CH4 field. /
Vincent Coubard	638:c90ae1400bf2	4572	#define PPI_CHG_CH4_Msk (0x1UL << PPI_CHG_CH4_Pos) /!< Bit mask of CH4 field. /
Vincent Coubard	638:c90ae1400bf2	4573	#define PPI_CHG_CH4_Excluded (0UL) /!< Channel excluded. /
Vincent Coubard	638:c90ae1400bf2	4574	#define PPI_CHG_CH4_Included (1UL) /!< Channel included. /
Vincent Coubard	638:c90ae1400bf2	4575
Vincent Coubard	638:c90ae1400bf2	4576	/* Bit 3 : Include CH3 in channel group. */
Vincent Coubard	638:c90ae1400bf2	4577	#define PPI_CHG_CH3_Pos (3UL) /!< Position of CH3 field. /
Vincent Coubard	638:c90ae1400bf2	4578	#define PPI_CHG_CH3_Msk (0x1UL << PPI_CHG_CH3_Pos) /!< Bit mask of CH3 field. /
Vincent Coubard	638:c90ae1400bf2	4579	#define PPI_CHG_CH3_Excluded (0UL) /!< Channel excluded. /
Vincent Coubard	638:c90ae1400bf2	4580	#define PPI_CHG_CH3_Included (1UL) /!< Channel included. /
Vincent Coubard	638:c90ae1400bf2	4581
Vincent Coubard	638:c90ae1400bf2	4582	/* Bit 2 : Include CH2 in channel group. */
Vincent Coubard	638:c90ae1400bf2	4583	#define PPI_CHG_CH2_Pos (2UL) /!< Position of CH2 field. /
Vincent Coubard	638:c90ae1400bf2	4584	#define PPI_CHG_CH2_Msk (0x1UL << PPI_CHG_CH2_Pos) /!< Bit mask of CH2 field. /
Vincent Coubard	638:c90ae1400bf2	4585	#define PPI_CHG_CH2_Excluded (0UL) /!< Channel excluded. /
Vincent Coubard	638:c90ae1400bf2	4586	#define PPI_CHG_CH2_Included (1UL) /!< Channel included. /
Vincent Coubard	638:c90ae1400bf2	4587
Vincent Coubard	638:c90ae1400bf2	4588	/* Bit 1 : Include CH1 in channel group. */
Vincent Coubard	638:c90ae1400bf2	4589	#define PPI_CHG_CH1_Pos (1UL) /!< Position of CH1 field. /
Vincent Coubard	638:c90ae1400bf2	4590	#define PPI_CHG_CH1_Msk (0x1UL << PPI_CHG_CH1_Pos) /!< Bit mask of CH1 field. /
Vincent Coubard	638:c90ae1400bf2	4591	#define PPI_CHG_CH1_Excluded (0UL) /!< Channel excluded. /
Vincent Coubard	638:c90ae1400bf2	4592	#define PPI_CHG_CH1_Included (1UL) /!< Channel included. /
Vincent Coubard	638:c90ae1400bf2	4593
Vincent Coubard	638:c90ae1400bf2	4594	/* Bit 0 : Include CH0 in channel group. */
Vincent Coubard	638:c90ae1400bf2	4595	#define PPI_CHG_CH0_Pos (0UL) /!< Position of CH0 field. /
Vincent Coubard	638:c90ae1400bf2	4596	#define PPI_CHG_CH0_Msk (0x1UL << PPI_CHG_CH0_Pos) /!< Bit mask of CH0 field. /
Vincent Coubard	638:c90ae1400bf2	4597	#define PPI_CHG_CH0_Excluded (0UL) /!< Channel excluded. /
Vincent Coubard	638:c90ae1400bf2	4598	#define PPI_CHG_CH0_Included (1UL) /!< Channel included. /
Vincent Coubard	638:c90ae1400bf2	4599
Vincent Coubard	638:c90ae1400bf2	4600
Vincent Coubard	638:c90ae1400bf2	4601	/* Peripheral: QDEC */
Vincent Coubard	638:c90ae1400bf2	4602	/* Description: Rotary decoder. */
Vincent Coubard	638:c90ae1400bf2	4603
Vincent Coubard	638:c90ae1400bf2	4604	/* Register: QDEC_SHORTS */
Vincent Coubard	638:c90ae1400bf2	4605	/* Description: Shortcuts for the QDEC. */
Vincent Coubard	638:c90ae1400bf2	4606
Vincent Coubard	638:c90ae1400bf2	4607	/* Bit 1 : Shortcut between SAMPLERDY event and STOP task. */
Vincent Coubard	638:c90ae1400bf2	4608	#define QDEC_SHORTS_SAMPLERDY_STOP_Pos (1UL) /!< Position of SAMPLERDY_STOP field. /
Vincent Coubard	638:c90ae1400bf2	4609	#define QDEC_SHORTS_SAMPLERDY_STOP_Msk (0x1UL << QDEC_SHORTS_SAMPLERDY_STOP_Pos) /!< Bit mask of SAMPLERDY_STOP field. /
Vincent Coubard	638:c90ae1400bf2	4610	#define QDEC_SHORTS_SAMPLERDY_STOP_Disabled (0UL) /!< Shortcut disabled. /
Vincent Coubard	638:c90ae1400bf2	4611	#define QDEC_SHORTS_SAMPLERDY_STOP_Enabled (1UL) /!< Shortcut enabled. /
Vincent Coubard	638:c90ae1400bf2	4612
Vincent Coubard	638:c90ae1400bf2	4613	/* Bit 0 : Shortcut between REPORTRDY event and READCLRACC task. */
Vincent Coubard	638:c90ae1400bf2	4614	#define QDEC_SHORTS_REPORTRDY_READCLRACC_Pos (0UL) /!< Position of REPORTRDY_READCLRACC field. /
Vincent Coubard	638:c90ae1400bf2	4615	#define QDEC_SHORTS_REPORTRDY_READCLRACC_Msk (0x1UL << QDEC_SHORTS_REPORTRDY_READCLRACC_Pos) /!< Bit mask of REPORTRDY_READCLRACC field. /
Vincent Coubard	638:c90ae1400bf2	4616	#define QDEC_SHORTS_REPORTRDY_READCLRACC_Disabled (0UL) /!< Shortcut disabled. /
Vincent Coubard	638:c90ae1400bf2	4617	#define QDEC_SHORTS_REPORTRDY_READCLRACC_Enabled (1UL) /!< Shortcut enabled. /
Vincent Coubard	638:c90ae1400bf2	4618
Vincent Coubard	638:c90ae1400bf2	4619	/* Register: QDEC_INTENSET */
Vincent Coubard	638:c90ae1400bf2	4620	/* Description: Interrupt enable set register. */
Vincent Coubard	638:c90ae1400bf2	4621
Vincent Coubard	638:c90ae1400bf2	4622	/* Bit 2 : Enable interrupt on ACCOF event. */
Vincent Coubard	638:c90ae1400bf2	4623	#define QDEC_INTENSET_ACCOF_Pos (2UL) /!< Position of ACCOF field. /
Vincent Coubard	638:c90ae1400bf2	4624	#define QDEC_INTENSET_ACCOF_Msk (0x1UL << QDEC_INTENSET_ACCOF_Pos) /!< Bit mask of ACCOF field. /
Vincent Coubard	638:c90ae1400bf2	4625	#define QDEC_INTENSET_ACCOF_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	4626	#define QDEC_INTENSET_ACCOF_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	4627	#define QDEC_INTENSET_ACCOF_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	4628
Vincent Coubard	638:c90ae1400bf2	4629	/* Bit 1 : Enable interrupt on REPORTRDY event. */
Vincent Coubard	638:c90ae1400bf2	4630	#define QDEC_INTENSET_REPORTRDY_Pos (1UL) /!< Position of REPORTRDY field. /
Vincent Coubard	638:c90ae1400bf2	4631	#define QDEC_INTENSET_REPORTRDY_Msk (0x1UL << QDEC_INTENSET_REPORTRDY_Pos) /!< Bit mask of REPORTRDY field. /
Vincent Coubard	638:c90ae1400bf2	4632	#define QDEC_INTENSET_REPORTRDY_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	4633	#define QDEC_INTENSET_REPORTRDY_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	4634	#define QDEC_INTENSET_REPORTRDY_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	4635
Vincent Coubard	638:c90ae1400bf2	4636	/* Bit 0 : Enable interrupt on SAMPLERDY event. */
Vincent Coubard	638:c90ae1400bf2	4637	#define QDEC_INTENSET_SAMPLERDY_Pos (0UL) /!< Position of SAMPLERDY field. /
Vincent Coubard	638:c90ae1400bf2	4638	#define QDEC_INTENSET_SAMPLERDY_Msk (0x1UL << QDEC_INTENSET_SAMPLERDY_Pos) /!< Bit mask of SAMPLERDY field. /
Vincent Coubard	638:c90ae1400bf2	4639	#define QDEC_INTENSET_SAMPLERDY_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	4640	#define QDEC_INTENSET_SAMPLERDY_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	4641	#define QDEC_INTENSET_SAMPLERDY_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	4642
Vincent Coubard	638:c90ae1400bf2	4643	/* Register: QDEC_INTENCLR */
Vincent Coubard	638:c90ae1400bf2	4644	/* Description: Interrupt enable clear register. */
Vincent Coubard	638:c90ae1400bf2	4645
Vincent Coubard	638:c90ae1400bf2	4646	/* Bit 2 : Disable interrupt on ACCOF event. */
Vincent Coubard	638:c90ae1400bf2	4647	#define QDEC_INTENCLR_ACCOF_Pos (2UL) /!< Position of ACCOF field. /
Vincent Coubard	638:c90ae1400bf2	4648	#define QDEC_INTENCLR_ACCOF_Msk (0x1UL << QDEC_INTENCLR_ACCOF_Pos) /!< Bit mask of ACCOF field. /
Vincent Coubard	638:c90ae1400bf2	4649	#define QDEC_INTENCLR_ACCOF_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	4650	#define QDEC_INTENCLR_ACCOF_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	4651	#define QDEC_INTENCLR_ACCOF_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	4652
Vincent Coubard	638:c90ae1400bf2	4653	/* Bit 1 : Disable interrupt on REPORTRDY event. */
Vincent Coubard	638:c90ae1400bf2	4654	#define QDEC_INTENCLR_REPORTRDY_Pos (1UL) /!< Position of REPORTRDY field. /
Vincent Coubard	638:c90ae1400bf2	4655	#define QDEC_INTENCLR_REPORTRDY_Msk (0x1UL << QDEC_INTENCLR_REPORTRDY_Pos) /!< Bit mask of REPORTRDY field. /
Vincent Coubard	638:c90ae1400bf2	4656	#define QDEC_INTENCLR_REPORTRDY_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	4657	#define QDEC_INTENCLR_REPORTRDY_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	4658	#define QDEC_INTENCLR_REPORTRDY_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	4659
Vincent Coubard	638:c90ae1400bf2	4660	/* Bit 0 : Disable interrupt on SAMPLERDY event. */
Vincent Coubard	638:c90ae1400bf2	4661	#define QDEC_INTENCLR_SAMPLERDY_Pos (0UL) /!< Position of SAMPLERDY field. /
Vincent Coubard	638:c90ae1400bf2	4662	#define QDEC_INTENCLR_SAMPLERDY_Msk (0x1UL << QDEC_INTENCLR_SAMPLERDY_Pos) /!< Bit mask of SAMPLERDY field. /
Vincent Coubard	638:c90ae1400bf2	4663	#define QDEC_INTENCLR_SAMPLERDY_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	4664	#define QDEC_INTENCLR_SAMPLERDY_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	4665	#define QDEC_INTENCLR_SAMPLERDY_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	4666
Vincent Coubard	638:c90ae1400bf2	4667	/* Register: QDEC_ENABLE */
Vincent Coubard	638:c90ae1400bf2	4668	/* Description: Enable the QDEC. */
Vincent Coubard	638:c90ae1400bf2	4669
Vincent Coubard	638:c90ae1400bf2	4670	/* Bit 0 : Enable or disable QDEC. */
Vincent Coubard	638:c90ae1400bf2	4671	#define QDEC_ENABLE_ENABLE_Pos (0UL) /!< Position of ENABLE field. /
Vincent Coubard	638:c90ae1400bf2	4672	#define QDEC_ENABLE_ENABLE_Msk (0x1UL << QDEC_ENABLE_ENABLE_Pos) /!< Bit mask of ENABLE field. /
Vincent Coubard	638:c90ae1400bf2	4673	#define QDEC_ENABLE_ENABLE_Disabled (0UL) /!< Disabled QDEC. /
Vincent Coubard	638:c90ae1400bf2	4674	#define QDEC_ENABLE_ENABLE_Enabled (1UL) /!< Enable QDEC. /
Vincent Coubard	638:c90ae1400bf2	4675
Vincent Coubard	638:c90ae1400bf2	4676	/* Register: QDEC_LEDPOL */
Vincent Coubard	638:c90ae1400bf2	4677	/* Description: LED output pin polarity. */
Vincent Coubard	638:c90ae1400bf2	4678
Vincent Coubard	638:c90ae1400bf2	4679	/* Bit 0 : LED output pin polarity. */
Vincent Coubard	638:c90ae1400bf2	4680	#define QDEC_LEDPOL_LEDPOL_Pos (0UL) /!< Position of LEDPOL field. /
Vincent Coubard	638:c90ae1400bf2	4681	#define QDEC_LEDPOL_LEDPOL_Msk (0x1UL << QDEC_LEDPOL_LEDPOL_Pos) /!< Bit mask of LEDPOL field. /
Vincent Coubard	638:c90ae1400bf2	4682	#define QDEC_LEDPOL_LEDPOL_ActiveLow (0UL) /!< LED output is active low. /
Vincent Coubard	638:c90ae1400bf2	4683	#define QDEC_LEDPOL_LEDPOL_ActiveHigh (1UL) /!< LED output is active high. /
Vincent Coubard	638:c90ae1400bf2	4684
Vincent Coubard	638:c90ae1400bf2	4685	/* Register: QDEC_SAMPLEPER */
Vincent Coubard	638:c90ae1400bf2	4686	/* Description: Sample period. */
Vincent Coubard	638:c90ae1400bf2	4687
Vincent Coubard	638:c90ae1400bf2	4688	/* Bits 2..0 : Sample period. */
Vincent Coubard	638:c90ae1400bf2	4689	#define QDEC_SAMPLEPER_SAMPLEPER_Pos (0UL) /!< Position of SAMPLEPER field. /
Vincent Coubard	638:c90ae1400bf2	4690	#define QDEC_SAMPLEPER_SAMPLEPER_Msk (0x7UL << QDEC_SAMPLEPER_SAMPLEPER_Pos) /!< Bit mask of SAMPLEPER field. /
Vincent Coubard	638:c90ae1400bf2	4691	#define QDEC_SAMPLEPER_SAMPLEPER_128us (0x00UL) /!< 128us sample period. /
Vincent Coubard	638:c90ae1400bf2	4692	#define QDEC_SAMPLEPER_SAMPLEPER_256us (0x01UL) /!< 256us sample period. /
Vincent Coubard	638:c90ae1400bf2	4693	#define QDEC_SAMPLEPER_SAMPLEPER_512us (0x02UL) /!< 512us sample period. /
Vincent Coubard	638:c90ae1400bf2	4694	#define QDEC_SAMPLEPER_SAMPLEPER_1024us (0x03UL) /!< 1024us sample period. /
Vincent Coubard	638:c90ae1400bf2	4695	#define QDEC_SAMPLEPER_SAMPLEPER_2048us (0x04UL) /!< 2048us sample period. /
Vincent Coubard	638:c90ae1400bf2	4696	#define QDEC_SAMPLEPER_SAMPLEPER_4096us (0x05UL) /!< 4096us sample period. /
Vincent Coubard	638:c90ae1400bf2	4697	#define QDEC_SAMPLEPER_SAMPLEPER_8192us (0x06UL) /!< 8192us sample period. /
Vincent Coubard	638:c90ae1400bf2	4698	#define QDEC_SAMPLEPER_SAMPLEPER_16384us (0x07UL) /!< 16384us sample period. /
Vincent Coubard	638:c90ae1400bf2	4699
Vincent Coubard	638:c90ae1400bf2	4700	/* Register: QDEC_SAMPLE */
Vincent Coubard	638:c90ae1400bf2	4701	/* Description: Motion sample value. */
Vincent Coubard	638:c90ae1400bf2	4702
Vincent Coubard	638:c90ae1400bf2	4703	/* Bits 31..0 : Last sample taken in compliment to 2. */
Vincent Coubard	638:c90ae1400bf2	4704	#define QDEC_SAMPLE_SAMPLE_Pos (0UL) /!< Position of SAMPLE field. /
Vincent Coubard	638:c90ae1400bf2	4705	#define QDEC_SAMPLE_SAMPLE_Msk (0xFFFFFFFFUL << QDEC_SAMPLE_SAMPLE_Pos) /!< Bit mask of SAMPLE field. /
Vincent Coubard	638:c90ae1400bf2	4706
Vincent Coubard	638:c90ae1400bf2	4707	/* Register: QDEC_REPORTPER */
Vincent Coubard	638:c90ae1400bf2	4708	/* Description: Number of samples to generate an EVENT_REPORTRDY. */
Vincent Coubard	638:c90ae1400bf2	4709
Vincent Coubard	638:c90ae1400bf2	4710	/* Bits 2..0 : Number of samples to generate an EVENT_REPORTRDY. */
Vincent Coubard	638:c90ae1400bf2	4711	#define QDEC_REPORTPER_REPORTPER_Pos (0UL) /!< Position of REPORTPER field. /
Vincent Coubard	638:c90ae1400bf2	4712	#define QDEC_REPORTPER_REPORTPER_Msk (0x7UL << QDEC_REPORTPER_REPORTPER_Pos) /!< Bit mask of REPORTPER field. /
Vincent Coubard	638:c90ae1400bf2	4713	#define QDEC_REPORTPER_REPORTPER_10Smpl (0x00UL) /!< 10 samples per report. /
Vincent Coubard	638:c90ae1400bf2	4714	#define QDEC_REPORTPER_REPORTPER_40Smpl (0x01UL) /!< 40 samples per report. /
Vincent Coubard	638:c90ae1400bf2	4715	#define QDEC_REPORTPER_REPORTPER_80Smpl (0x02UL) /!< 80 samples per report. /
Vincent Coubard	638:c90ae1400bf2	4716	#define QDEC_REPORTPER_REPORTPER_120Smpl (0x03UL) /!< 120 samples per report. /
Vincent Coubard	638:c90ae1400bf2	4717	#define QDEC_REPORTPER_REPORTPER_160Smpl (0x04UL) /!< 160 samples per report. /
Vincent Coubard	638:c90ae1400bf2	4718	#define QDEC_REPORTPER_REPORTPER_200Smpl (0x05UL) /!< 200 samples per report. /
Vincent Coubard	638:c90ae1400bf2	4719	#define QDEC_REPORTPER_REPORTPER_240Smpl (0x06UL) /!< 240 samples per report. /
Vincent Coubard	638:c90ae1400bf2	4720	#define QDEC_REPORTPER_REPORTPER_280Smpl (0x07UL) /!< 280 samples per report. /
Vincent Coubard	638:c90ae1400bf2	4721
Vincent Coubard	638:c90ae1400bf2	4722	/* Register: QDEC_DBFEN */
Vincent Coubard	638:c90ae1400bf2	4723	/* Description: Enable debouncer input filters. */
Vincent Coubard	638:c90ae1400bf2	4724
Vincent Coubard	638:c90ae1400bf2	4725	/* Bit 0 : Enable debounce input filters. */
Vincent Coubard	638:c90ae1400bf2	4726	#define QDEC_DBFEN_DBFEN_Pos (0UL) /!< Position of DBFEN field. /
Vincent Coubard	638:c90ae1400bf2	4727	#define QDEC_DBFEN_DBFEN_Msk (0x1UL << QDEC_DBFEN_DBFEN_Pos) /!< Bit mask of DBFEN field. /
Vincent Coubard	638:c90ae1400bf2	4728	#define QDEC_DBFEN_DBFEN_Disabled (0UL) /!< Debounce input filters disabled. /
Vincent Coubard	638:c90ae1400bf2	4729	#define QDEC_DBFEN_DBFEN_Enabled (1UL) /!< Debounce input filters enabled. /
Vincent Coubard	638:c90ae1400bf2	4730
Vincent Coubard	638:c90ae1400bf2	4731	/* Register: QDEC_LEDPRE */
Vincent Coubard	638:c90ae1400bf2	4732	/* Description: Time LED is switched ON before the sample. */
Vincent Coubard	638:c90ae1400bf2	4733
Vincent Coubard	638:c90ae1400bf2	4734	/* Bits 8..0 : Period in us the LED in switched on prior to sampling. */
Vincent Coubard	638:c90ae1400bf2	4735	#define QDEC_LEDPRE_LEDPRE_Pos (0UL) /!< Position of LEDPRE field. /
Vincent Coubard	638:c90ae1400bf2	4736	#define QDEC_LEDPRE_LEDPRE_Msk (0x1FFUL << QDEC_LEDPRE_LEDPRE_Pos) /!< Bit mask of LEDPRE field. /
Vincent Coubard	638:c90ae1400bf2	4737
Vincent Coubard	638:c90ae1400bf2	4738	/* Register: QDEC_ACCDBL */
Vincent Coubard	638:c90ae1400bf2	4739	/* Description: Accumulated double (error) transitions register. */
Vincent Coubard	638:c90ae1400bf2	4740
Vincent Coubard	638:c90ae1400bf2	4741	/* Bits 3..0 : Accumulated double (error) transitions. */
Vincent Coubard	638:c90ae1400bf2	4742	#define QDEC_ACCDBL_ACCDBL_Pos (0UL) /!< Position of ACCDBL field. /
Vincent Coubard	638:c90ae1400bf2	4743	#define QDEC_ACCDBL_ACCDBL_Msk (0xFUL << QDEC_ACCDBL_ACCDBL_Pos) /!< Bit mask of ACCDBL field. /
Vincent Coubard	638:c90ae1400bf2	4744
Vincent Coubard	638:c90ae1400bf2	4745	/* Register: QDEC_ACCDBLREAD */
Vincent Coubard	638:c90ae1400bf2	4746	/* Description: Snapshot of ACCDBL register. Value generated by the TASKS_READCLEACC task. */
Vincent Coubard	638:c90ae1400bf2	4747
Vincent Coubard	638:c90ae1400bf2	4748	/* Bits 3..0 : Snapshot of accumulated double (error) transitions. */
Vincent Coubard	638:c90ae1400bf2	4749	#define QDEC_ACCDBLREAD_ACCDBLREAD_Pos (0UL) /!< Position of ACCDBLREAD field. /
Vincent Coubard	638:c90ae1400bf2	4750	#define QDEC_ACCDBLREAD_ACCDBLREAD_Msk (0xFUL << QDEC_ACCDBLREAD_ACCDBLREAD_Pos) /!< Bit mask of ACCDBLREAD field. /
Vincent Coubard	638:c90ae1400bf2	4751
Vincent Coubard	638:c90ae1400bf2	4752	/* Register: QDEC_POWER */
Vincent Coubard	638:c90ae1400bf2	4753	/* Description: Peripheral power control. */
Vincent Coubard	638:c90ae1400bf2	4754
Vincent Coubard	638:c90ae1400bf2	4755	/* Bit 0 : Peripheral power control. */
Vincent Coubard	638:c90ae1400bf2	4756	#define QDEC_POWER_POWER_Pos (0UL) /!< Position of POWER field. /
Vincent Coubard	638:c90ae1400bf2	4757	#define QDEC_POWER_POWER_Msk (0x1UL << QDEC_POWER_POWER_Pos) /!< Bit mask of POWER field. /
Vincent Coubard	638:c90ae1400bf2	4758	#define QDEC_POWER_POWER_Disabled (0UL) /!< Module power disabled. /
Vincent Coubard	638:c90ae1400bf2	4759	#define QDEC_POWER_POWER_Enabled (1UL) /!< Module power enabled. /
Vincent Coubard	638:c90ae1400bf2	4760
Vincent Coubard	638:c90ae1400bf2	4761
Vincent Coubard	638:c90ae1400bf2	4762	/* Peripheral: RADIO */
Vincent Coubard	638:c90ae1400bf2	4763	/* Description: The radio. */
Vincent Coubard	638:c90ae1400bf2	4764
Vincent Coubard	638:c90ae1400bf2	4765	/* Register: RADIO_SHORTS */
Vincent Coubard	638:c90ae1400bf2	4766	/* Description: Shortcuts for the radio. */
Vincent Coubard	638:c90ae1400bf2	4767
Vincent Coubard	638:c90ae1400bf2	4768	/* Bit 8 : Shortcut between DISABLED event and RSSISTOP task. */
Vincent Coubard	638:c90ae1400bf2	4769	#define RADIO_SHORTS_DISABLED_RSSISTOP_Pos (8UL) /!< Position of DISABLED_RSSISTOP field. /
Vincent Coubard	638:c90ae1400bf2	4770	#define RADIO_SHORTS_DISABLED_RSSISTOP_Msk (0x1UL << RADIO_SHORTS_DISABLED_RSSISTOP_Pos) /!< Bit mask of DISABLED_RSSISTOP field. /
Vincent Coubard	638:c90ae1400bf2	4771	#define RADIO_SHORTS_DISABLED_RSSISTOP_Disabled (0UL) /!< Shortcut disabled. /
Vincent Coubard	638:c90ae1400bf2	4772	#define RADIO_SHORTS_DISABLED_RSSISTOP_Enabled (1UL) /!< Shortcut enabled. /
Vincent Coubard	638:c90ae1400bf2	4773
Vincent Coubard	638:c90ae1400bf2	4774	/* Bit 6 : Shortcut between ADDRESS event and BCSTART task. */
Vincent Coubard	638:c90ae1400bf2	4775	#define RADIO_SHORTS_ADDRESS_BCSTART_Pos (6UL) /!< Position of ADDRESS_BCSTART field. /
Vincent Coubard	638:c90ae1400bf2	4776	#define RADIO_SHORTS_ADDRESS_BCSTART_Msk (0x1UL << RADIO_SHORTS_ADDRESS_BCSTART_Pos) /!< Bit mask of ADDRESS_BCSTART field. /
Vincent Coubard	638:c90ae1400bf2	4777	#define RADIO_SHORTS_ADDRESS_BCSTART_Disabled (0UL) /!< Shortcut disabled. /
Vincent Coubard	638:c90ae1400bf2	4778	#define RADIO_SHORTS_ADDRESS_BCSTART_Enabled (1UL) /!< Shortcut enabled. /
Vincent Coubard	638:c90ae1400bf2	4779
Vincent Coubard	638:c90ae1400bf2	4780	/* Bit 5 : Shortcut between END event and START task. */
Vincent Coubard	638:c90ae1400bf2	4781	#define RADIO_SHORTS_END_START_Pos (5UL) /!< Position of END_START field. /
Vincent Coubard	638:c90ae1400bf2	4782	#define RADIO_SHORTS_END_START_Msk (0x1UL << RADIO_SHORTS_END_START_Pos) /!< Bit mask of END_START field. /
Vincent Coubard	638:c90ae1400bf2	4783	#define RADIO_SHORTS_END_START_Disabled (0UL) /!< Shortcut disabled. /
Vincent Coubard	638:c90ae1400bf2	4784	#define RADIO_SHORTS_END_START_Enabled (1UL) /!< Shortcut enabled. /
Vincent Coubard	638:c90ae1400bf2	4785
Vincent Coubard	638:c90ae1400bf2	4786	/* Bit 4 : Shortcut between ADDRESS event and RSSISTART task. */
Vincent Coubard	638:c90ae1400bf2	4787	#define RADIO_SHORTS_ADDRESS_RSSISTART_Pos (4UL) /!< Position of ADDRESS_RSSISTART field. /
Vincent Coubard	638:c90ae1400bf2	4788	#define RADIO_SHORTS_ADDRESS_RSSISTART_Msk (0x1UL << RADIO_SHORTS_ADDRESS_RSSISTART_Pos) /!< Bit mask of ADDRESS_RSSISTART field. /
Vincent Coubard	638:c90ae1400bf2	4789	#define RADIO_SHORTS_ADDRESS_RSSISTART_Disabled (0UL) /!< Shortcut disabled. /
Vincent Coubard	638:c90ae1400bf2	4790	#define RADIO_SHORTS_ADDRESS_RSSISTART_Enabled (1UL) /!< Shortcut enabled. /
Vincent Coubard	638:c90ae1400bf2	4791
Vincent Coubard	638:c90ae1400bf2	4792	/* Bit 3 : Shortcut between DISABLED event and RXEN task. */
Vincent Coubard	638:c90ae1400bf2	4793	#define RADIO_SHORTS_DISABLED_RXEN_Pos (3UL) /!< Position of DISABLED_RXEN field. /
Vincent Coubard	638:c90ae1400bf2	4794	#define RADIO_SHORTS_DISABLED_RXEN_Msk (0x1UL << RADIO_SHORTS_DISABLED_RXEN_Pos) /!< Bit mask of DISABLED_RXEN field. /
Vincent Coubard	638:c90ae1400bf2	4795	#define RADIO_SHORTS_DISABLED_RXEN_Disabled (0UL) /!< Shortcut disabled. /
Vincent Coubard	638:c90ae1400bf2	4796	#define RADIO_SHORTS_DISABLED_RXEN_Enabled (1UL) /!< Shortcut enabled. /
Vincent Coubard	638:c90ae1400bf2	4797
Vincent Coubard	638:c90ae1400bf2	4798	/* Bit 2 : Shortcut between DISABLED event and TXEN task. */
Vincent Coubard	638:c90ae1400bf2	4799	#define RADIO_SHORTS_DISABLED_TXEN_Pos (2UL) /!< Position of DISABLED_TXEN field. /
Vincent Coubard	638:c90ae1400bf2	4800	#define RADIO_SHORTS_DISABLED_TXEN_Msk (0x1UL << RADIO_SHORTS_DISABLED_TXEN_Pos) /!< Bit mask of DISABLED_TXEN field. /
Vincent Coubard	638:c90ae1400bf2	4801	#define RADIO_SHORTS_DISABLED_TXEN_Disabled (0UL) /!< Shortcut disabled. /
Vincent Coubard	638:c90ae1400bf2	4802	#define RADIO_SHORTS_DISABLED_TXEN_Enabled (1UL) /!< Shortcut enabled. /
Vincent Coubard	638:c90ae1400bf2	4803
Vincent Coubard	638:c90ae1400bf2	4804	/* Bit 1 : Shortcut between END event and DISABLE task. */
Vincent Coubard	638:c90ae1400bf2	4805	#define RADIO_SHORTS_END_DISABLE_Pos (1UL) /!< Position of END_DISABLE field. /
Vincent Coubard	638:c90ae1400bf2	4806	#define RADIO_SHORTS_END_DISABLE_Msk (0x1UL << RADIO_SHORTS_END_DISABLE_Pos) /!< Bit mask of END_DISABLE field. /
Vincent Coubard	638:c90ae1400bf2	4807	#define RADIO_SHORTS_END_DISABLE_Disabled (0UL) /!< Shortcut disabled. /
Vincent Coubard	638:c90ae1400bf2	4808	#define RADIO_SHORTS_END_DISABLE_Enabled (1UL) /!< Shortcut enabled. /
Vincent Coubard	638:c90ae1400bf2	4809
Vincent Coubard	638:c90ae1400bf2	4810	/* Bit 0 : Shortcut between READY event and START task. */
Vincent Coubard	638:c90ae1400bf2	4811	#define RADIO_SHORTS_READY_START_Pos (0UL) /!< Position of READY_START field. /
Vincent Coubard	638:c90ae1400bf2	4812	#define RADIO_SHORTS_READY_START_Msk (0x1UL << RADIO_SHORTS_READY_START_Pos) /!< Bit mask of READY_START field. /
Vincent Coubard	638:c90ae1400bf2	4813	#define RADIO_SHORTS_READY_START_Disabled (0UL) /!< Shortcut disabled. /
Vincent Coubard	638:c90ae1400bf2	4814	#define RADIO_SHORTS_READY_START_Enabled (1UL) /!< Shortcut enabled. /
Vincent Coubard	638:c90ae1400bf2	4815
Vincent Coubard	638:c90ae1400bf2	4816	/* Register: RADIO_INTENSET */
Vincent Coubard	638:c90ae1400bf2	4817	/* Description: Interrupt enable set register. */
Vincent Coubard	638:c90ae1400bf2	4818
Vincent Coubard	638:c90ae1400bf2	4819	/* Bit 10 : Enable interrupt on BCMATCH event. */
Vincent Coubard	638:c90ae1400bf2	4820	#define RADIO_INTENSET_BCMATCH_Pos (10UL) /!< Position of BCMATCH field. /
Vincent Coubard	638:c90ae1400bf2	4821	#define RADIO_INTENSET_BCMATCH_Msk (0x1UL << RADIO_INTENSET_BCMATCH_Pos) /!< Bit mask of BCMATCH field. /
Vincent Coubard	638:c90ae1400bf2	4822	#define RADIO_INTENSET_BCMATCH_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	4823	#define RADIO_INTENSET_BCMATCH_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	4824	#define RADIO_INTENSET_BCMATCH_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	4825
Vincent Coubard	638:c90ae1400bf2	4826	/* Bit 7 : Enable interrupt on RSSIEND event. */
Vincent Coubard	638:c90ae1400bf2	4827	#define RADIO_INTENSET_RSSIEND_Pos (7UL) /!< Position of RSSIEND field. /
Vincent Coubard	638:c90ae1400bf2	4828	#define RADIO_INTENSET_RSSIEND_Msk (0x1UL << RADIO_INTENSET_RSSIEND_Pos) /!< Bit mask of RSSIEND field. /
Vincent Coubard	638:c90ae1400bf2	4829	#define RADIO_INTENSET_RSSIEND_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	4830	#define RADIO_INTENSET_RSSIEND_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	4831	#define RADIO_INTENSET_RSSIEND_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	4832
Vincent Coubard	638:c90ae1400bf2	4833	/* Bit 6 : Enable interrupt on DEVMISS event. */
Vincent Coubard	638:c90ae1400bf2	4834	#define RADIO_INTENSET_DEVMISS_Pos (6UL) /!< Position of DEVMISS field. /
Vincent Coubard	638:c90ae1400bf2	4835	#define RADIO_INTENSET_DEVMISS_Msk (0x1UL << RADIO_INTENSET_DEVMISS_Pos) /!< Bit mask of DEVMISS field. /
Vincent Coubard	638:c90ae1400bf2	4836	#define RADIO_INTENSET_DEVMISS_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	4837	#define RADIO_INTENSET_DEVMISS_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	4838	#define RADIO_INTENSET_DEVMISS_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	4839
Vincent Coubard	638:c90ae1400bf2	4840	/* Bit 5 : Enable interrupt on DEVMATCH event. */
Vincent Coubard	638:c90ae1400bf2	4841	#define RADIO_INTENSET_DEVMATCH_Pos (5UL) /!< Position of DEVMATCH field. /
Vincent Coubard	638:c90ae1400bf2	4842	#define RADIO_INTENSET_DEVMATCH_Msk (0x1UL << RADIO_INTENSET_DEVMATCH_Pos) /!< Bit mask of DEVMATCH field. /
Vincent Coubard	638:c90ae1400bf2	4843	#define RADIO_INTENSET_DEVMATCH_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	4844	#define RADIO_INTENSET_DEVMATCH_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	4845	#define RADIO_INTENSET_DEVMATCH_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	4846
Vincent Coubard	638:c90ae1400bf2	4847	/* Bit 4 : Enable interrupt on DISABLED event. */
Vincent Coubard	638:c90ae1400bf2	4848	#define RADIO_INTENSET_DISABLED_Pos (4UL) /!< Position of DISABLED field. /
Vincent Coubard	638:c90ae1400bf2	4849	#define RADIO_INTENSET_DISABLED_Msk (0x1UL << RADIO_INTENSET_DISABLED_Pos) /!< Bit mask of DISABLED field. /
Vincent Coubard	638:c90ae1400bf2	4850	#define RADIO_INTENSET_DISABLED_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	4851	#define RADIO_INTENSET_DISABLED_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	4852	#define RADIO_INTENSET_DISABLED_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	4853
Vincent Coubard	638:c90ae1400bf2	4854	/* Bit 3 : Enable interrupt on END event. */
Vincent Coubard	638:c90ae1400bf2	4855	#define RADIO_INTENSET_END_Pos (3UL) /!< Position of END field. /
Vincent Coubard	638:c90ae1400bf2	4856	#define RADIO_INTENSET_END_Msk (0x1UL << RADIO_INTENSET_END_Pos) /!< Bit mask of END field. /
Vincent Coubard	638:c90ae1400bf2	4857	#define RADIO_INTENSET_END_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	4858	#define RADIO_INTENSET_END_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	4859	#define RADIO_INTENSET_END_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	4860
Vincent Coubard	638:c90ae1400bf2	4861	/* Bit 2 : Enable interrupt on PAYLOAD event. */
Vincent Coubard	638:c90ae1400bf2	4862	#define RADIO_INTENSET_PAYLOAD_Pos (2UL) /!< Position of PAYLOAD field. /
Vincent Coubard	638:c90ae1400bf2	4863	#define RADIO_INTENSET_PAYLOAD_Msk (0x1UL << RADIO_INTENSET_PAYLOAD_Pos) /!< Bit mask of PAYLOAD field. /
Vincent Coubard	638:c90ae1400bf2	4864	#define RADIO_INTENSET_PAYLOAD_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	4865	#define RADIO_INTENSET_PAYLOAD_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	4866	#define RADIO_INTENSET_PAYLOAD_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	4867
Vincent Coubard	638:c90ae1400bf2	4868	/* Bit 1 : Enable interrupt on ADDRESS event. */
Vincent Coubard	638:c90ae1400bf2	4869	#define RADIO_INTENSET_ADDRESS_Pos (1UL) /!< Position of ADDRESS field. /
Vincent Coubard	638:c90ae1400bf2	4870	#define RADIO_INTENSET_ADDRESS_Msk (0x1UL << RADIO_INTENSET_ADDRESS_Pos) /!< Bit mask of ADDRESS field. /
Vincent Coubard	638:c90ae1400bf2	4871	#define RADIO_INTENSET_ADDRESS_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	4872	#define RADIO_INTENSET_ADDRESS_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	4873	#define RADIO_INTENSET_ADDRESS_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	4874
Vincent Coubard	638:c90ae1400bf2	4875	/* Bit 0 : Enable interrupt on READY event. */
Vincent Coubard	638:c90ae1400bf2	4876	#define RADIO_INTENSET_READY_Pos (0UL) /!< Position of READY field. /
Vincent Coubard	638:c90ae1400bf2	4877	#define RADIO_INTENSET_READY_Msk (0x1UL << RADIO_INTENSET_READY_Pos) /!< Bit mask of READY field. /
Vincent Coubard	638:c90ae1400bf2	4878	#define RADIO_INTENSET_READY_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	4879	#define RADIO_INTENSET_READY_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	4880	#define RADIO_INTENSET_READY_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	4881
Vincent Coubard	638:c90ae1400bf2	4882	/* Register: RADIO_INTENCLR */
Vincent Coubard	638:c90ae1400bf2	4883	/* Description: Interrupt enable clear register. */
Vincent Coubard	638:c90ae1400bf2	4884
Vincent Coubard	638:c90ae1400bf2	4885	/* Bit 10 : Disable interrupt on BCMATCH event. */
Vincent Coubard	638:c90ae1400bf2	4886	#define RADIO_INTENCLR_BCMATCH_Pos (10UL) /!< Position of BCMATCH field. /
Vincent Coubard	638:c90ae1400bf2	4887	#define RADIO_INTENCLR_BCMATCH_Msk (0x1UL << RADIO_INTENCLR_BCMATCH_Pos) /!< Bit mask of BCMATCH field. /
Vincent Coubard	638:c90ae1400bf2	4888	#define RADIO_INTENCLR_BCMATCH_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	4889	#define RADIO_INTENCLR_BCMATCH_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	4890	#define RADIO_INTENCLR_BCMATCH_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	4891
Vincent Coubard	638:c90ae1400bf2	4892	/* Bit 7 : Disable interrupt on RSSIEND event. */
Vincent Coubard	638:c90ae1400bf2	4893	#define RADIO_INTENCLR_RSSIEND_Pos (7UL) /!< Position of RSSIEND field. /
Vincent Coubard	638:c90ae1400bf2	4894	#define RADIO_INTENCLR_RSSIEND_Msk (0x1UL << RADIO_INTENCLR_RSSIEND_Pos) /!< Bit mask of RSSIEND field. /
Vincent Coubard	638:c90ae1400bf2	4895	#define RADIO_INTENCLR_RSSIEND_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	4896	#define RADIO_INTENCLR_RSSIEND_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	4897	#define RADIO_INTENCLR_RSSIEND_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	4898
Vincent Coubard	638:c90ae1400bf2	4899	/* Bit 6 : Disable interrupt on DEVMISS event. */
Vincent Coubard	638:c90ae1400bf2	4900	#define RADIO_INTENCLR_DEVMISS_Pos (6UL) /!< Position of DEVMISS field. /
Vincent Coubard	638:c90ae1400bf2	4901	#define RADIO_INTENCLR_DEVMISS_Msk (0x1UL << RADIO_INTENCLR_DEVMISS_Pos) /!< Bit mask of DEVMISS field. /
Vincent Coubard	638:c90ae1400bf2	4902	#define RADIO_INTENCLR_DEVMISS_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	4903	#define RADIO_INTENCLR_DEVMISS_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	4904	#define RADIO_INTENCLR_DEVMISS_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	4905
Vincent Coubard	638:c90ae1400bf2	4906	/* Bit 5 : Disable interrupt on DEVMATCH event. */
Vincent Coubard	638:c90ae1400bf2	4907	#define RADIO_INTENCLR_DEVMATCH_Pos (5UL) /!< Position of DEVMATCH field. /
Vincent Coubard	638:c90ae1400bf2	4908	#define RADIO_INTENCLR_DEVMATCH_Msk (0x1UL << RADIO_INTENCLR_DEVMATCH_Pos) /!< Bit mask of DEVMATCH field. /
Vincent Coubard	638:c90ae1400bf2	4909	#define RADIO_INTENCLR_DEVMATCH_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	4910	#define RADIO_INTENCLR_DEVMATCH_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	4911	#define RADIO_INTENCLR_DEVMATCH_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	4912
Vincent Coubard	638:c90ae1400bf2	4913	/* Bit 4 : Disable interrupt on DISABLED event. */
Vincent Coubard	638:c90ae1400bf2	4914	#define RADIO_INTENCLR_DISABLED_Pos (4UL) /!< Position of DISABLED field. /
Vincent Coubard	638:c90ae1400bf2	4915	#define RADIO_INTENCLR_DISABLED_Msk (0x1UL << RADIO_INTENCLR_DISABLED_Pos) /!< Bit mask of DISABLED field. /
Vincent Coubard	638:c90ae1400bf2	4916	#define RADIO_INTENCLR_DISABLED_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	4917	#define RADIO_INTENCLR_DISABLED_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	4918	#define RADIO_INTENCLR_DISABLED_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	4919
Vincent Coubard	638:c90ae1400bf2	4920	/* Bit 3 : Disable interrupt on END event. */
Vincent Coubard	638:c90ae1400bf2	4921	#define RADIO_INTENCLR_END_Pos (3UL) /!< Position of END field. /
Vincent Coubard	638:c90ae1400bf2	4922	#define RADIO_INTENCLR_END_Msk (0x1UL << RADIO_INTENCLR_END_Pos) /!< Bit mask of END field. /
Vincent Coubard	638:c90ae1400bf2	4923	#define RADIO_INTENCLR_END_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	4924	#define RADIO_INTENCLR_END_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	4925	#define RADIO_INTENCLR_END_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	4926
Vincent Coubard	638:c90ae1400bf2	4927	/* Bit 2 : Disable interrupt on PAYLOAD event. */
Vincent Coubard	638:c90ae1400bf2	4928	#define RADIO_INTENCLR_PAYLOAD_Pos (2UL) /!< Position of PAYLOAD field. /
Vincent Coubard	638:c90ae1400bf2	4929	#define RADIO_INTENCLR_PAYLOAD_Msk (0x1UL << RADIO_INTENCLR_PAYLOAD_Pos) /!< Bit mask of PAYLOAD field. /
Vincent Coubard	638:c90ae1400bf2	4930	#define RADIO_INTENCLR_PAYLOAD_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	4931	#define RADIO_INTENCLR_PAYLOAD_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	4932	#define RADIO_INTENCLR_PAYLOAD_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	4933
Vincent Coubard	638:c90ae1400bf2	4934	/* Bit 1 : Disable interrupt on ADDRESS event. */
Vincent Coubard	638:c90ae1400bf2	4935	#define RADIO_INTENCLR_ADDRESS_Pos (1UL) /!< Position of ADDRESS field. /
Vincent Coubard	638:c90ae1400bf2	4936	#define RADIO_INTENCLR_ADDRESS_Msk (0x1UL << RADIO_INTENCLR_ADDRESS_Pos) /!< Bit mask of ADDRESS field. /
Vincent Coubard	638:c90ae1400bf2	4937	#define RADIO_INTENCLR_ADDRESS_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	4938	#define RADIO_INTENCLR_ADDRESS_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	4939	#define RADIO_INTENCLR_ADDRESS_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	4940
Vincent Coubard	638:c90ae1400bf2	4941	/* Bit 0 : Disable interrupt on READY event. */
Vincent Coubard	638:c90ae1400bf2	4942	#define RADIO_INTENCLR_READY_Pos (0UL) /!< Position of READY field. /
Vincent Coubard	638:c90ae1400bf2	4943	#define RADIO_INTENCLR_READY_Msk (0x1UL << RADIO_INTENCLR_READY_Pos) /!< Bit mask of READY field. /
Vincent Coubard	638:c90ae1400bf2	4944	#define RADIO_INTENCLR_READY_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	4945	#define RADIO_INTENCLR_READY_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	4946	#define RADIO_INTENCLR_READY_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	4947
Vincent Coubard	638:c90ae1400bf2	4948	/* Register: RADIO_CRCSTATUS */
Vincent Coubard	638:c90ae1400bf2	4949	/* Description: CRC status of received packet. */
Vincent Coubard	638:c90ae1400bf2	4950
Vincent Coubard	638:c90ae1400bf2	4951	/* Bit 0 : CRC status of received packet. */
Vincent Coubard	638:c90ae1400bf2	4952	#define RADIO_CRCSTATUS_CRCSTATUS_Pos (0UL) /!< Position of CRCSTATUS field. /
Vincent Coubard	638:c90ae1400bf2	4953	#define RADIO_CRCSTATUS_CRCSTATUS_Msk (0x1UL << RADIO_CRCSTATUS_CRCSTATUS_Pos) /!< Bit mask of CRCSTATUS field. /
Vincent Coubard	638:c90ae1400bf2	4954	#define RADIO_CRCSTATUS_CRCSTATUS_CRCError (0UL) /!< Packet received with CRC error. /
Vincent Coubard	638:c90ae1400bf2	4955	#define RADIO_CRCSTATUS_CRCSTATUS_CRCOk (1UL) /!< Packet received with CRC ok. /
Vincent Coubard	638:c90ae1400bf2	4956
Vincent Coubard	638:c90ae1400bf2	4957	/* Register: RADIO_RXMATCH */
Vincent Coubard	638:c90ae1400bf2	4958	/* Description: Received address. */
Vincent Coubard	638:c90ae1400bf2	4959
Vincent Coubard	638:c90ae1400bf2	4960	/* Bits 2..0 : Logical address in which previous packet was received. */
Vincent Coubard	638:c90ae1400bf2	4961	#define RADIO_RXMATCH_RXMATCH_Pos (0UL) /!< Position of RXMATCH field. /
Vincent Coubard	638:c90ae1400bf2	4962	#define RADIO_RXMATCH_RXMATCH_Msk (0x7UL << RADIO_RXMATCH_RXMATCH_Pos) /!< Bit mask of RXMATCH field. /
Vincent Coubard	638:c90ae1400bf2	4963
Vincent Coubard	638:c90ae1400bf2	4964	/* Register: RADIO_RXCRC */
Vincent Coubard	638:c90ae1400bf2	4965	/* Description: Received CRC. */
Vincent Coubard	638:c90ae1400bf2	4966
Vincent Coubard	638:c90ae1400bf2	4967	/* Bits 23..0 : CRC field of previously received packet. */
Vincent Coubard	638:c90ae1400bf2	4968	#define RADIO_RXCRC_RXCRC_Pos (0UL) /!< Position of RXCRC field. /
Vincent Coubard	638:c90ae1400bf2	4969	#define RADIO_RXCRC_RXCRC_Msk (0xFFFFFFUL << RADIO_RXCRC_RXCRC_Pos) /!< Bit mask of RXCRC field. /
Vincent Coubard	638:c90ae1400bf2	4970
Vincent Coubard	638:c90ae1400bf2	4971	/* Register: RADIO_DAI */
Vincent Coubard	638:c90ae1400bf2	4972	/* Description: Device address match index. */
Vincent Coubard	638:c90ae1400bf2	4973
Vincent Coubard	638:c90ae1400bf2	4974	/* Bits 2..0 : Index (n) of device address (see DAB[n] and DAP[n]) that obtained an address match. */
Vincent Coubard	638:c90ae1400bf2	4975	#define RADIO_DAI_DAI_Pos (0UL) /!< Position of DAI field. /
Vincent Coubard	638:c90ae1400bf2	4976	#define RADIO_DAI_DAI_Msk (0x7UL << RADIO_DAI_DAI_Pos) /!< Bit mask of DAI field. /
Vincent Coubard	638:c90ae1400bf2	4977
Vincent Coubard	638:c90ae1400bf2	4978	/* Register: RADIO_FREQUENCY */
Vincent Coubard	638:c90ae1400bf2	4979	/* Description: Frequency. */
Vincent Coubard	638:c90ae1400bf2	4980
Vincent Coubard	638:c90ae1400bf2	4981	/* Bits 6..0 : Radio channel frequency offset in MHz: RF Frequency = 2400 + FREQUENCY (MHz). Decision point: TXEN or RXEN task. */
Vincent Coubard	638:c90ae1400bf2	4982	#define RADIO_FREQUENCY_FREQUENCY_Pos (0UL) /!< Position of FREQUENCY field. /
Vincent Coubard	638:c90ae1400bf2	4983	#define RADIO_FREQUENCY_FREQUENCY_Msk (0x7FUL << RADIO_FREQUENCY_FREQUENCY_Pos) /!< Bit mask of FREQUENCY field. /
Vincent Coubard	638:c90ae1400bf2	4984
Vincent Coubard	638:c90ae1400bf2	4985	/* Register: RADIO_TXPOWER */
Vincent Coubard	638:c90ae1400bf2	4986	/* Description: Output power. */
Vincent Coubard	638:c90ae1400bf2	4987
Vincent Coubard	638:c90ae1400bf2	4988	/* Bits 7..0 : Radio output power. Decision point: TXEN task. */
Vincent Coubard	638:c90ae1400bf2	4989	#define RADIO_TXPOWER_TXPOWER_Pos (0UL) /!< Position of TXPOWER field. /
Vincent Coubard	638:c90ae1400bf2	4990	#define RADIO_TXPOWER_TXPOWER_Msk (0xFFUL << RADIO_TXPOWER_TXPOWER_Pos) /!< Bit mask of TXPOWER field. /
Vincent Coubard	638:c90ae1400bf2	4991	#define RADIO_TXPOWER_TXPOWER_0dBm (0x00UL) /!< 0dBm. /
Vincent Coubard	638:c90ae1400bf2	4992	#define RADIO_TXPOWER_TXPOWER_Pos4dBm (0x04UL) /!< +4dBm. /
Vincent Coubard	638:c90ae1400bf2	4993	#define RADIO_TXPOWER_TXPOWER_Neg30dBm (0xD8UL) /!< -30dBm. /
Vincent Coubard	638:c90ae1400bf2	4994	#define RADIO_TXPOWER_TXPOWER_Neg20dBm (0xECUL) /!< -20dBm. /
Vincent Coubard	638:c90ae1400bf2	4995	#define RADIO_TXPOWER_TXPOWER_Neg16dBm (0xF0UL) /!< -16dBm. /
Vincent Coubard	638:c90ae1400bf2	4996	#define RADIO_TXPOWER_TXPOWER_Neg12dBm (0xF4UL) /!< -12dBm. /
Vincent Coubard	638:c90ae1400bf2	4997	#define RADIO_TXPOWER_TXPOWER_Neg8dBm (0xF8UL) /!< -8dBm. /
Vincent Coubard	638:c90ae1400bf2	4998	#define RADIO_TXPOWER_TXPOWER_Neg4dBm (0xFCUL) /!< -4dBm. /
Vincent Coubard	638:c90ae1400bf2	4999
Vincent Coubard	638:c90ae1400bf2	5000	/* Register: RADIO_MODE */
Vincent Coubard	638:c90ae1400bf2	5001	/* Description: Data rate and modulation. */
Vincent Coubard	638:c90ae1400bf2	5002
Vincent Coubard	638:c90ae1400bf2	5003	/* Bits 1..0 : Radio data rate and modulation setting. Decision point: TXEN or RXEN task. */
Vincent Coubard	638:c90ae1400bf2	5004	#define RADIO_MODE_MODE_Pos (0UL) /!< Position of MODE field. /
Vincent Coubard	638:c90ae1400bf2	5005	#define RADIO_MODE_MODE_Msk (0x3UL << RADIO_MODE_MODE_Pos) /!< Bit mask of MODE field. /
Vincent Coubard	638:c90ae1400bf2	5006	#define RADIO_MODE_MODE_Nrf_1Mbit (0x00UL) /!< 1Mbit/s Nordic propietary radio mode. /
Vincent Coubard	638:c90ae1400bf2	5007	#define RADIO_MODE_MODE_Nrf_2Mbit (0x01UL) /!< 2Mbit/s Nordic propietary radio mode. /
Vincent Coubard	638:c90ae1400bf2	5008	#define RADIO_MODE_MODE_Nrf_250Kbit (0x02UL) /!< 250kbit/s Nordic propietary radio mode. /
Vincent Coubard	638:c90ae1400bf2	5009	#define RADIO_MODE_MODE_Ble_1Mbit (0x03UL) /!< 1Mbit/s Bluetooth Low Energy /
Vincent Coubard	638:c90ae1400bf2	5010
Vincent Coubard	638:c90ae1400bf2	5011	/* Register: RADIO_PCNF0 */
Vincent Coubard	638:c90ae1400bf2	5012	/* Description: Packet configuration 0. */
Vincent Coubard	638:c90ae1400bf2	5013
Vincent Coubard	638:c90ae1400bf2	5014	/* Bits 19..16 : Length of S1 field in number of bits. Decision point: START task. */
Vincent Coubard	638:c90ae1400bf2	5015	#define RADIO_PCNF0_S1LEN_Pos (16UL) /!< Position of S1LEN field. /
Vincent Coubard	638:c90ae1400bf2	5016	#define RADIO_PCNF0_S1LEN_Msk (0xFUL << RADIO_PCNF0_S1LEN_Pos) /!< Bit mask of S1LEN field. /
Vincent Coubard	638:c90ae1400bf2	5017
Vincent Coubard	638:c90ae1400bf2	5018	/* Bit 8 : Length of S0 field in number of bytes. Decision point: START task. */
Vincent Coubard	638:c90ae1400bf2	5019	#define RADIO_PCNF0_S0LEN_Pos (8UL) /!< Position of S0LEN field. /
Vincent Coubard	638:c90ae1400bf2	5020	#define RADIO_PCNF0_S0LEN_Msk (0x1UL << RADIO_PCNF0_S0LEN_Pos) /!< Bit mask of S0LEN field. /
Vincent Coubard	638:c90ae1400bf2	5021
Vincent Coubard	638:c90ae1400bf2	5022	/* Bits 3..0 : Length of length field in number of bits. Decision point: START task. */
Vincent Coubard	638:c90ae1400bf2	5023	#define RADIO_PCNF0_LFLEN_Pos (0UL) /!< Position of LFLEN field. /
Vincent Coubard	638:c90ae1400bf2	5024	#define RADIO_PCNF0_LFLEN_Msk (0xFUL << RADIO_PCNF0_LFLEN_Pos) /!< Bit mask of LFLEN field. /
Vincent Coubard	638:c90ae1400bf2	5025
Vincent Coubard	638:c90ae1400bf2	5026	/* Register: RADIO_PCNF1 */
Vincent Coubard	638:c90ae1400bf2	5027	/* Description: Packet configuration 1. */
Vincent Coubard	638:c90ae1400bf2	5028
Vincent Coubard	638:c90ae1400bf2	5029	/* Bit 25 : Packet whitening enable. */
Vincent Coubard	638:c90ae1400bf2	5030	#define RADIO_PCNF1_WHITEEN_Pos (25UL) /!< Position of WHITEEN field. /
Vincent Coubard	638:c90ae1400bf2	5031	#define RADIO_PCNF1_WHITEEN_Msk (0x1UL << RADIO_PCNF1_WHITEEN_Pos) /!< Bit mask of WHITEEN field. /
Vincent Coubard	638:c90ae1400bf2	5032	#define RADIO_PCNF1_WHITEEN_Disabled (0UL) /!< Whitening disabled. /
Vincent Coubard	638:c90ae1400bf2	5033	#define RADIO_PCNF1_WHITEEN_Enabled (1UL) /!< Whitening enabled. /
Vincent Coubard	638:c90ae1400bf2	5034
Vincent Coubard	638:c90ae1400bf2	5035	/* Bit 24 : On air endianness of packet length field. Decision point: START task. */
Vincent Coubard	638:c90ae1400bf2	5036	#define RADIO_PCNF1_ENDIAN_Pos (24UL) /!< Position of ENDIAN field. /
Vincent Coubard	638:c90ae1400bf2	5037	#define RADIO_PCNF1_ENDIAN_Msk (0x1UL << RADIO_PCNF1_ENDIAN_Pos) /!< Bit mask of ENDIAN field. /
Vincent Coubard	638:c90ae1400bf2	5038	#define RADIO_PCNF1_ENDIAN_Little (0UL) /!< Least significant bit on air first /
Vincent Coubard	638:c90ae1400bf2	5039	#define RADIO_PCNF1_ENDIAN_Big (1UL) /!< Most significant bit on air first /
Vincent Coubard	638:c90ae1400bf2	5040
Vincent Coubard	638:c90ae1400bf2	5041	/* Bits 18..16 : Base address length in number of bytes. Decision point: START task. */
Vincent Coubard	638:c90ae1400bf2	5042	#define RADIO_PCNF1_BALEN_Pos (16UL) /!< Position of BALEN field. /
Vincent Coubard	638:c90ae1400bf2	5043	#define RADIO_PCNF1_BALEN_Msk (0x7UL << RADIO_PCNF1_BALEN_Pos) /!< Bit mask of BALEN field. /
Vincent Coubard	638:c90ae1400bf2	5044
Vincent Coubard	638:c90ae1400bf2	5045	/* Bits 15..8 : Static length in number of bytes. Decision point: START task. */
Vincent Coubard	638:c90ae1400bf2	5046	#define RADIO_PCNF1_STATLEN_Pos (8UL) /!< Position of STATLEN field. /
Vincent Coubard	638:c90ae1400bf2	5047	#define RADIO_PCNF1_STATLEN_Msk (0xFFUL << RADIO_PCNF1_STATLEN_Pos) /!< Bit mask of STATLEN field. /
Vincent Coubard	638:c90ae1400bf2	5048
Vincent Coubard	638:c90ae1400bf2	5049	/* Bits 7..0 : Maximum length of packet payload in number of bytes. */
Vincent Coubard	638:c90ae1400bf2	5050	#define RADIO_PCNF1_MAXLEN_Pos (0UL) /!< Position of MAXLEN field. /
Vincent Coubard	638:c90ae1400bf2	5051	#define RADIO_PCNF1_MAXLEN_Msk (0xFFUL << RADIO_PCNF1_MAXLEN_Pos) /!< Bit mask of MAXLEN field. /
Vincent Coubard	638:c90ae1400bf2	5052
Vincent Coubard	638:c90ae1400bf2	5053	/* Register: RADIO_PREFIX0 */
Vincent Coubard	638:c90ae1400bf2	5054	/* Description: Prefixes bytes for logical addresses 0 to 3. */
Vincent Coubard	638:c90ae1400bf2	5055
Vincent Coubard	638:c90ae1400bf2	5056	/* Bits 31..24 : Address prefix 3. Decision point: START task. */
Vincent Coubard	638:c90ae1400bf2	5057	#define RADIO_PREFIX0_AP3_Pos (24UL) /!< Position of AP3 field. /
Vincent Coubard	638:c90ae1400bf2	5058	#define RADIO_PREFIX0_AP3_Msk (0xFFUL << RADIO_PREFIX0_AP3_Pos) /!< Bit mask of AP3 field. /
Vincent Coubard	638:c90ae1400bf2	5059
Vincent Coubard	638:c90ae1400bf2	5060	/* Bits 23..16 : Address prefix 2. Decision point: START task. */
Vincent Coubard	638:c90ae1400bf2	5061	#define RADIO_PREFIX0_AP2_Pos (16UL) /!< Position of AP2 field. /
Vincent Coubard	638:c90ae1400bf2	5062	#define RADIO_PREFIX0_AP2_Msk (0xFFUL << RADIO_PREFIX0_AP2_Pos) /!< Bit mask of AP2 field. /
Vincent Coubard	638:c90ae1400bf2	5063
Vincent Coubard	638:c90ae1400bf2	5064	/* Bits 15..8 : Address prefix 1. Decision point: START task. */
Vincent Coubard	638:c90ae1400bf2	5065	#define RADIO_PREFIX0_AP1_Pos (8UL) /!< Position of AP1 field. /
Vincent Coubard	638:c90ae1400bf2	5066	#define RADIO_PREFIX0_AP1_Msk (0xFFUL << RADIO_PREFIX0_AP1_Pos) /!< Bit mask of AP1 field. /
Vincent Coubard	638:c90ae1400bf2	5067
Vincent Coubard	638:c90ae1400bf2	5068	/* Bits 7..0 : Address prefix 0. Decision point: START task. */
Vincent Coubard	638:c90ae1400bf2	5069	#define RADIO_PREFIX0_AP0_Pos (0UL) /!< Position of AP0 field. /
Vincent Coubard	638:c90ae1400bf2	5070	#define RADIO_PREFIX0_AP0_Msk (0xFFUL << RADIO_PREFIX0_AP0_Pos) /!< Bit mask of AP0 field. /
Vincent Coubard	638:c90ae1400bf2	5071
Vincent Coubard	638:c90ae1400bf2	5072	/* Register: RADIO_PREFIX1 */
Vincent Coubard	638:c90ae1400bf2	5073	/* Description: Prefixes bytes for logical addresses 4 to 7. */
Vincent Coubard	638:c90ae1400bf2	5074
Vincent Coubard	638:c90ae1400bf2	5075	/* Bits 31..24 : Address prefix 7. Decision point: START task. */
Vincent Coubard	638:c90ae1400bf2	5076	#define RADIO_PREFIX1_AP7_Pos (24UL) /!< Position of AP7 field. /
Vincent Coubard	638:c90ae1400bf2	5077	#define RADIO_PREFIX1_AP7_Msk (0xFFUL << RADIO_PREFIX1_AP7_Pos) /!< Bit mask of AP7 field. /
Vincent Coubard	638:c90ae1400bf2	5078
Vincent Coubard	638:c90ae1400bf2	5079	/* Bits 23..16 : Address prefix 6. Decision point: START task. */
Vincent Coubard	638:c90ae1400bf2	5080	#define RADIO_PREFIX1_AP6_Pos (16UL) /!< Position of AP6 field. /
Vincent Coubard	638:c90ae1400bf2	5081	#define RADIO_PREFIX1_AP6_Msk (0xFFUL << RADIO_PREFIX1_AP6_Pos) /!< Bit mask of AP6 field. /
Vincent Coubard	638:c90ae1400bf2	5082
Vincent Coubard	638:c90ae1400bf2	5083	/* Bits 15..8 : Address prefix 5. Decision point: START task. */
Vincent Coubard	638:c90ae1400bf2	5084	#define RADIO_PREFIX1_AP5_Pos (8UL) /!< Position of AP5 field. /
Vincent Coubard	638:c90ae1400bf2	5085	#define RADIO_PREFIX1_AP5_Msk (0xFFUL << RADIO_PREFIX1_AP5_Pos) /!< Bit mask of AP5 field. /
Vincent Coubard	638:c90ae1400bf2	5086
Vincent Coubard	638:c90ae1400bf2	5087	/* Bits 7..0 : Address prefix 4. Decision point: START task. */
Vincent Coubard	638:c90ae1400bf2	5088	#define RADIO_PREFIX1_AP4_Pos (0UL) /!< Position of AP4 field. /
Vincent Coubard	638:c90ae1400bf2	5089	#define RADIO_PREFIX1_AP4_Msk (0xFFUL << RADIO_PREFIX1_AP4_Pos) /!< Bit mask of AP4 field. /
Vincent Coubard	638:c90ae1400bf2	5090
Vincent Coubard	638:c90ae1400bf2	5091	/* Register: RADIO_TXADDRESS */
Vincent Coubard	638:c90ae1400bf2	5092	/* Description: Transmit address select. */
Vincent Coubard	638:c90ae1400bf2	5093
Vincent Coubard	638:c90ae1400bf2	5094	/* Bits 2..0 : Logical address to be used when transmitting a packet. Decision point: START task. */
Vincent Coubard	638:c90ae1400bf2	5095	#define RADIO_TXADDRESS_TXADDRESS_Pos (0UL) /!< Position of TXADDRESS field. /
Vincent Coubard	638:c90ae1400bf2	5096	#define RADIO_TXADDRESS_TXADDRESS_Msk (0x7UL << RADIO_TXADDRESS_TXADDRESS_Pos) /!< Bit mask of TXADDRESS field. /
Vincent Coubard	638:c90ae1400bf2	5097
Vincent Coubard	638:c90ae1400bf2	5098	/* Register: RADIO_RXADDRESSES */
Vincent Coubard	638:c90ae1400bf2	5099	/* Description: Receive address select. */
Vincent Coubard	638:c90ae1400bf2	5100
Vincent Coubard	638:c90ae1400bf2	5101	/* Bit 7 : Enable reception on logical address 7. Decision point: START task. */
Vincent Coubard	638:c90ae1400bf2	5102	#define RADIO_RXADDRESSES_ADDR7_Pos (7UL) /!< Position of ADDR7 field. /
Vincent Coubard	638:c90ae1400bf2	5103	#define RADIO_RXADDRESSES_ADDR7_Msk (0x1UL << RADIO_RXADDRESSES_ADDR7_Pos) /!< Bit mask of ADDR7 field. /
Vincent Coubard	638:c90ae1400bf2	5104	#define RADIO_RXADDRESSES_ADDR7_Disabled (0UL) /!< Reception disabled. /
Vincent Coubard	638:c90ae1400bf2	5105	#define RADIO_RXADDRESSES_ADDR7_Enabled (1UL) /!< Reception enabled. /
Vincent Coubard	638:c90ae1400bf2	5106
Vincent Coubard	638:c90ae1400bf2	5107	/* Bit 6 : Enable reception on logical address 6. Decision point: START task. */
Vincent Coubard	638:c90ae1400bf2	5108	#define RADIO_RXADDRESSES_ADDR6_Pos (6UL) /!< Position of ADDR6 field. /
Vincent Coubard	638:c90ae1400bf2	5109	#define RADIO_RXADDRESSES_ADDR6_Msk (0x1UL << RADIO_RXADDRESSES_ADDR6_Pos) /!< Bit mask of ADDR6 field. /
Vincent Coubard	638:c90ae1400bf2	5110	#define RADIO_RXADDRESSES_ADDR6_Disabled (0UL) /!< Reception disabled. /
Vincent Coubard	638:c90ae1400bf2	5111	#define RADIO_RXADDRESSES_ADDR6_Enabled (1UL) /!< Reception enabled. /
Vincent Coubard	638:c90ae1400bf2	5112
Vincent Coubard	638:c90ae1400bf2	5113	/* Bit 5 : Enable reception on logical address 5. Decision point: START task. */
Vincent Coubard	638:c90ae1400bf2	5114	#define RADIO_RXADDRESSES_ADDR5_Pos (5UL) /!< Position of ADDR5 field. /
Vincent Coubard	638:c90ae1400bf2	5115	#define RADIO_RXADDRESSES_ADDR5_Msk (0x1UL << RADIO_RXADDRESSES_ADDR5_Pos) /!< Bit mask of ADDR5 field. /
Vincent Coubard	638:c90ae1400bf2	5116	#define RADIO_RXADDRESSES_ADDR5_Disabled (0UL) /!< Reception disabled. /
Vincent Coubard	638:c90ae1400bf2	5117	#define RADIO_RXADDRESSES_ADDR5_Enabled (1UL) /!< Reception enabled. /
Vincent Coubard	638:c90ae1400bf2	5118
Vincent Coubard	638:c90ae1400bf2	5119	/* Bit 4 : Enable reception on logical address 4. Decision point: START task. */
Vincent Coubard	638:c90ae1400bf2	5120	#define RADIO_RXADDRESSES_ADDR4_Pos (4UL) /!< Position of ADDR4 field. /
Vincent Coubard	638:c90ae1400bf2	5121	#define RADIO_RXADDRESSES_ADDR4_Msk (0x1UL << RADIO_RXADDRESSES_ADDR4_Pos) /!< Bit mask of ADDR4 field. /
Vincent Coubard	638:c90ae1400bf2	5122	#define RADIO_RXADDRESSES_ADDR4_Disabled (0UL) /!< Reception disabled. /
Vincent Coubard	638:c90ae1400bf2	5123	#define RADIO_RXADDRESSES_ADDR4_Enabled (1UL) /!< Reception enabled. /
Vincent Coubard	638:c90ae1400bf2	5124
Vincent Coubard	638:c90ae1400bf2	5125	/* Bit 3 : Enable reception on logical address 3. Decision point: START task. */
Vincent Coubard	638:c90ae1400bf2	5126	#define RADIO_RXADDRESSES_ADDR3_Pos (3UL) /!< Position of ADDR3 field. /
Vincent Coubard	638:c90ae1400bf2	5127	#define RADIO_RXADDRESSES_ADDR3_Msk (0x1UL << RADIO_RXADDRESSES_ADDR3_Pos) /!< Bit mask of ADDR3 field. /
Vincent Coubard	638:c90ae1400bf2	5128	#define RADIO_RXADDRESSES_ADDR3_Disabled (0UL) /!< Reception disabled. /
Vincent Coubard	638:c90ae1400bf2	5129	#define RADIO_RXADDRESSES_ADDR3_Enabled (1UL) /!< Reception enabled. /
Vincent Coubard	638:c90ae1400bf2	5130
Vincent Coubard	638:c90ae1400bf2	5131	/* Bit 2 : Enable reception on logical address 2. Decision point: START task. */
Vincent Coubard	638:c90ae1400bf2	5132	#define RADIO_RXADDRESSES_ADDR2_Pos (2UL) /!< Position of ADDR2 field. /
Vincent Coubard	638:c90ae1400bf2	5133	#define RADIO_RXADDRESSES_ADDR2_Msk (0x1UL << RADIO_RXADDRESSES_ADDR2_Pos) /!< Bit mask of ADDR2 field. /
Vincent Coubard	638:c90ae1400bf2	5134	#define RADIO_RXADDRESSES_ADDR2_Disabled (0UL) /!< Reception disabled. /
Vincent Coubard	638:c90ae1400bf2	5135	#define RADIO_RXADDRESSES_ADDR2_Enabled (1UL) /!< Reception enabled. /
Vincent Coubard	638:c90ae1400bf2	5136
Vincent Coubard	638:c90ae1400bf2	5137	/* Bit 1 : Enable reception on logical address 1. Decision point: START task. */
Vincent Coubard	638:c90ae1400bf2	5138	#define RADIO_RXADDRESSES_ADDR1_Pos (1UL) /!< Position of ADDR1 field. /
Vincent Coubard	638:c90ae1400bf2	5139	#define RADIO_RXADDRESSES_ADDR1_Msk (0x1UL << RADIO_RXADDRESSES_ADDR1_Pos) /!< Bit mask of ADDR1 field. /
Vincent Coubard	638:c90ae1400bf2	5140	#define RADIO_RXADDRESSES_ADDR1_Disabled (0UL) /!< Reception disabled. /
Vincent Coubard	638:c90ae1400bf2	5141	#define RADIO_RXADDRESSES_ADDR1_Enabled (1UL) /!< Reception enabled. /
Vincent Coubard	638:c90ae1400bf2	5142
Vincent Coubard	638:c90ae1400bf2	5143	/* Bit 0 : Enable reception on logical address 0. Decision point: START task. */
Vincent Coubard	638:c90ae1400bf2	5144	#define RADIO_RXADDRESSES_ADDR0_Pos (0UL) /!< Position of ADDR0 field. /
Vincent Coubard	638:c90ae1400bf2	5145	#define RADIO_RXADDRESSES_ADDR0_Msk (0x1UL << RADIO_RXADDRESSES_ADDR0_Pos) /!< Bit mask of ADDR0 field. /
Vincent Coubard	638:c90ae1400bf2	5146	#define RADIO_RXADDRESSES_ADDR0_Disabled (0UL) /!< Reception disabled. /
Vincent Coubard	638:c90ae1400bf2	5147	#define RADIO_RXADDRESSES_ADDR0_Enabled (1UL) /!< Reception enabled. /
Vincent Coubard	638:c90ae1400bf2	5148
Vincent Coubard	638:c90ae1400bf2	5149	/* Register: RADIO_CRCCNF */
Vincent Coubard	638:c90ae1400bf2	5150	/* Description: CRC configuration. */
Vincent Coubard	638:c90ae1400bf2	5151
Vincent Coubard	638:c90ae1400bf2	5152	/* Bit 8 : Leave packet address field out of the CRC calculation. Decision point: START task. */
Vincent Coubard	638:c90ae1400bf2	5153	#define RADIO_CRCCNF_SKIPADDR_Pos (8UL) /!< Position of SKIPADDR field. /
Vincent Coubard	638:c90ae1400bf2	5154	#define RADIO_CRCCNF_SKIPADDR_Msk (0x1UL << RADIO_CRCCNF_SKIPADDR_Pos) /!< Bit mask of SKIPADDR field. /
Vincent Coubard	638:c90ae1400bf2	5155	#define RADIO_CRCCNF_SKIPADDR_Include (0UL) /!< Include packet address in CRC calculation. /
Vincent Coubard	638:c90ae1400bf2	5156	#define RADIO_CRCCNF_SKIPADDR_Skip (1UL) /!< Packet address is skipped in CRC calculation. The CRC calculation will start at the first byte after the address. /
Vincent Coubard	638:c90ae1400bf2	5157
Vincent Coubard	638:c90ae1400bf2	5158	/* Bits 1..0 : CRC length. Decision point: START task. */
Vincent Coubard	638:c90ae1400bf2	5159	#define RADIO_CRCCNF_LEN_Pos (0UL) /!< Position of LEN field. /
Vincent Coubard	638:c90ae1400bf2	5160	#define RADIO_CRCCNF_LEN_Msk (0x3UL << RADIO_CRCCNF_LEN_Pos) /!< Bit mask of LEN field. /
Vincent Coubard	638:c90ae1400bf2	5161	#define RADIO_CRCCNF_LEN_Disabled (0UL) /!< CRC calculation disabled. /
Vincent Coubard	638:c90ae1400bf2	5162	#define RADIO_CRCCNF_LEN_One (1UL) /!< One byte long CRC. /
Vincent Coubard	638:c90ae1400bf2	5163	#define RADIO_CRCCNF_LEN_Two (2UL) /!< Two bytes long CRC. /
Vincent Coubard	638:c90ae1400bf2	5164	#define RADIO_CRCCNF_LEN_Three (3UL) /!< Three bytes long CRC. /
Vincent Coubard	638:c90ae1400bf2	5165
Vincent Coubard	638:c90ae1400bf2	5166	/* Register: RADIO_CRCPOLY */
Vincent Coubard	638:c90ae1400bf2	5167	/* Description: CRC polynomial. */
Vincent Coubard	638:c90ae1400bf2	5168
Vincent Coubard	638:c90ae1400bf2	5169	/* Bits 23..0 : CRC polynomial. Decision point: START task. */
Vincent Coubard	638:c90ae1400bf2	5170	#define RADIO_CRCPOLY_CRCPOLY_Pos (0UL) /!< Position of CRCPOLY field. /
Vincent Coubard	638:c90ae1400bf2	5171	#define RADIO_CRCPOLY_CRCPOLY_Msk (0xFFFFFFUL << RADIO_CRCPOLY_CRCPOLY_Pos) /!< Bit mask of CRCPOLY field. /
Vincent Coubard	638:c90ae1400bf2	5172
Vincent Coubard	638:c90ae1400bf2	5173	/* Register: RADIO_CRCINIT */
Vincent Coubard	638:c90ae1400bf2	5174	/* Description: CRC initial value. */
Vincent Coubard	638:c90ae1400bf2	5175
Vincent Coubard	638:c90ae1400bf2	5176	/* Bits 23..0 : Initial value for CRC calculation. Decision point: START task. */
Vincent Coubard	638:c90ae1400bf2	5177	#define RADIO_CRCINIT_CRCINIT_Pos (0UL) /!< Position of CRCINIT field. /
Vincent Coubard	638:c90ae1400bf2	5178	#define RADIO_CRCINIT_CRCINIT_Msk (0xFFFFFFUL << RADIO_CRCINIT_CRCINIT_Pos) /!< Bit mask of CRCINIT field. /
Vincent Coubard	638:c90ae1400bf2	5179
Vincent Coubard	638:c90ae1400bf2	5180	/* Register: RADIO_TEST */
Vincent Coubard	638:c90ae1400bf2	5181	/* Description: Test features enable register. */
Vincent Coubard	638:c90ae1400bf2	5182
Vincent Coubard	638:c90ae1400bf2	5183	/* Bit 1 : PLL lock. Decision point: TXEN or RXEN task. */
Vincent Coubard	638:c90ae1400bf2	5184	#define RADIO_TEST_PLLLOCK_Pos (1UL) /!< Position of PLLLOCK field. /
Vincent Coubard	638:c90ae1400bf2	5185	#define RADIO_TEST_PLLLOCK_Msk (0x1UL << RADIO_TEST_PLLLOCK_Pos) /!< Bit mask of PLLLOCK field. /
Vincent Coubard	638:c90ae1400bf2	5186	#define RADIO_TEST_PLLLOCK_Disabled (0UL) /!< PLL lock disabled. /
Vincent Coubard	638:c90ae1400bf2	5187	#define RADIO_TEST_PLLLOCK_Enabled (1UL) /!< PLL lock enabled. /
Vincent Coubard	638:c90ae1400bf2	5188
Vincent Coubard	638:c90ae1400bf2	5189	/* Bit 0 : Constant carrier. Decision point: TXEN task. */
Vincent Coubard	638:c90ae1400bf2	5190	#define RADIO_TEST_CONSTCARRIER_Pos (0UL) /!< Position of CONSTCARRIER field. /
Vincent Coubard	638:c90ae1400bf2	5191	#define RADIO_TEST_CONSTCARRIER_Msk (0x1UL << RADIO_TEST_CONSTCARRIER_Pos) /!< Bit mask of CONSTCARRIER field. /
Vincent Coubard	638:c90ae1400bf2	5192	#define RADIO_TEST_CONSTCARRIER_Disabled (0UL) /!< Constant carrier disabled. /
Vincent Coubard	638:c90ae1400bf2	5193	#define RADIO_TEST_CONSTCARRIER_Enabled (1UL) /!< Constant carrier enabled. /
Vincent Coubard	638:c90ae1400bf2	5194
Vincent Coubard	638:c90ae1400bf2	5195	/* Register: RADIO_TIFS */
Vincent Coubard	638:c90ae1400bf2	5196	/* Description: Inter Frame Spacing in microseconds. */
Vincent Coubard	638:c90ae1400bf2	5197
Vincent Coubard	638:c90ae1400bf2	5198	/* Bits 7..0 : Inter frame spacing in microseconds. Decision point: START rask */
Vincent Coubard	638:c90ae1400bf2	5199	#define RADIO_TIFS_TIFS_Pos (0UL) /!< Position of TIFS field. /
Vincent Coubard	638:c90ae1400bf2	5200	#define RADIO_TIFS_TIFS_Msk (0xFFUL << RADIO_TIFS_TIFS_Pos) /!< Bit mask of TIFS field. /
Vincent Coubard	638:c90ae1400bf2	5201
Vincent Coubard	638:c90ae1400bf2	5202	/* Register: RADIO_RSSISAMPLE */
Vincent Coubard	638:c90ae1400bf2	5203	/* Description: RSSI sample. */
Vincent Coubard	638:c90ae1400bf2	5204
Vincent Coubard	638:c90ae1400bf2	5205	/* Bits 6..0 : RSSI sample result. The result is read as a positive value so that ReceivedSignalStrength = -RSSISAMPLE dBm */
Vincent Coubard	638:c90ae1400bf2	5206	#define RADIO_RSSISAMPLE_RSSISAMPLE_Pos (0UL) /!< Position of RSSISAMPLE field. /
Vincent Coubard	638:c90ae1400bf2	5207	#define RADIO_RSSISAMPLE_RSSISAMPLE_Msk (0x7FUL << RADIO_RSSISAMPLE_RSSISAMPLE_Pos) /!< Bit mask of RSSISAMPLE field. /
Vincent Coubard	638:c90ae1400bf2	5208
Vincent Coubard	638:c90ae1400bf2	5209	/* Register: RADIO_STATE */
Vincent Coubard	638:c90ae1400bf2	5210	/* Description: Current radio state. */
Vincent Coubard	638:c90ae1400bf2	5211
Vincent Coubard	638:c90ae1400bf2	5212	/* Bits 3..0 : Current radio state. */
Vincent Coubard	638:c90ae1400bf2	5213	#define RADIO_STATE_STATE_Pos (0UL) /!< Position of STATE field. /
Vincent Coubard	638:c90ae1400bf2	5214	#define RADIO_STATE_STATE_Msk (0xFUL << RADIO_STATE_STATE_Pos) /!< Bit mask of STATE field. /
Vincent Coubard	638:c90ae1400bf2	5215	#define RADIO_STATE_STATE_Disabled (0x00UL) /!< Radio is in the Disabled state. /
Vincent Coubard	638:c90ae1400bf2	5216	#define RADIO_STATE_STATE_RxRu (0x01UL) /!< Radio is in the Rx Ramp Up state. /
Vincent Coubard	638:c90ae1400bf2	5217	#define RADIO_STATE_STATE_RxIdle (0x02UL) /!< Radio is in the Rx Idle state. /
Vincent Coubard	638:c90ae1400bf2	5218	#define RADIO_STATE_STATE_Rx (0x03UL) /!< Radio is in the Rx state. /
Vincent Coubard	638:c90ae1400bf2	5219	#define RADIO_STATE_STATE_RxDisable (0x04UL) /!< Radio is in the Rx Disable state. /
Vincent Coubard	638:c90ae1400bf2	5220	#define RADIO_STATE_STATE_TxRu (0x09UL) /!< Radio is in the Tx Ramp Up state. /
Vincent Coubard	638:c90ae1400bf2	5221	#define RADIO_STATE_STATE_TxIdle (0x0AUL) /!< Radio is in the Tx Idle state. /
Vincent Coubard	638:c90ae1400bf2	5222	#define RADIO_STATE_STATE_Tx (0x0BUL) /!< Radio is in the Tx state. /
Vincent Coubard	638:c90ae1400bf2	5223	#define RADIO_STATE_STATE_TxDisable (0x0CUL) /!< Radio is in the Tx Disable state. /
Vincent Coubard	638:c90ae1400bf2	5224
Vincent Coubard	638:c90ae1400bf2	5225	/* Register: RADIO_DATAWHITEIV */
Vincent Coubard	638:c90ae1400bf2	5226	/* Description: Data whitening initial value. */
Vincent Coubard	638:c90ae1400bf2	5227
Vincent Coubard	638:c90ae1400bf2	5228	/* Bits 6..0 : Data whitening initial value. Bit 0 corresponds to Position 0 of the LSFR, Bit 1 to position 5... Decision point: TXEN or RXEN task. */
Vincent Coubard	638:c90ae1400bf2	5229	#define RADIO_DATAWHITEIV_DATAWHITEIV_Pos (0UL) /!< Position of DATAWHITEIV field. /
Vincent Coubard	638:c90ae1400bf2	5230	#define RADIO_DATAWHITEIV_DATAWHITEIV_Msk (0x7FUL << RADIO_DATAWHITEIV_DATAWHITEIV_Pos) /!< Bit mask of DATAWHITEIV field. /
Vincent Coubard	638:c90ae1400bf2	5231
Vincent Coubard	638:c90ae1400bf2	5232	/* Register: RADIO_DAP */
Vincent Coubard	638:c90ae1400bf2	5233	/* Description: Device address prefix. */
Vincent Coubard	638:c90ae1400bf2	5234
Vincent Coubard	638:c90ae1400bf2	5235	/* Bits 15..0 : Device address prefix. */
Vincent Coubard	638:c90ae1400bf2	5236	#define RADIO_DAP_DAP_Pos (0UL) /!< Position of DAP field. /
Vincent Coubard	638:c90ae1400bf2	5237	#define RADIO_DAP_DAP_Msk (0xFFFFUL << RADIO_DAP_DAP_Pos) /!< Bit mask of DAP field. /
Vincent Coubard	638:c90ae1400bf2	5238
Vincent Coubard	638:c90ae1400bf2	5239	/* Register: RADIO_DACNF */
Vincent Coubard	638:c90ae1400bf2	5240	/* Description: Device address match configuration. */
Vincent Coubard	638:c90ae1400bf2	5241
Vincent Coubard	638:c90ae1400bf2	5242	/* Bit 15 : TxAdd for device address 7. */
Vincent Coubard	638:c90ae1400bf2	5243	#define RADIO_DACNF_TXADD7_Pos (15UL) /!< Position of TXADD7 field. /
Vincent Coubard	638:c90ae1400bf2	5244	#define RADIO_DACNF_TXADD7_Msk (0x1UL << RADIO_DACNF_TXADD7_Pos) /!< Bit mask of TXADD7 field. /
Vincent Coubard	638:c90ae1400bf2	5245
Vincent Coubard	638:c90ae1400bf2	5246	/* Bit 14 : TxAdd for device address 6. */
Vincent Coubard	638:c90ae1400bf2	5247	#define RADIO_DACNF_TXADD6_Pos (14UL) /!< Position of TXADD6 field. /
Vincent Coubard	638:c90ae1400bf2	5248	#define RADIO_DACNF_TXADD6_Msk (0x1UL << RADIO_DACNF_TXADD6_Pos) /!< Bit mask of TXADD6 field. /
Vincent Coubard	638:c90ae1400bf2	5249
Vincent Coubard	638:c90ae1400bf2	5250	/* Bit 13 : TxAdd for device address 5. */
Vincent Coubard	638:c90ae1400bf2	5251	#define RADIO_DACNF_TXADD5_Pos (13UL) /!< Position of TXADD5 field. /
Vincent Coubard	638:c90ae1400bf2	5252	#define RADIO_DACNF_TXADD5_Msk (0x1UL << RADIO_DACNF_TXADD5_Pos) /!< Bit mask of TXADD5 field. /
Vincent Coubard	638:c90ae1400bf2	5253
Vincent Coubard	638:c90ae1400bf2	5254	/* Bit 12 : TxAdd for device address 4. */
Vincent Coubard	638:c90ae1400bf2	5255	#define RADIO_DACNF_TXADD4_Pos (12UL) /!< Position of TXADD4 field. /
Vincent Coubard	638:c90ae1400bf2	5256	#define RADIO_DACNF_TXADD4_Msk (0x1UL << RADIO_DACNF_TXADD4_Pos) /!< Bit mask of TXADD4 field. /
Vincent Coubard	638:c90ae1400bf2	5257
Vincent Coubard	638:c90ae1400bf2	5258	/* Bit 11 : TxAdd for device address 3. */
Vincent Coubard	638:c90ae1400bf2	5259	#define RADIO_DACNF_TXADD3_Pos (11UL) /!< Position of TXADD3 field. /
Vincent Coubard	638:c90ae1400bf2	5260	#define RADIO_DACNF_TXADD3_Msk (0x1UL << RADIO_DACNF_TXADD3_Pos) /!< Bit mask of TXADD3 field. /
Vincent Coubard	638:c90ae1400bf2	5261
Vincent Coubard	638:c90ae1400bf2	5262	/* Bit 10 : TxAdd for device address 2. */
Vincent Coubard	638:c90ae1400bf2	5263	#define RADIO_DACNF_TXADD2_Pos (10UL) /!< Position of TXADD2 field. /
Vincent Coubard	638:c90ae1400bf2	5264	#define RADIO_DACNF_TXADD2_Msk (0x1UL << RADIO_DACNF_TXADD2_Pos) /!< Bit mask of TXADD2 field. /
Vincent Coubard	638:c90ae1400bf2	5265
Vincent Coubard	638:c90ae1400bf2	5266	/* Bit 9 : TxAdd for device address 1. */
Vincent Coubard	638:c90ae1400bf2	5267	#define RADIO_DACNF_TXADD1_Pos (9UL) /!< Position of TXADD1 field. /
Vincent Coubard	638:c90ae1400bf2	5268	#define RADIO_DACNF_TXADD1_Msk (0x1UL << RADIO_DACNF_TXADD1_Pos) /!< Bit mask of TXADD1 field. /
Vincent Coubard	638:c90ae1400bf2	5269
Vincent Coubard	638:c90ae1400bf2	5270	/* Bit 8 : TxAdd for device address 0. */
Vincent Coubard	638:c90ae1400bf2	5271	#define RADIO_DACNF_TXADD0_Pos (8UL) /!< Position of TXADD0 field. /
Vincent Coubard	638:c90ae1400bf2	5272	#define RADIO_DACNF_TXADD0_Msk (0x1UL << RADIO_DACNF_TXADD0_Pos) /!< Bit mask of TXADD0 field. /
Vincent Coubard	638:c90ae1400bf2	5273
Vincent Coubard	638:c90ae1400bf2	5274	/* Bit 7 : Enable or disable device address matching using device address 7. */
Vincent Coubard	638:c90ae1400bf2	5275	#define RADIO_DACNF_ENA7_Pos (7UL) /!< Position of ENA7 field. /
Vincent Coubard	638:c90ae1400bf2	5276	#define RADIO_DACNF_ENA7_Msk (0x1UL << RADIO_DACNF_ENA7_Pos) /!< Bit mask of ENA7 field. /
Vincent Coubard	638:c90ae1400bf2	5277	#define RADIO_DACNF_ENA7_Disabled (0UL) /!< Disabled. /
Vincent Coubard	638:c90ae1400bf2	5278	#define RADIO_DACNF_ENA7_Enabled (1UL) /!< Enabled. /
Vincent Coubard	638:c90ae1400bf2	5279
Vincent Coubard	638:c90ae1400bf2	5280	/* Bit 6 : Enable or disable device address matching using device address 6. */
Vincent Coubard	638:c90ae1400bf2	5281	#define RADIO_DACNF_ENA6_Pos (6UL) /!< Position of ENA6 field. /
Vincent Coubard	638:c90ae1400bf2	5282	#define RADIO_DACNF_ENA6_Msk (0x1UL << RADIO_DACNF_ENA6_Pos) /!< Bit mask of ENA6 field. /
Vincent Coubard	638:c90ae1400bf2	5283	#define RADIO_DACNF_ENA6_Disabled (0UL) /!< Disabled. /
Vincent Coubard	638:c90ae1400bf2	5284	#define RADIO_DACNF_ENA6_Enabled (1UL) /!< Enabled. /
Vincent Coubard	638:c90ae1400bf2	5285
Vincent Coubard	638:c90ae1400bf2	5286	/* Bit 5 : Enable or disable device address matching using device address 5. */
Vincent Coubard	638:c90ae1400bf2	5287	#define RADIO_DACNF_ENA5_Pos (5UL) /!< Position of ENA5 field. /
Vincent Coubard	638:c90ae1400bf2	5288	#define RADIO_DACNF_ENA5_Msk (0x1UL << RADIO_DACNF_ENA5_Pos) /!< Bit mask of ENA5 field. /
Vincent Coubard	638:c90ae1400bf2	5289	#define RADIO_DACNF_ENA5_Disabled (0UL) /!< Disabled. /
Vincent Coubard	638:c90ae1400bf2	5290	#define RADIO_DACNF_ENA5_Enabled (1UL) /!< Enabled. /
Vincent Coubard	638:c90ae1400bf2	5291
Vincent Coubard	638:c90ae1400bf2	5292	/* Bit 4 : Enable or disable device address matching using device address 4. */
Vincent Coubard	638:c90ae1400bf2	5293	#define RADIO_DACNF_ENA4_Pos (4UL) /!< Position of ENA4 field. /
Vincent Coubard	638:c90ae1400bf2	5294	#define RADIO_DACNF_ENA4_Msk (0x1UL << RADIO_DACNF_ENA4_Pos) /!< Bit mask of ENA4 field. /
Vincent Coubard	638:c90ae1400bf2	5295	#define RADIO_DACNF_ENA4_Disabled (0UL) /!< Disabled. /
Vincent Coubard	638:c90ae1400bf2	5296	#define RADIO_DACNF_ENA4_Enabled (1UL) /!< Enabled. /
Vincent Coubard	638:c90ae1400bf2	5297
Vincent Coubard	638:c90ae1400bf2	5298	/* Bit 3 : Enable or disable device address matching using device address 3. */
Vincent Coubard	638:c90ae1400bf2	5299	#define RADIO_DACNF_ENA3_Pos (3UL) /!< Position of ENA3 field. /
Vincent Coubard	638:c90ae1400bf2	5300	#define RADIO_DACNF_ENA3_Msk (0x1UL << RADIO_DACNF_ENA3_Pos) /!< Bit mask of ENA3 field. /
Vincent Coubard	638:c90ae1400bf2	5301	#define RADIO_DACNF_ENA3_Disabled (0UL) /!< Disabled. /
Vincent Coubard	638:c90ae1400bf2	5302	#define RADIO_DACNF_ENA3_Enabled (1UL) /!< Enabled. /
Vincent Coubard	638:c90ae1400bf2	5303
Vincent Coubard	638:c90ae1400bf2	5304	/* Bit 2 : Enable or disable device address matching using device address 2. */
Vincent Coubard	638:c90ae1400bf2	5305	#define RADIO_DACNF_ENA2_Pos (2UL) /!< Position of ENA2 field. /
Vincent Coubard	638:c90ae1400bf2	5306	#define RADIO_DACNF_ENA2_Msk (0x1UL << RADIO_DACNF_ENA2_Pos) /!< Bit mask of ENA2 field. /
Vincent Coubard	638:c90ae1400bf2	5307	#define RADIO_DACNF_ENA2_Disabled (0UL) /!< Disabled. /
Vincent Coubard	638:c90ae1400bf2	5308	#define RADIO_DACNF_ENA2_Enabled (1UL) /!< Enabled. /
Vincent Coubard	638:c90ae1400bf2	5309
Vincent Coubard	638:c90ae1400bf2	5310	/* Bit 1 : Enable or disable device address matching using device address 1. */
Vincent Coubard	638:c90ae1400bf2	5311	#define RADIO_DACNF_ENA1_Pos (1UL) /!< Position of ENA1 field. /
Vincent Coubard	638:c90ae1400bf2	5312	#define RADIO_DACNF_ENA1_Msk (0x1UL << RADIO_DACNF_ENA1_Pos) /!< Bit mask of ENA1 field. /
Vincent Coubard	638:c90ae1400bf2	5313	#define RADIO_DACNF_ENA1_Disabled (0UL) /!< Disabled. /
Vincent Coubard	638:c90ae1400bf2	5314	#define RADIO_DACNF_ENA1_Enabled (1UL) /!< Enabled. /
Vincent Coubard	638:c90ae1400bf2	5315
Vincent Coubard	638:c90ae1400bf2	5316	/* Bit 0 : Enable or disable device address matching using device address 0. */
Vincent Coubard	638:c90ae1400bf2	5317	#define RADIO_DACNF_ENA0_Pos (0UL) /!< Position of ENA0 field. /
Vincent Coubard	638:c90ae1400bf2	5318	#define RADIO_DACNF_ENA0_Msk (0x1UL << RADIO_DACNF_ENA0_Pos) /!< Bit mask of ENA0 field. /
Vincent Coubard	638:c90ae1400bf2	5319	#define RADIO_DACNF_ENA0_Disabled (0UL) /!< Disabled. /
Vincent Coubard	638:c90ae1400bf2	5320	#define RADIO_DACNF_ENA0_Enabled (1UL) /!< Enabled. /
Vincent Coubard	638:c90ae1400bf2	5321
Vincent Coubard	638:c90ae1400bf2	5322	/* Register: RADIO_OVERRIDE0 */
Vincent Coubard	638:c90ae1400bf2	5323	/* Description: Trim value override register 0. */
Vincent Coubard	638:c90ae1400bf2	5324
Vincent Coubard	638:c90ae1400bf2	5325	/* Bits 31..0 : Trim value override 0. */
Vincent Coubard	638:c90ae1400bf2	5326	#define RADIO_OVERRIDE0_OVERRIDE0_Pos (0UL) /!< Position of OVERRIDE0 field. /
Vincent Coubard	638:c90ae1400bf2	5327	#define RADIO_OVERRIDE0_OVERRIDE0_Msk (0xFFFFFFFFUL << RADIO_OVERRIDE0_OVERRIDE0_Pos) /!< Bit mask of OVERRIDE0 field. /
Vincent Coubard	638:c90ae1400bf2	5328
Vincent Coubard	638:c90ae1400bf2	5329	/* Register: RADIO_OVERRIDE1 */
Vincent Coubard	638:c90ae1400bf2	5330	/* Description: Trim value override register 1. */
Vincent Coubard	638:c90ae1400bf2	5331
Vincent Coubard	638:c90ae1400bf2	5332	/* Bits 31..0 : Trim value override 1. */
Vincent Coubard	638:c90ae1400bf2	5333	#define RADIO_OVERRIDE1_OVERRIDE1_Pos (0UL) /!< Position of OVERRIDE1 field. /
Vincent Coubard	638:c90ae1400bf2	5334	#define RADIO_OVERRIDE1_OVERRIDE1_Msk (0xFFFFFFFFUL << RADIO_OVERRIDE1_OVERRIDE1_Pos) /!< Bit mask of OVERRIDE1 field. /
Vincent Coubard	638:c90ae1400bf2	5335
Vincent Coubard	638:c90ae1400bf2	5336	/* Register: RADIO_OVERRIDE2 */
Vincent Coubard	638:c90ae1400bf2	5337	/* Description: Trim value override register 2. */
Vincent Coubard	638:c90ae1400bf2	5338
Vincent Coubard	638:c90ae1400bf2	5339	/* Bits 31..0 : Trim value override 2. */
Vincent Coubard	638:c90ae1400bf2	5340	#define RADIO_OVERRIDE2_OVERRIDE2_Pos (0UL) /!< Position of OVERRIDE2 field. /
Vincent Coubard	638:c90ae1400bf2	5341	#define RADIO_OVERRIDE2_OVERRIDE2_Msk (0xFFFFFFFFUL << RADIO_OVERRIDE2_OVERRIDE2_Pos) /!< Bit mask of OVERRIDE2 field. /
Vincent Coubard	638:c90ae1400bf2	5342
Vincent Coubard	638:c90ae1400bf2	5343	/* Register: RADIO_OVERRIDE3 */
Vincent Coubard	638:c90ae1400bf2	5344	/* Description: Trim value override register 3. */
Vincent Coubard	638:c90ae1400bf2	5345
Vincent Coubard	638:c90ae1400bf2	5346	/* Bits 31..0 : Trim value override 3. */
Vincent Coubard	638:c90ae1400bf2	5347	#define RADIO_OVERRIDE3_OVERRIDE3_Pos (0UL) /!< Position of OVERRIDE3 field. /
Vincent Coubard	638:c90ae1400bf2	5348	#define RADIO_OVERRIDE3_OVERRIDE3_Msk (0xFFFFFFFFUL << RADIO_OVERRIDE3_OVERRIDE3_Pos) /!< Bit mask of OVERRIDE3 field. /
Vincent Coubard	638:c90ae1400bf2	5349
Vincent Coubard	638:c90ae1400bf2	5350	/* Register: RADIO_OVERRIDE4 */
Vincent Coubard	638:c90ae1400bf2	5351	/* Description: Trim value override register 4. */
Vincent Coubard	638:c90ae1400bf2	5352
Vincent Coubard	638:c90ae1400bf2	5353	/* Bit 31 : Enable or disable override of default trim values. */
Vincent Coubard	638:c90ae1400bf2	5354	#define RADIO_OVERRIDE4_ENABLE_Pos (31UL) /!< Position of ENABLE field. /
Vincent Coubard	638:c90ae1400bf2	5355	#define RADIO_OVERRIDE4_ENABLE_Msk (0x1UL << RADIO_OVERRIDE4_ENABLE_Pos) /!< Bit mask of ENABLE field. /
Vincent Coubard	638:c90ae1400bf2	5356	#define RADIO_OVERRIDE4_ENABLE_Disabled (0UL) /!< Override trim values disabled. /
Vincent Coubard	638:c90ae1400bf2	5357	#define RADIO_OVERRIDE4_ENABLE_Enabled (1UL) /!< Override trim values enabled. /
Vincent Coubard	638:c90ae1400bf2	5358
Vincent Coubard	638:c90ae1400bf2	5359	/* Bits 27..0 : Trim value override 4. */
Vincent Coubard	638:c90ae1400bf2	5360	#define RADIO_OVERRIDE4_OVERRIDE4_Pos (0UL) /!< Position of OVERRIDE4 field. /
Vincent Coubard	638:c90ae1400bf2	5361	#define RADIO_OVERRIDE4_OVERRIDE4_Msk (0xFFFFFFFUL << RADIO_OVERRIDE4_OVERRIDE4_Pos) /!< Bit mask of OVERRIDE4 field. /
Vincent Coubard	638:c90ae1400bf2	5362
Vincent Coubard	638:c90ae1400bf2	5363	/* Register: RADIO_POWER */
Vincent Coubard	638:c90ae1400bf2	5364	/* Description: Peripheral power control. */
Vincent Coubard	638:c90ae1400bf2	5365
Vincent Coubard	638:c90ae1400bf2	5366	/* Bit 0 : Peripheral power control. */
Vincent Coubard	638:c90ae1400bf2	5367	#define RADIO_POWER_POWER_Pos (0UL) /!< Position of POWER field. /
Vincent Coubard	638:c90ae1400bf2	5368	#define RADIO_POWER_POWER_Msk (0x1UL << RADIO_POWER_POWER_Pos) /!< Bit mask of POWER field. /
Vincent Coubard	638:c90ae1400bf2	5369	#define RADIO_POWER_POWER_Disabled (0UL) /!< Module power disabled. /
Vincent Coubard	638:c90ae1400bf2	5370	#define RADIO_POWER_POWER_Enabled (1UL) /!< Module power enabled. /
Vincent Coubard	638:c90ae1400bf2	5371
Vincent Coubard	638:c90ae1400bf2	5372
Vincent Coubard	638:c90ae1400bf2	5373	/* Peripheral: RNG */
Vincent Coubard	638:c90ae1400bf2	5374	/* Description: Random Number Generator. */
Vincent Coubard	638:c90ae1400bf2	5375
Vincent Coubard	638:c90ae1400bf2	5376	/* Register: RNG_SHORTS */
Vincent Coubard	638:c90ae1400bf2	5377	/* Description: Shortcuts for the RNG. */
Vincent Coubard	638:c90ae1400bf2	5378
Vincent Coubard	638:c90ae1400bf2	5379	/* Bit 0 : Shortcut between VALRDY event and STOP task. */
Vincent Coubard	638:c90ae1400bf2	5380	#define RNG_SHORTS_VALRDY_STOP_Pos (0UL) /!< Position of VALRDY_STOP field. /
Vincent Coubard	638:c90ae1400bf2	5381	#define RNG_SHORTS_VALRDY_STOP_Msk (0x1UL << RNG_SHORTS_VALRDY_STOP_Pos) /!< Bit mask of VALRDY_STOP field. /
Vincent Coubard	638:c90ae1400bf2	5382	#define RNG_SHORTS_VALRDY_STOP_Disabled (0UL) /!< Shortcut disabled. /
Vincent Coubard	638:c90ae1400bf2	5383	#define RNG_SHORTS_VALRDY_STOP_Enabled (1UL) /!< Shortcut enabled. /
Vincent Coubard	638:c90ae1400bf2	5384
Vincent Coubard	638:c90ae1400bf2	5385	/* Register: RNG_INTENSET */
Vincent Coubard	638:c90ae1400bf2	5386	/* Description: Interrupt enable set register */
Vincent Coubard	638:c90ae1400bf2	5387
Vincent Coubard	638:c90ae1400bf2	5388	/* Bit 0 : Enable interrupt on VALRDY event. */
Vincent Coubard	638:c90ae1400bf2	5389	#define RNG_INTENSET_VALRDY_Pos (0UL) /!< Position of VALRDY field. /
Vincent Coubard	638:c90ae1400bf2	5390	#define RNG_INTENSET_VALRDY_Msk (0x1UL << RNG_INTENSET_VALRDY_Pos) /!< Bit mask of VALRDY field. /
Vincent Coubard	638:c90ae1400bf2	5391	#define RNG_INTENSET_VALRDY_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	5392	#define RNG_INTENSET_VALRDY_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	5393	#define RNG_INTENSET_VALRDY_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	5394
Vincent Coubard	638:c90ae1400bf2	5395	/* Register: RNG_INTENCLR */
Vincent Coubard	638:c90ae1400bf2	5396	/* Description: Interrupt enable clear register */
Vincent Coubard	638:c90ae1400bf2	5397
Vincent Coubard	638:c90ae1400bf2	5398	/* Bit 0 : Disable interrupt on VALRDY event. */
Vincent Coubard	638:c90ae1400bf2	5399	#define RNG_INTENCLR_VALRDY_Pos (0UL) /!< Position of VALRDY field. /
Vincent Coubard	638:c90ae1400bf2	5400	#define RNG_INTENCLR_VALRDY_Msk (0x1UL << RNG_INTENCLR_VALRDY_Pos) /!< Bit mask of VALRDY field. /
Vincent Coubard	638:c90ae1400bf2	5401	#define RNG_INTENCLR_VALRDY_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	5402	#define RNG_INTENCLR_VALRDY_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	5403	#define RNG_INTENCLR_VALRDY_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	5404
Vincent Coubard	638:c90ae1400bf2	5405	/* Register: RNG_CONFIG */
Vincent Coubard	638:c90ae1400bf2	5406	/* Description: Configuration register. */
Vincent Coubard	638:c90ae1400bf2	5407
Vincent Coubard	638:c90ae1400bf2	5408	/* Bit 0 : Digital error correction enable. */
Vincent Coubard	638:c90ae1400bf2	5409	#define RNG_CONFIG_DERCEN_Pos (0UL) /!< Position of DERCEN field. /
Vincent Coubard	638:c90ae1400bf2	5410	#define RNG_CONFIG_DERCEN_Msk (0x1UL << RNG_CONFIG_DERCEN_Pos) /!< Bit mask of DERCEN field. /
Vincent Coubard	638:c90ae1400bf2	5411	#define RNG_CONFIG_DERCEN_Disabled (0UL) /!< Digital error correction disabled. /
Vincent Coubard	638:c90ae1400bf2	5412	#define RNG_CONFIG_DERCEN_Enabled (1UL) /!< Digital error correction enabled. /
Vincent Coubard	638:c90ae1400bf2	5413
Vincent Coubard	638:c90ae1400bf2	5414	/* Register: RNG_VALUE */
Vincent Coubard	638:c90ae1400bf2	5415	/* Description: RNG random number. */
Vincent Coubard	638:c90ae1400bf2	5416
Vincent Coubard	638:c90ae1400bf2	5417	/* Bits 7..0 : Generated random number. */
Vincent Coubard	638:c90ae1400bf2	5418	#define RNG_VALUE_VALUE_Pos (0UL) /!< Position of VALUE field. /
Vincent Coubard	638:c90ae1400bf2	5419	#define RNG_VALUE_VALUE_Msk (0xFFUL << RNG_VALUE_VALUE_Pos) /!< Bit mask of VALUE field. /
Vincent Coubard	638:c90ae1400bf2	5420
Vincent Coubard	638:c90ae1400bf2	5421	/* Register: RNG_POWER */
Vincent Coubard	638:c90ae1400bf2	5422	/* Description: Peripheral power control. */
Vincent Coubard	638:c90ae1400bf2	5423
Vincent Coubard	638:c90ae1400bf2	5424	/* Bit 0 : Peripheral power control. */
Vincent Coubard	638:c90ae1400bf2	5425	#define RNG_POWER_POWER_Pos (0UL) /!< Position of POWER field. /
Vincent Coubard	638:c90ae1400bf2	5426	#define RNG_POWER_POWER_Msk (0x1UL << RNG_POWER_POWER_Pos) /!< Bit mask of POWER field. /
Vincent Coubard	638:c90ae1400bf2	5427	#define RNG_POWER_POWER_Disabled (0UL) /!< Module power disabled. /
Vincent Coubard	638:c90ae1400bf2	5428	#define RNG_POWER_POWER_Enabled (1UL) /!< Module power enabled. /
Vincent Coubard	638:c90ae1400bf2	5429
Vincent Coubard	638:c90ae1400bf2	5430
Vincent Coubard	638:c90ae1400bf2	5431	/* Peripheral: RTC */
Vincent Coubard	638:c90ae1400bf2	5432	/* Description: Real time counter 0. */
Vincent Coubard	638:c90ae1400bf2	5433
Vincent Coubard	638:c90ae1400bf2	5434	/* Register: RTC_INTENSET */
Vincent Coubard	638:c90ae1400bf2	5435	/* Description: Interrupt enable set register. */
Vincent Coubard	638:c90ae1400bf2	5436
Vincent Coubard	638:c90ae1400bf2	5437	/* Bit 19 : Enable interrupt on COMPARE[3] event. */
Vincent Coubard	638:c90ae1400bf2	5438	#define RTC_INTENSET_COMPARE3_Pos (19UL) /!< Position of COMPARE3 field. /
Vincent Coubard	638:c90ae1400bf2	5439	#define RTC_INTENSET_COMPARE3_Msk (0x1UL << RTC_INTENSET_COMPARE3_Pos) /!< Bit mask of COMPARE3 field. /
Vincent Coubard	638:c90ae1400bf2	5440	#define RTC_INTENSET_COMPARE3_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	5441	#define RTC_INTENSET_COMPARE3_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	5442	#define RTC_INTENSET_COMPARE3_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	5443
Vincent Coubard	638:c90ae1400bf2	5444	/* Bit 18 : Enable interrupt on COMPARE[2] event. */
Vincent Coubard	638:c90ae1400bf2	5445	#define RTC_INTENSET_COMPARE2_Pos (18UL) /!< Position of COMPARE2 field. /
Vincent Coubard	638:c90ae1400bf2	5446	#define RTC_INTENSET_COMPARE2_Msk (0x1UL << RTC_INTENSET_COMPARE2_Pos) /!< Bit mask of COMPARE2 field. /
Vincent Coubard	638:c90ae1400bf2	5447	#define RTC_INTENSET_COMPARE2_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	5448	#define RTC_INTENSET_COMPARE2_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	5449	#define RTC_INTENSET_COMPARE2_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	5450
Vincent Coubard	638:c90ae1400bf2	5451	/* Bit 17 : Enable interrupt on COMPARE[1] event. */
Vincent Coubard	638:c90ae1400bf2	5452	#define RTC_INTENSET_COMPARE1_Pos (17UL) /!< Position of COMPARE1 field. /
Vincent Coubard	638:c90ae1400bf2	5453	#define RTC_INTENSET_COMPARE1_Msk (0x1UL << RTC_INTENSET_COMPARE1_Pos) /!< Bit mask of COMPARE1 field. /
Vincent Coubard	638:c90ae1400bf2	5454	#define RTC_INTENSET_COMPARE1_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	5455	#define RTC_INTENSET_COMPARE1_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	5456	#define RTC_INTENSET_COMPARE1_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	5457
Vincent Coubard	638:c90ae1400bf2	5458	/* Bit 16 : Enable interrupt on COMPARE[0] event. */
Vincent Coubard	638:c90ae1400bf2	5459	#define RTC_INTENSET_COMPARE0_Pos (16UL) /!< Position of COMPARE0 field. /
Vincent Coubard	638:c90ae1400bf2	5460	#define RTC_INTENSET_COMPARE0_Msk (0x1UL << RTC_INTENSET_COMPARE0_Pos) /!< Bit mask of COMPARE0 field. /
Vincent Coubard	638:c90ae1400bf2	5461	#define RTC_INTENSET_COMPARE0_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	5462	#define RTC_INTENSET_COMPARE0_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	5463	#define RTC_INTENSET_COMPARE0_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	5464
Vincent Coubard	638:c90ae1400bf2	5465	/* Bit 1 : Enable interrupt on OVRFLW event. */
Vincent Coubard	638:c90ae1400bf2	5466	#define RTC_INTENSET_OVRFLW_Pos (1UL) /!< Position of OVRFLW field. /
Vincent Coubard	638:c90ae1400bf2	5467	#define RTC_INTENSET_OVRFLW_Msk (0x1UL << RTC_INTENSET_OVRFLW_Pos) /!< Bit mask of OVRFLW field. /
Vincent Coubard	638:c90ae1400bf2	5468	#define RTC_INTENSET_OVRFLW_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	5469	#define RTC_INTENSET_OVRFLW_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	5470	#define RTC_INTENSET_OVRFLW_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	5471
Vincent Coubard	638:c90ae1400bf2	5472	/* Bit 0 : Enable interrupt on TICK event. */
Vincent Coubard	638:c90ae1400bf2	5473	#define RTC_INTENSET_TICK_Pos (0UL) /!< Position of TICK field. /
Vincent Coubard	638:c90ae1400bf2	5474	#define RTC_INTENSET_TICK_Msk (0x1UL << RTC_INTENSET_TICK_Pos) /!< Bit mask of TICK field. /
Vincent Coubard	638:c90ae1400bf2	5475	#define RTC_INTENSET_TICK_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	5476	#define RTC_INTENSET_TICK_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	5477	#define RTC_INTENSET_TICK_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	5478
Vincent Coubard	638:c90ae1400bf2	5479	/* Register: RTC_INTENCLR */
Vincent Coubard	638:c90ae1400bf2	5480	/* Description: Interrupt enable clear register. */
Vincent Coubard	638:c90ae1400bf2	5481
Vincent Coubard	638:c90ae1400bf2	5482	/* Bit 19 : Disable interrupt on COMPARE[3] event. */
Vincent Coubard	638:c90ae1400bf2	5483	#define RTC_INTENCLR_COMPARE3_Pos (19UL) /!< Position of COMPARE3 field. /
Vincent Coubard	638:c90ae1400bf2	5484	#define RTC_INTENCLR_COMPARE3_Msk (0x1UL << RTC_INTENCLR_COMPARE3_Pos) /!< Bit mask of COMPARE3 field. /
Vincent Coubard	638:c90ae1400bf2	5485	#define RTC_INTENCLR_COMPARE3_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	5486	#define RTC_INTENCLR_COMPARE3_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	5487	#define RTC_INTENCLR_COMPARE3_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	5488
Vincent Coubard	638:c90ae1400bf2	5489	/* Bit 18 : Disable interrupt on COMPARE[2] event. */
Vincent Coubard	638:c90ae1400bf2	5490	#define RTC_INTENCLR_COMPARE2_Pos (18UL) /!< Position of COMPARE2 field. /
Vincent Coubard	638:c90ae1400bf2	5491	#define RTC_INTENCLR_COMPARE2_Msk (0x1UL << RTC_INTENCLR_COMPARE2_Pos) /!< Bit mask of COMPARE2 field. /
Vincent Coubard	638:c90ae1400bf2	5492	#define RTC_INTENCLR_COMPARE2_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	5493	#define RTC_INTENCLR_COMPARE2_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	5494	#define RTC_INTENCLR_COMPARE2_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	5495
Vincent Coubard	638:c90ae1400bf2	5496	/* Bit 17 : Disable interrupt on COMPARE[1] event. */
Vincent Coubard	638:c90ae1400bf2	5497	#define RTC_INTENCLR_COMPARE1_Pos (17UL) /!< Position of COMPARE1 field. /
Vincent Coubard	638:c90ae1400bf2	5498	#define RTC_INTENCLR_COMPARE1_Msk (0x1UL << RTC_INTENCLR_COMPARE1_Pos) /!< Bit mask of COMPARE1 field. /
Vincent Coubard	638:c90ae1400bf2	5499	#define RTC_INTENCLR_COMPARE1_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	5500	#define RTC_INTENCLR_COMPARE1_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	5501	#define RTC_INTENCLR_COMPARE1_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	5502
Vincent Coubard	638:c90ae1400bf2	5503	/* Bit 16 : Disable interrupt on COMPARE[0] event. */
Vincent Coubard	638:c90ae1400bf2	5504	#define RTC_INTENCLR_COMPARE0_Pos (16UL) /!< Position of COMPARE0 field. /
Vincent Coubard	638:c90ae1400bf2	5505	#define RTC_INTENCLR_COMPARE0_Msk (0x1UL << RTC_INTENCLR_COMPARE0_Pos) /!< Bit mask of COMPARE0 field. /
Vincent Coubard	638:c90ae1400bf2	5506	#define RTC_INTENCLR_COMPARE0_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	5507	#define RTC_INTENCLR_COMPARE0_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	5508	#define RTC_INTENCLR_COMPARE0_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	5509
Vincent Coubard	638:c90ae1400bf2	5510	/* Bit 1 : Disable interrupt on OVRFLW event. */
Vincent Coubard	638:c90ae1400bf2	5511	#define RTC_INTENCLR_OVRFLW_Pos (1UL) /!< Position of OVRFLW field. /
Vincent Coubard	638:c90ae1400bf2	5512	#define RTC_INTENCLR_OVRFLW_Msk (0x1UL << RTC_INTENCLR_OVRFLW_Pos) /!< Bit mask of OVRFLW field. /
Vincent Coubard	638:c90ae1400bf2	5513	#define RTC_INTENCLR_OVRFLW_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	5514	#define RTC_INTENCLR_OVRFLW_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	5515	#define RTC_INTENCLR_OVRFLW_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	5516
Vincent Coubard	638:c90ae1400bf2	5517	/* Bit 0 : Disable interrupt on TICK event. */
Vincent Coubard	638:c90ae1400bf2	5518	#define RTC_INTENCLR_TICK_Pos (0UL) /!< Position of TICK field. /
Vincent Coubard	638:c90ae1400bf2	5519	#define RTC_INTENCLR_TICK_Msk (0x1UL << RTC_INTENCLR_TICK_Pos) /!< Bit mask of TICK field. /
Vincent Coubard	638:c90ae1400bf2	5520	#define RTC_INTENCLR_TICK_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	5521	#define RTC_INTENCLR_TICK_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	5522	#define RTC_INTENCLR_TICK_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	5523
Vincent Coubard	638:c90ae1400bf2	5524	/* Register: RTC_EVTEN */
Vincent Coubard	638:c90ae1400bf2	5525	/* Description: Configures event enable routing to PPI for each RTC event. */
Vincent Coubard	638:c90ae1400bf2	5526
Vincent Coubard	638:c90ae1400bf2	5527	/* Bit 19 : COMPARE[3] event enable. */
Vincent Coubard	638:c90ae1400bf2	5528	#define RTC_EVTEN_COMPARE3_Pos (19UL) /!< Position of COMPARE3 field. /
Vincent Coubard	638:c90ae1400bf2	5529	#define RTC_EVTEN_COMPARE3_Msk (0x1UL << RTC_EVTEN_COMPARE3_Pos) /!< Bit mask of COMPARE3 field. /
Vincent Coubard	638:c90ae1400bf2	5530	#define RTC_EVTEN_COMPARE3_Disabled (0UL) /!< Event disabled. /
Vincent Coubard	638:c90ae1400bf2	5531	#define RTC_EVTEN_COMPARE3_Enabled (1UL) /!< Event enabled. /
Vincent Coubard	638:c90ae1400bf2	5532
Vincent Coubard	638:c90ae1400bf2	5533	/* Bit 18 : COMPARE[2] event enable. */
Vincent Coubard	638:c90ae1400bf2	5534	#define RTC_EVTEN_COMPARE2_Pos (18UL) /!< Position of COMPARE2 field. /
Vincent Coubard	638:c90ae1400bf2	5535	#define RTC_EVTEN_COMPARE2_Msk (0x1UL << RTC_EVTEN_COMPARE2_Pos) /!< Bit mask of COMPARE2 field. /
Vincent Coubard	638:c90ae1400bf2	5536	#define RTC_EVTEN_COMPARE2_Disabled (0UL) /!< Event disabled. /
Vincent Coubard	638:c90ae1400bf2	5537	#define RTC_EVTEN_COMPARE2_Enabled (1UL) /!< Event enabled. /
Vincent Coubard	638:c90ae1400bf2	5538
Vincent Coubard	638:c90ae1400bf2	5539	/* Bit 17 : COMPARE[1] event enable. */
Vincent Coubard	638:c90ae1400bf2	5540	#define RTC_EVTEN_COMPARE1_Pos (17UL) /!< Position of COMPARE1 field. /
Vincent Coubard	638:c90ae1400bf2	5541	#define RTC_EVTEN_COMPARE1_Msk (0x1UL << RTC_EVTEN_COMPARE1_Pos) /!< Bit mask of COMPARE1 field. /
Vincent Coubard	638:c90ae1400bf2	5542	#define RTC_EVTEN_COMPARE1_Disabled (0UL) /!< Event disabled. /
Vincent Coubard	638:c90ae1400bf2	5543	#define RTC_EVTEN_COMPARE1_Enabled (1UL) /!< Event enabled. /
Vincent Coubard	638:c90ae1400bf2	5544
Vincent Coubard	638:c90ae1400bf2	5545	/* Bit 16 : COMPARE[0] event enable. */
Vincent Coubard	638:c90ae1400bf2	5546	#define RTC_EVTEN_COMPARE0_Pos (16UL) /!< Position of COMPARE0 field. /
Vincent Coubard	638:c90ae1400bf2	5547	#define RTC_EVTEN_COMPARE0_Msk (0x1UL << RTC_EVTEN_COMPARE0_Pos) /!< Bit mask of COMPARE0 field. /
Vincent Coubard	638:c90ae1400bf2	5548	#define RTC_EVTEN_COMPARE0_Disabled (0UL) /!< Event disabled. /
Vincent Coubard	638:c90ae1400bf2	5549	#define RTC_EVTEN_COMPARE0_Enabled (1UL) /!< Event enabled. /
Vincent Coubard	638:c90ae1400bf2	5550
Vincent Coubard	638:c90ae1400bf2	5551	/* Bit 1 : OVRFLW event enable. */
Vincent Coubard	638:c90ae1400bf2	5552	#define RTC_EVTEN_OVRFLW_Pos (1UL) /!< Position of OVRFLW field. /
Vincent Coubard	638:c90ae1400bf2	5553	#define RTC_EVTEN_OVRFLW_Msk (0x1UL << RTC_EVTEN_OVRFLW_Pos) /!< Bit mask of OVRFLW field. /
Vincent Coubard	638:c90ae1400bf2	5554	#define RTC_EVTEN_OVRFLW_Disabled (0UL) /!< Event disabled. /
Vincent Coubard	638:c90ae1400bf2	5555	#define RTC_EVTEN_OVRFLW_Enabled (1UL) /!< Event enabled. /
Vincent Coubard	638:c90ae1400bf2	5556
Vincent Coubard	638:c90ae1400bf2	5557	/* Bit 0 : TICK event enable. */
Vincent Coubard	638:c90ae1400bf2	5558	#define RTC_EVTEN_TICK_Pos (0UL) /!< Position of TICK field. /
Vincent Coubard	638:c90ae1400bf2	5559	#define RTC_EVTEN_TICK_Msk (0x1UL << RTC_EVTEN_TICK_Pos) /!< Bit mask of TICK field. /
Vincent Coubard	638:c90ae1400bf2	5560	#define RTC_EVTEN_TICK_Disabled (0UL) /!< Event disabled. /
Vincent Coubard	638:c90ae1400bf2	5561	#define RTC_EVTEN_TICK_Enabled (1UL) /!< Event enabled. /
Vincent Coubard	638:c90ae1400bf2	5562
Vincent Coubard	638:c90ae1400bf2	5563	/* Register: RTC_EVTENSET */
Vincent Coubard	638:c90ae1400bf2	5564	/* Description: Enable events routing to PPI. The reading of this register gives the value of EVTEN. */
Vincent Coubard	638:c90ae1400bf2	5565
Vincent Coubard	638:c90ae1400bf2	5566	/* Bit 19 : Enable routing to PPI of COMPARE[3] event. */
Vincent Coubard	638:c90ae1400bf2	5567	#define RTC_EVTENSET_COMPARE3_Pos (19UL) /!< Position of COMPARE3 field. /
Vincent Coubard	638:c90ae1400bf2	5568	#define RTC_EVTENSET_COMPARE3_Msk (0x1UL << RTC_EVTENSET_COMPARE3_Pos) /!< Bit mask of COMPARE3 field. /
Vincent Coubard	638:c90ae1400bf2	5569	#define RTC_EVTENSET_COMPARE3_Disabled (0UL) /!< Event disabled. /
Vincent Coubard	638:c90ae1400bf2	5570	#define RTC_EVTENSET_COMPARE3_Enabled (1UL) /!< Event enabled. /
Vincent Coubard	638:c90ae1400bf2	5571	#define RTC_EVTENSET_COMPARE3_Set (1UL) /!< Enable event on write. /
Vincent Coubard	638:c90ae1400bf2	5572
Vincent Coubard	638:c90ae1400bf2	5573	/* Bit 18 : Enable routing to PPI of COMPARE[2] event. */
Vincent Coubard	638:c90ae1400bf2	5574	#define RTC_EVTENSET_COMPARE2_Pos (18UL) /!< Position of COMPARE2 field. /
Vincent Coubard	638:c90ae1400bf2	5575	#define RTC_EVTENSET_COMPARE2_Msk (0x1UL << RTC_EVTENSET_COMPARE2_Pos) /!< Bit mask of COMPARE2 field. /
Vincent Coubard	638:c90ae1400bf2	5576	#define RTC_EVTENSET_COMPARE2_Disabled (0UL) /!< Event disabled. /
Vincent Coubard	638:c90ae1400bf2	5577	#define RTC_EVTENSET_COMPARE2_Enabled (1UL) /!< Event enabled. /
Vincent Coubard	638:c90ae1400bf2	5578	#define RTC_EVTENSET_COMPARE2_Set (1UL) /!< Enable event on write. /
Vincent Coubard	638:c90ae1400bf2	5579
Vincent Coubard	638:c90ae1400bf2	5580	/* Bit 17 : Enable routing to PPI of COMPARE[1] event. */
Vincent Coubard	638:c90ae1400bf2	5581	#define RTC_EVTENSET_COMPARE1_Pos (17UL) /!< Position of COMPARE1 field. /
Vincent Coubard	638:c90ae1400bf2	5582	#define RTC_EVTENSET_COMPARE1_Msk (0x1UL << RTC_EVTENSET_COMPARE1_Pos) /!< Bit mask of COMPARE1 field. /
Vincent Coubard	638:c90ae1400bf2	5583	#define RTC_EVTENSET_COMPARE1_Disabled (0UL) /!< Event disabled. /
Vincent Coubard	638:c90ae1400bf2	5584	#define RTC_EVTENSET_COMPARE1_Enabled (1UL) /!< Event enabled. /
Vincent Coubard	638:c90ae1400bf2	5585	#define RTC_EVTENSET_COMPARE1_Set (1UL) /!< Enable event on write. /
Vincent Coubard	638:c90ae1400bf2	5586
Vincent Coubard	638:c90ae1400bf2	5587	/* Bit 16 : Enable routing to PPI of COMPARE[0] event. */
Vincent Coubard	638:c90ae1400bf2	5588	#define RTC_EVTENSET_COMPARE0_Pos (16UL) /!< Position of COMPARE0 field. /
Vincent Coubard	638:c90ae1400bf2	5589	#define RTC_EVTENSET_COMPARE0_Msk (0x1UL << RTC_EVTENSET_COMPARE0_Pos) /!< Bit mask of COMPARE0 field. /
Vincent Coubard	638:c90ae1400bf2	5590	#define RTC_EVTENSET_COMPARE0_Disabled (0UL) /!< Event disabled. /
Vincent Coubard	638:c90ae1400bf2	5591	#define RTC_EVTENSET_COMPARE0_Enabled (1UL) /!< Event enabled. /
Vincent Coubard	638:c90ae1400bf2	5592	#define RTC_EVTENSET_COMPARE0_Set (1UL) /!< Enable event on write. /
Vincent Coubard	638:c90ae1400bf2	5593
Vincent Coubard	638:c90ae1400bf2	5594	/* Bit 1 : Enable routing to PPI of OVRFLW event. */
Vincent Coubard	638:c90ae1400bf2	5595	#define RTC_EVTENSET_OVRFLW_Pos (1UL) /!< Position of OVRFLW field. /
Vincent Coubard	638:c90ae1400bf2	5596	#define RTC_EVTENSET_OVRFLW_Msk (0x1UL << RTC_EVTENSET_OVRFLW_Pos) /!< Bit mask of OVRFLW field. /
Vincent Coubard	638:c90ae1400bf2	5597	#define RTC_EVTENSET_OVRFLW_Disabled (0UL) /!< Event disabled. /
Vincent Coubard	638:c90ae1400bf2	5598	#define RTC_EVTENSET_OVRFLW_Enabled (1UL) /!< Event enabled. /
Vincent Coubard	638:c90ae1400bf2	5599	#define RTC_EVTENSET_OVRFLW_Set (1UL) /!< Enable event on write. /
Vincent Coubard	638:c90ae1400bf2	5600
Vincent Coubard	638:c90ae1400bf2	5601	/* Bit 0 : Enable routing to PPI of TICK event. */
Vincent Coubard	638:c90ae1400bf2	5602	#define RTC_EVTENSET_TICK_Pos (0UL) /!< Position of TICK field. /
Vincent Coubard	638:c90ae1400bf2	5603	#define RTC_EVTENSET_TICK_Msk (0x1UL << RTC_EVTENSET_TICK_Pos) /!< Bit mask of TICK field. /
Vincent Coubard	638:c90ae1400bf2	5604	#define RTC_EVTENSET_TICK_Disabled (0UL) /!< Event disabled. /
Vincent Coubard	638:c90ae1400bf2	5605	#define RTC_EVTENSET_TICK_Enabled (1UL) /!< Event enabled. /
Vincent Coubard	638:c90ae1400bf2	5606	#define RTC_EVTENSET_TICK_Set (1UL) /!< Enable event on write. /
Vincent Coubard	638:c90ae1400bf2	5607
Vincent Coubard	638:c90ae1400bf2	5608	/* Register: RTC_EVTENCLR */
Vincent Coubard	638:c90ae1400bf2	5609	/* Description: Disable events routing to PPI. The reading of this register gives the value of EVTEN. */
Vincent Coubard	638:c90ae1400bf2	5610
Vincent Coubard	638:c90ae1400bf2	5611	/* Bit 19 : Disable routing to PPI of COMPARE[3] event. */
Vincent Coubard	638:c90ae1400bf2	5612	#define RTC_EVTENCLR_COMPARE3_Pos (19UL) /!< Position of COMPARE3 field. /
Vincent Coubard	638:c90ae1400bf2	5613	#define RTC_EVTENCLR_COMPARE3_Msk (0x1UL << RTC_EVTENCLR_COMPARE3_Pos) /!< Bit mask of COMPARE3 field. /
Vincent Coubard	638:c90ae1400bf2	5614	#define RTC_EVTENCLR_COMPARE3_Disabled (0UL) /!< Event disabled. /
Vincent Coubard	638:c90ae1400bf2	5615	#define RTC_EVTENCLR_COMPARE3_Enabled (1UL) /!< Event enabled. /
Vincent Coubard	638:c90ae1400bf2	5616	#define RTC_EVTENCLR_COMPARE3_Clear (1UL) /!< Disable event on write. /
Vincent Coubard	638:c90ae1400bf2	5617
Vincent Coubard	638:c90ae1400bf2	5618	/* Bit 18 : Disable routing to PPI of COMPARE[2] event. */
Vincent Coubard	638:c90ae1400bf2	5619	#define RTC_EVTENCLR_COMPARE2_Pos (18UL) /!< Position of COMPARE2 field. /
Vincent Coubard	638:c90ae1400bf2	5620	#define RTC_EVTENCLR_COMPARE2_Msk (0x1UL << RTC_EVTENCLR_COMPARE2_Pos) /!< Bit mask of COMPARE2 field. /
Vincent Coubard	638:c90ae1400bf2	5621	#define RTC_EVTENCLR_COMPARE2_Disabled (0UL) /!< Event disabled. /
Vincent Coubard	638:c90ae1400bf2	5622	#define RTC_EVTENCLR_COMPARE2_Enabled (1UL) /!< Event enabled. /
Vincent Coubard	638:c90ae1400bf2	5623	#define RTC_EVTENCLR_COMPARE2_Clear (1UL) /!< Disable event on write. /
Vincent Coubard	638:c90ae1400bf2	5624
Vincent Coubard	638:c90ae1400bf2	5625	/* Bit 17 : Disable routing to PPI of COMPARE[1] event. */
Vincent Coubard	638:c90ae1400bf2	5626	#define RTC_EVTENCLR_COMPARE1_Pos (17UL) /!< Position of COMPARE1 field. /
Vincent Coubard	638:c90ae1400bf2	5627	#define RTC_EVTENCLR_COMPARE1_Msk (0x1UL << RTC_EVTENCLR_COMPARE1_Pos) /!< Bit mask of COMPARE1 field. /
Vincent Coubard	638:c90ae1400bf2	5628	#define RTC_EVTENCLR_COMPARE1_Disabled (0UL) /!< Event disabled. /
Vincent Coubard	638:c90ae1400bf2	5629	#define RTC_EVTENCLR_COMPARE1_Enabled (1UL) /!< Event enabled. /
Vincent Coubard	638:c90ae1400bf2	5630	#define RTC_EVTENCLR_COMPARE1_Clear (1UL) /!< Disable event on write. /
Vincent Coubard	638:c90ae1400bf2	5631
Vincent Coubard	638:c90ae1400bf2	5632	/* Bit 16 : Disable routing to PPI of COMPARE[0] event. */
Vincent Coubard	638:c90ae1400bf2	5633	#define RTC_EVTENCLR_COMPARE0_Pos (16UL) /!< Position of COMPARE0 field. /
Vincent Coubard	638:c90ae1400bf2	5634	#define RTC_EVTENCLR_COMPARE0_Msk (0x1UL << RTC_EVTENCLR_COMPARE0_Pos) /!< Bit mask of COMPARE0 field. /
Vincent Coubard	638:c90ae1400bf2	5635	#define RTC_EVTENCLR_COMPARE0_Disabled (0UL) /!< Event disabled. /
Vincent Coubard	638:c90ae1400bf2	5636	#define RTC_EVTENCLR_COMPARE0_Enabled (1UL) /!< Event enabled. /
Vincent Coubard	638:c90ae1400bf2	5637	#define RTC_EVTENCLR_COMPARE0_Clear (1UL) /!< Disable event on write. /
Vincent Coubard	638:c90ae1400bf2	5638
Vincent Coubard	638:c90ae1400bf2	5639	/* Bit 1 : Disable routing to PPI of OVRFLW event. */
Vincent Coubard	638:c90ae1400bf2	5640	#define RTC_EVTENCLR_OVRFLW_Pos (1UL) /!< Position of OVRFLW field. /
Vincent Coubard	638:c90ae1400bf2	5641	#define RTC_EVTENCLR_OVRFLW_Msk (0x1UL << RTC_EVTENCLR_OVRFLW_Pos) /!< Bit mask of OVRFLW field. /
Vincent Coubard	638:c90ae1400bf2	5642	#define RTC_EVTENCLR_OVRFLW_Disabled (0UL) /!< Event disabled. /
Vincent Coubard	638:c90ae1400bf2	5643	#define RTC_EVTENCLR_OVRFLW_Enabled (1UL) /!< Event enabled. /
Vincent Coubard	638:c90ae1400bf2	5644	#define RTC_EVTENCLR_OVRFLW_Clear (1UL) /!< Disable event on write. /
Vincent Coubard	638:c90ae1400bf2	5645
Vincent Coubard	638:c90ae1400bf2	5646	/* Bit 0 : Disable routing to PPI of TICK event. */
Vincent Coubard	638:c90ae1400bf2	5647	#define RTC_EVTENCLR_TICK_Pos (0UL) /!< Position of TICK field. /
Vincent Coubard	638:c90ae1400bf2	5648	#define RTC_EVTENCLR_TICK_Msk (0x1UL << RTC_EVTENCLR_TICK_Pos) /!< Bit mask of TICK field. /
Vincent Coubard	638:c90ae1400bf2	5649	#define RTC_EVTENCLR_TICK_Disabled (0UL) /!< Event disabled. /
Vincent Coubard	638:c90ae1400bf2	5650	#define RTC_EVTENCLR_TICK_Enabled (1UL) /!< Event enabled. /
Vincent Coubard	638:c90ae1400bf2	5651	#define RTC_EVTENCLR_TICK_Clear (1UL) /!< Disable event on write. /
Vincent Coubard	638:c90ae1400bf2	5652
Vincent Coubard	638:c90ae1400bf2	5653	/* Register: RTC_COUNTER */
Vincent Coubard	638:c90ae1400bf2	5654	/* Description: Current COUNTER value. */
Vincent Coubard	638:c90ae1400bf2	5655
Vincent Coubard	638:c90ae1400bf2	5656	/* Bits 23..0 : Counter value. */
Vincent Coubard	638:c90ae1400bf2	5657	#define RTC_COUNTER_COUNTER_Pos (0UL) /!< Position of COUNTER field. /
Vincent Coubard	638:c90ae1400bf2	5658	#define RTC_COUNTER_COUNTER_Msk (0xFFFFFFUL << RTC_COUNTER_COUNTER_Pos) /!< Bit mask of COUNTER field. /
Vincent Coubard	638:c90ae1400bf2	5659
Vincent Coubard	638:c90ae1400bf2	5660	/* Register: RTC_PRESCALER */
Vincent Coubard	638:c90ae1400bf2	5661	/* Description: 12-bit prescaler for COUNTER frequency (32768/(PRESCALER+1)). Must be written when RTC is STOPed. */
Vincent Coubard	638:c90ae1400bf2	5662
Vincent Coubard	638:c90ae1400bf2	5663	/* Bits 11..0 : RTC PRESCALER value. */
Vincent Coubard	638:c90ae1400bf2	5664	#define RTC_PRESCALER_PRESCALER_Pos (0UL) /!< Position of PRESCALER field. /
Vincent Coubard	638:c90ae1400bf2	5665	#define RTC_PRESCALER_PRESCALER_Msk (0xFFFUL << RTC_PRESCALER_PRESCALER_Pos) /!< Bit mask of PRESCALER field. /
Vincent Coubard	638:c90ae1400bf2	5666
Vincent Coubard	638:c90ae1400bf2	5667	/* Register: RTC_CC */
Vincent Coubard	638:c90ae1400bf2	5668	/* Description: Capture/compare registers. */
Vincent Coubard	638:c90ae1400bf2	5669
Vincent Coubard	638:c90ae1400bf2	5670	/* Bits 23..0 : Compare value. */
Vincent Coubard	638:c90ae1400bf2	5671	#define RTC_CC_COMPARE_Pos (0UL) /!< Position of COMPARE field. /
Vincent Coubard	638:c90ae1400bf2	5672	#define RTC_CC_COMPARE_Msk (0xFFFFFFUL << RTC_CC_COMPARE_Pos) /!< Bit mask of COMPARE field. /
Vincent Coubard	638:c90ae1400bf2	5673
Vincent Coubard	638:c90ae1400bf2	5674	/* Register: RTC_POWER */
Vincent Coubard	638:c90ae1400bf2	5675	/* Description: Peripheral power control. */
Vincent Coubard	638:c90ae1400bf2	5676
Vincent Coubard	638:c90ae1400bf2	5677	/* Bit 0 : Peripheral power control. */
Vincent Coubard	638:c90ae1400bf2	5678	#define RTC_POWER_POWER_Pos (0UL) /!< Position of POWER field. /
Vincent Coubard	638:c90ae1400bf2	5679	#define RTC_POWER_POWER_Msk (0x1UL << RTC_POWER_POWER_Pos) /!< Bit mask of POWER field. /
Vincent Coubard	638:c90ae1400bf2	5680	#define RTC_POWER_POWER_Disabled (0UL) /!< Module power disabled. /
Vincent Coubard	638:c90ae1400bf2	5681	#define RTC_POWER_POWER_Enabled (1UL) /!< Module power enabled. /
Vincent Coubard	638:c90ae1400bf2	5682
Vincent Coubard	638:c90ae1400bf2	5683
Vincent Coubard	638:c90ae1400bf2	5684	/* Peripheral: SPI */
Vincent Coubard	638:c90ae1400bf2	5685	/* Description: SPI master 0. */
Vincent Coubard	638:c90ae1400bf2	5686
Vincent Coubard	638:c90ae1400bf2	5687	/* Register: SPI_INTENSET */
Vincent Coubard	638:c90ae1400bf2	5688	/* Description: Interrupt enable set register. */
Vincent Coubard	638:c90ae1400bf2	5689
Vincent Coubard	638:c90ae1400bf2	5690	/* Bit 2 : Enable interrupt on READY event. */
Vincent Coubard	638:c90ae1400bf2	5691	#define SPI_INTENSET_READY_Pos (2UL) /!< Position of READY field. /
Vincent Coubard	638:c90ae1400bf2	5692	#define SPI_INTENSET_READY_Msk (0x1UL << SPI_INTENSET_READY_Pos) /!< Bit mask of READY field. /
Vincent Coubard	638:c90ae1400bf2	5693	#define SPI_INTENSET_READY_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	5694	#define SPI_INTENSET_READY_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	5695	#define SPI_INTENSET_READY_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	5696
Vincent Coubard	638:c90ae1400bf2	5697	/* Register: SPI_INTENCLR */
Vincent Coubard	638:c90ae1400bf2	5698	/* Description: Interrupt enable clear register. */
Vincent Coubard	638:c90ae1400bf2	5699
Vincent Coubard	638:c90ae1400bf2	5700	/* Bit 2 : Disable interrupt on READY event. */
Vincent Coubard	638:c90ae1400bf2	5701	#define SPI_INTENCLR_READY_Pos (2UL) /!< Position of READY field. /
Vincent Coubard	638:c90ae1400bf2	5702	#define SPI_INTENCLR_READY_Msk (0x1UL << SPI_INTENCLR_READY_Pos) /!< Bit mask of READY field. /
Vincent Coubard	638:c90ae1400bf2	5703	#define SPI_INTENCLR_READY_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	5704	#define SPI_INTENCLR_READY_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	5705	#define SPI_INTENCLR_READY_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	5706
Vincent Coubard	638:c90ae1400bf2	5707	/* Register: SPI_ENABLE */
Vincent Coubard	638:c90ae1400bf2	5708	/* Description: Enable SPI. */
Vincent Coubard	638:c90ae1400bf2	5709
Vincent Coubard	638:c90ae1400bf2	5710	/* Bits 2..0 : Enable or disable SPI. */
Vincent Coubard	638:c90ae1400bf2	5711	#define SPI_ENABLE_ENABLE_Pos (0UL) /!< Position of ENABLE field. /
Vincent Coubard	638:c90ae1400bf2	5712	#define SPI_ENABLE_ENABLE_Msk (0x7UL << SPI_ENABLE_ENABLE_Pos) /!< Bit mask of ENABLE field. /
Vincent Coubard	638:c90ae1400bf2	5713	#define SPI_ENABLE_ENABLE_Disabled (0x00UL) /!< Disabled SPI. /
Vincent Coubard	638:c90ae1400bf2	5714	#define SPI_ENABLE_ENABLE_Enabled (0x01UL) /!< Enable SPI. /
Vincent Coubard	638:c90ae1400bf2	5715
Vincent Coubard	638:c90ae1400bf2	5716	/* Register: SPI_RXD */
Vincent Coubard	638:c90ae1400bf2	5717	/* Description: RX data. */
Vincent Coubard	638:c90ae1400bf2	5718
Vincent Coubard	638:c90ae1400bf2	5719	/* Bits 7..0 : RX data from last transfer. */
Vincent Coubard	638:c90ae1400bf2	5720	#define SPI_RXD_RXD_Pos (0UL) /!< Position of RXD field. /
Vincent Coubard	638:c90ae1400bf2	5721	#define SPI_RXD_RXD_Msk (0xFFUL << SPI_RXD_RXD_Pos) /!< Bit mask of RXD field. /
Vincent Coubard	638:c90ae1400bf2	5722
Vincent Coubard	638:c90ae1400bf2	5723	/* Register: SPI_TXD */
Vincent Coubard	638:c90ae1400bf2	5724	/* Description: TX data. */
Vincent Coubard	638:c90ae1400bf2	5725
Vincent Coubard	638:c90ae1400bf2	5726	/* Bits 7..0 : TX data for next transfer. */
Vincent Coubard	638:c90ae1400bf2	5727	#define SPI_TXD_TXD_Pos (0UL) /!< Position of TXD field. /
Vincent Coubard	638:c90ae1400bf2	5728	#define SPI_TXD_TXD_Msk (0xFFUL << SPI_TXD_TXD_Pos) /!< Bit mask of TXD field. /
Vincent Coubard	638:c90ae1400bf2	5729
Vincent Coubard	638:c90ae1400bf2	5730	/* Register: SPI_FREQUENCY */
Vincent Coubard	638:c90ae1400bf2	5731	/* Description: SPI frequency */
Vincent Coubard	638:c90ae1400bf2	5732
Vincent Coubard	638:c90ae1400bf2	5733	/* Bits 31..0 : SPI data rate. */
Vincent Coubard	638:c90ae1400bf2	5734	#define SPI_FREQUENCY_FREQUENCY_Pos (0UL) /!< Position of FREQUENCY field. /
Vincent Coubard	638:c90ae1400bf2	5735	#define SPI_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL << SPI_FREQUENCY_FREQUENCY_Pos) /!< Bit mask of FREQUENCY field. /
Vincent Coubard	638:c90ae1400bf2	5736	#define SPI_FREQUENCY_FREQUENCY_K125 (0x02000000UL) /!< 125kbps. /
Vincent Coubard	638:c90ae1400bf2	5737	#define SPI_FREQUENCY_FREQUENCY_K250 (0x04000000UL) /!< 250kbps. /
Vincent Coubard	638:c90ae1400bf2	5738	#define SPI_FREQUENCY_FREQUENCY_K500 (0x08000000UL) /!< 500kbps. /
Vincent Coubard	638:c90ae1400bf2	5739	#define SPI_FREQUENCY_FREQUENCY_M1 (0x10000000UL) /!< 1Mbps. /
Vincent Coubard	638:c90ae1400bf2	5740	#define SPI_FREQUENCY_FREQUENCY_M2 (0x20000000UL) /!< 2Mbps. /
Vincent Coubard	638:c90ae1400bf2	5741	#define SPI_FREQUENCY_FREQUENCY_M4 (0x40000000UL) /!< 4Mbps. /
Vincent Coubard	638:c90ae1400bf2	5742	#define SPI_FREQUENCY_FREQUENCY_M8 (0x80000000UL) /!< 8Mbps. /
Vincent Coubard	638:c90ae1400bf2	5743
Vincent Coubard	638:c90ae1400bf2	5744	/* Register: SPI_CONFIG */
Vincent Coubard	638:c90ae1400bf2	5745	/* Description: Configuration register. */
Vincent Coubard	638:c90ae1400bf2	5746
Vincent Coubard	638:c90ae1400bf2	5747	/* Bit 2 : Serial clock (SCK) polarity. */
Vincent Coubard	638:c90ae1400bf2	5748	#define SPI_CONFIG_CPOL_Pos (2UL) /!< Position of CPOL field. /
Vincent Coubard	638:c90ae1400bf2	5749	#define SPI_CONFIG_CPOL_Msk (0x1UL << SPI_CONFIG_CPOL_Pos) /!< Bit mask of CPOL field. /
Vincent Coubard	638:c90ae1400bf2	5750	#define SPI_CONFIG_CPOL_ActiveHigh (0UL) /!< Active high. /
Vincent Coubard	638:c90ae1400bf2	5751	#define SPI_CONFIG_CPOL_ActiveLow (1UL) /!< Active low. /
Vincent Coubard	638:c90ae1400bf2	5752
Vincent Coubard	638:c90ae1400bf2	5753	/* Bit 1 : Serial clock (SCK) phase. */
Vincent Coubard	638:c90ae1400bf2	5754	#define SPI_CONFIG_CPHA_Pos (1UL) /!< Position of CPHA field. /
Vincent Coubard	638:c90ae1400bf2	5755	#define SPI_CONFIG_CPHA_Msk (0x1UL << SPI_CONFIG_CPHA_Pos) /!< Bit mask of CPHA field. /
Vincent Coubard	638:c90ae1400bf2	5756	#define SPI_CONFIG_CPHA_Leading (0UL) /!< Sample on leading edge of the clock. Shift serial data on trailing edge. /
Vincent Coubard	638:c90ae1400bf2	5757	#define SPI_CONFIG_CPHA_Trailing (1UL) /!< Sample on trailing edge of the clock. Shift serial data on leading edge. /
Vincent Coubard	638:c90ae1400bf2	5758
Vincent Coubard	638:c90ae1400bf2	5759	/* Bit 0 : Bit order. */
Vincent Coubard	638:c90ae1400bf2	5760	#define SPI_CONFIG_ORDER_Pos (0UL) /!< Position of ORDER field. /
Vincent Coubard	638:c90ae1400bf2	5761	#define SPI_CONFIG_ORDER_Msk (0x1UL << SPI_CONFIG_ORDER_Pos) /!< Bit mask of ORDER field. /
Vincent Coubard	638:c90ae1400bf2	5762	#define SPI_CONFIG_ORDER_MsbFirst (0UL) /!< Most significant bit transmitted out first. /
Vincent Coubard	638:c90ae1400bf2	5763	#define SPI_CONFIG_ORDER_LsbFirst (1UL) /!< Least significant bit transmitted out first. /
Vincent Coubard	638:c90ae1400bf2	5764
Vincent Coubard	638:c90ae1400bf2	5765	/* Register: SPI_POWER */
Vincent Coubard	638:c90ae1400bf2	5766	/* Description: Peripheral power control. */
Vincent Coubard	638:c90ae1400bf2	5767
Vincent Coubard	638:c90ae1400bf2	5768	/* Bit 0 : Peripheral power control. */
Vincent Coubard	638:c90ae1400bf2	5769	#define SPI_POWER_POWER_Pos (0UL) /!< Position of POWER field. /
Vincent Coubard	638:c90ae1400bf2	5770	#define SPI_POWER_POWER_Msk (0x1UL << SPI_POWER_POWER_Pos) /!< Bit mask of POWER field. /
Vincent Coubard	638:c90ae1400bf2	5771	#define SPI_POWER_POWER_Disabled (0UL) /!< Module power disabled. /
Vincent Coubard	638:c90ae1400bf2	5772	#define SPI_POWER_POWER_Enabled (1UL) /!< Module power enabled. /
Vincent Coubard	638:c90ae1400bf2	5773
Vincent Coubard	638:c90ae1400bf2	5774
Vincent Coubard	638:c90ae1400bf2	5775	/* Peripheral: SPIM */
Vincent Coubard	638:c90ae1400bf2	5776	/* Description: SPI master with easyDMA 1. */
Vincent Coubard	638:c90ae1400bf2	5777
Vincent Coubard	638:c90ae1400bf2	5778	/* Register: SPIM_INTENSET */
Vincent Coubard	638:c90ae1400bf2	5779	/* Description: Interrupt enable set register. */
Vincent Coubard	638:c90ae1400bf2	5780
Vincent Coubard	638:c90ae1400bf2	5781	/* Bit 19 : Enable interrupt on STARTED event. */
Vincent Coubard	638:c90ae1400bf2	5782	#define SPIM_INTENSET_STARTED_Pos (19UL) /!< Position of STARTED field. /
Vincent Coubard	638:c90ae1400bf2	5783	#define SPIM_INTENSET_STARTED_Msk (0x1UL << SPIM_INTENSET_STARTED_Pos) /!< Bit mask of STARTED field. /
Vincent Coubard	638:c90ae1400bf2	5784	#define SPIM_INTENSET_STARTED_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	5785	#define SPIM_INTENSET_STARTED_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	5786	#define SPIM_INTENSET_STARTED_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	5787
Vincent Coubard	638:c90ae1400bf2	5788	/* Bit 8 : Enable interrupt on ENDTX event. */
Vincent Coubard	638:c90ae1400bf2	5789	#define SPIM_INTENSET_ENDTX_Pos (8UL) /!< Position of ENDTX field. /
Vincent Coubard	638:c90ae1400bf2	5790	#define SPIM_INTENSET_ENDTX_Msk (0x1UL << SPIM_INTENSET_ENDTX_Pos) /!< Bit mask of ENDTX field. /
Vincent Coubard	638:c90ae1400bf2	5791	#define SPIM_INTENSET_ENDTX_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	5792	#define SPIM_INTENSET_ENDTX_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	5793	#define SPIM_INTENSET_ENDTX_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	5794
Vincent Coubard	638:c90ae1400bf2	5795	/* Bit 4 : Enable interrupt on ENDRX event. */
Vincent Coubard	638:c90ae1400bf2	5796	#define SPIM_INTENSET_ENDRX_Pos (4UL) /!< Position of ENDRX field. /
Vincent Coubard	638:c90ae1400bf2	5797	#define SPIM_INTENSET_ENDRX_Msk (0x1UL << SPIM_INTENSET_ENDRX_Pos) /!< Bit mask of ENDRX field. /
Vincent Coubard	638:c90ae1400bf2	5798	#define SPIM_INTENSET_ENDRX_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	5799	#define SPIM_INTENSET_ENDRX_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	5800	#define SPIM_INTENSET_ENDRX_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	5801
Vincent Coubard	638:c90ae1400bf2	5802	/* Bit 1 : Enable interrupt on STOPPED event. */
Vincent Coubard	638:c90ae1400bf2	5803	#define SPIM_INTENSET_STOPPED_Pos (1UL) /!< Position of STOPPED field. /
Vincent Coubard	638:c90ae1400bf2	5804	#define SPIM_INTENSET_STOPPED_Msk (0x1UL << SPIM_INTENSET_STOPPED_Pos) /!< Bit mask of STOPPED field. /
Vincent Coubard	638:c90ae1400bf2	5805	#define SPIM_INTENSET_STOPPED_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	5806	#define SPIM_INTENSET_STOPPED_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	5807	#define SPIM_INTENSET_STOPPED_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	5808
Vincent Coubard	638:c90ae1400bf2	5809	/* Register: SPIM_INTENCLR */
Vincent Coubard	638:c90ae1400bf2	5810	/* Description: Interrupt enable clear register. */
Vincent Coubard	638:c90ae1400bf2	5811
Vincent Coubard	638:c90ae1400bf2	5812	/* Bit 19 : Disable interrupt on STARTED event. */
Vincent Coubard	638:c90ae1400bf2	5813	#define SPIM_INTENCLR_STARTED_Pos (19UL) /!< Position of STARTED field. /
Vincent Coubard	638:c90ae1400bf2	5814	#define SPIM_INTENCLR_STARTED_Msk (0x1UL << SPIM_INTENCLR_STARTED_Pos) /!< Bit mask of STARTED field. /
Vincent Coubard	638:c90ae1400bf2	5815	#define SPIM_INTENCLR_STARTED_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	5816	#define SPIM_INTENCLR_STARTED_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	5817	#define SPIM_INTENCLR_STARTED_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	5818
Vincent Coubard	638:c90ae1400bf2	5819	/* Bit 8 : Disable interrupt on ENDTX event. */
Vincent Coubard	638:c90ae1400bf2	5820	#define SPIM_INTENCLR_ENDTX_Pos (8UL) /!< Position of ENDTX field. /
Vincent Coubard	638:c90ae1400bf2	5821	#define SPIM_INTENCLR_ENDTX_Msk (0x1UL << SPIM_INTENCLR_ENDTX_Pos) /!< Bit mask of ENDTX field. /
Vincent Coubard	638:c90ae1400bf2	5822	#define SPIM_INTENCLR_ENDTX_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	5823	#define SPIM_INTENCLR_ENDTX_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	5824	#define SPIM_INTENCLR_ENDTX_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	5825
Vincent Coubard	638:c90ae1400bf2	5826	/* Bit 4 : Disable interrupt on ENDRX event. */
Vincent Coubard	638:c90ae1400bf2	5827	#define SPIM_INTENCLR_ENDRX_Pos (4UL) /!< Position of ENDRX field. /
Vincent Coubard	638:c90ae1400bf2	5828	#define SPIM_INTENCLR_ENDRX_Msk (0x1UL << SPIM_INTENCLR_ENDRX_Pos) /!< Bit mask of ENDRX field. /
Vincent Coubard	638:c90ae1400bf2	5829	#define SPIM_INTENCLR_ENDRX_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	5830	#define SPIM_INTENCLR_ENDRX_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	5831	#define SPIM_INTENCLR_ENDRX_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	5832
Vincent Coubard	638:c90ae1400bf2	5833	/* Bit 1 : Disable interrupt on STOPPED event. */
Vincent Coubard	638:c90ae1400bf2	5834	#define SPIM_INTENCLR_STOPPED_Pos (1UL) /!< Position of STOPPED field. /
Vincent Coubard	638:c90ae1400bf2	5835	#define SPIM_INTENCLR_STOPPED_Msk (0x1UL << SPIM_INTENCLR_STOPPED_Pos) /!< Bit mask of STOPPED field. /
Vincent Coubard	638:c90ae1400bf2	5836	#define SPIM_INTENCLR_STOPPED_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	5837	#define SPIM_INTENCLR_STOPPED_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	5838	#define SPIM_INTENCLR_STOPPED_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	5839
Vincent Coubard	638:c90ae1400bf2	5840	/* Register: SPIM_ENABLE */
Vincent Coubard	638:c90ae1400bf2	5841	/* Description: Enable SPIM. */
Vincent Coubard	638:c90ae1400bf2	5842
Vincent Coubard	638:c90ae1400bf2	5843	/* Bits 3..0 : Enable or disable SPIM. */
Vincent Coubard	638:c90ae1400bf2	5844	#define SPIM_ENABLE_ENABLE_Pos (0UL) /!< Position of ENABLE field. /
Vincent Coubard	638:c90ae1400bf2	5845	#define SPIM_ENABLE_ENABLE_Msk (0xFUL << SPIM_ENABLE_ENABLE_Pos) /!< Bit mask of ENABLE field. /
Vincent Coubard	638:c90ae1400bf2	5846	#define SPIM_ENABLE_ENABLE_Disabled (0x00UL) /!< Disabled SPIM. /
Vincent Coubard	638:c90ae1400bf2	5847	#define SPIM_ENABLE_ENABLE_Enabled (0x07UL) /!< Enable SPIM. /
Vincent Coubard	638:c90ae1400bf2	5848
Vincent Coubard	638:c90ae1400bf2	5849	/* Register: SPIM_FREQUENCY */
Vincent Coubard	638:c90ae1400bf2	5850	/* Description: SPI frequency. */
Vincent Coubard	638:c90ae1400bf2	5851
Vincent Coubard	638:c90ae1400bf2	5852	/* Bits 31..0 : SPI master data rate. */
Vincent Coubard	638:c90ae1400bf2	5853	#define SPIM_FREQUENCY_FREQUENCY_Pos (0UL) /!< Position of FREQUENCY field. /
Vincent Coubard	638:c90ae1400bf2	5854	#define SPIM_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL << SPIM_FREQUENCY_FREQUENCY_Pos) /!< Bit mask of FREQUENCY field. /
Vincent Coubard	638:c90ae1400bf2	5855	#define SPIM_FREQUENCY_FREQUENCY_K125 (0x02000000UL) /!< 125 kbps. /
Vincent Coubard	638:c90ae1400bf2	5856	#define SPIM_FREQUENCY_FREQUENCY_K250 (0x04000000UL) /!< 250 kbps. /
Vincent Coubard	638:c90ae1400bf2	5857	#define SPIM_FREQUENCY_FREQUENCY_K500 (0x08000000UL) /!< 500 kbps. /
Vincent Coubard	638:c90ae1400bf2	5858	#define SPIM_FREQUENCY_FREQUENCY_M1 (0x10000000UL) /!< 1 Mbps. /
Vincent Coubard	638:c90ae1400bf2	5859	#define SPIM_FREQUENCY_FREQUENCY_M2 (0x20000000UL) /!< 2 Mbps. /
Vincent Coubard	638:c90ae1400bf2	5860	#define SPIM_FREQUENCY_FREQUENCY_M4 (0x40000000UL) /!< 4 Mbps. /
Vincent Coubard	638:c90ae1400bf2	5861	#define SPIM_FREQUENCY_FREQUENCY_M8 (0x80000000UL) /!< 8 Mbps. /
Vincent Coubard	638:c90ae1400bf2	5862
Vincent Coubard	638:c90ae1400bf2	5863	/* Register: SPIM_RXD_PTR */
Vincent Coubard	638:c90ae1400bf2	5864	/* Description: Data pointer. */
Vincent Coubard	638:c90ae1400bf2	5865
Vincent Coubard	638:c90ae1400bf2	5866	/* Bits 31..0 : Data pointer. */
Vincent Coubard	638:c90ae1400bf2	5867	#define SPIM_RXD_PTR_PTR_Pos (0UL) /!< Position of PTR field. /
Vincent Coubard	638:c90ae1400bf2	5868	#define SPIM_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << SPIM_RXD_PTR_PTR_Pos) /!< Bit mask of PTR field. /
Vincent Coubard	638:c90ae1400bf2	5869
Vincent Coubard	638:c90ae1400bf2	5870	/* Register: SPIM_RXD_MAXCNT */
Vincent Coubard	638:c90ae1400bf2	5871	/* Description: Maximum number of buffer bytes to receive. */
Vincent Coubard	638:c90ae1400bf2	5872
Vincent Coubard	638:c90ae1400bf2	5873	/* Bits 7..0 : Maximum number of buffer bytes to receive. */
Vincent Coubard	638:c90ae1400bf2	5874	#define SPIM_RXD_MAXCNT_MAXCNT_Pos (0UL) /!< Position of MAXCNT field. /
Vincent Coubard	638:c90ae1400bf2	5875	#define SPIM_RXD_MAXCNT_MAXCNT_Msk (0xFFUL << SPIM_RXD_MAXCNT_MAXCNT_Pos) /!< Bit mask of MAXCNT field. /
Vincent Coubard	638:c90ae1400bf2	5876
Vincent Coubard	638:c90ae1400bf2	5877	/* Register: SPIM_RXD_AMOUNT */
Vincent Coubard	638:c90ae1400bf2	5878	/* Description: Number of bytes received in the last transaction. */
Vincent Coubard	638:c90ae1400bf2	5879
Vincent Coubard	638:c90ae1400bf2	5880	/* Bits 7..0 : Number of bytes received in the last transaction. */
Vincent Coubard	638:c90ae1400bf2	5881	#define SPIM_RXD_AMOUNT_AMOUNT_Pos (0UL) /!< Position of AMOUNT field. /
Vincent Coubard	638:c90ae1400bf2	5882	#define SPIM_RXD_AMOUNT_AMOUNT_Msk (0xFFUL << SPIM_RXD_AMOUNT_AMOUNT_Pos) /!< Bit mask of AMOUNT field. /
Vincent Coubard	638:c90ae1400bf2	5883
Vincent Coubard	638:c90ae1400bf2	5884	/* Register: SPIM_TXD_PTR */
Vincent Coubard	638:c90ae1400bf2	5885	/* Description: Data pointer. */
Vincent Coubard	638:c90ae1400bf2	5886
Vincent Coubard	638:c90ae1400bf2	5887	/* Bits 31..0 : Data pointer. */
Vincent Coubard	638:c90ae1400bf2	5888	#define SPIM_TXD_PTR_PTR_Pos (0UL) /!< Position of PTR field. /
Vincent Coubard	638:c90ae1400bf2	5889	#define SPIM_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << SPIM_TXD_PTR_PTR_Pos) /!< Bit mask of PTR field. /
Vincent Coubard	638:c90ae1400bf2	5890
Vincent Coubard	638:c90ae1400bf2	5891	/* Register: SPIM_TXD_MAXCNT */
Vincent Coubard	638:c90ae1400bf2	5892	/* Description: Maximum number of buffer bytes to send. */
Vincent Coubard	638:c90ae1400bf2	5893
Vincent Coubard	638:c90ae1400bf2	5894	/* Bits 7..0 : Maximum number of buffer bytes to send. */
Vincent Coubard	638:c90ae1400bf2	5895	#define SPIM_TXD_MAXCNT_MAXCNT_Pos (0UL) /!< Position of MAXCNT field. /
Vincent Coubard	638:c90ae1400bf2	5896	#define SPIM_TXD_MAXCNT_MAXCNT_Msk (0xFFUL << SPIM_TXD_MAXCNT_MAXCNT_Pos) /!< Bit mask of MAXCNT field. /
Vincent Coubard	638:c90ae1400bf2	5897
Vincent Coubard	638:c90ae1400bf2	5898	/* Register: SPIM_TXD_AMOUNT */
Vincent Coubard	638:c90ae1400bf2	5899	/* Description: Number of bytes sent in the last transaction. */
Vincent Coubard	638:c90ae1400bf2	5900
Vincent Coubard	638:c90ae1400bf2	5901	/* Bits 7..0 : Number of bytes sent in the last transaction. */
Vincent Coubard	638:c90ae1400bf2	5902	#define SPIM_TXD_AMOUNT_AMOUNT_Pos (0UL) /!< Position of AMOUNT field. /
Vincent Coubard	638:c90ae1400bf2	5903	#define SPIM_TXD_AMOUNT_AMOUNT_Msk (0xFFUL << SPIM_TXD_AMOUNT_AMOUNT_Pos) /!< Bit mask of AMOUNT field. /
Vincent Coubard	638:c90ae1400bf2	5904
Vincent Coubard	638:c90ae1400bf2	5905	/* Register: SPIM_CONFIG */
Vincent Coubard	638:c90ae1400bf2	5906	/* Description: Configuration register. */
Vincent Coubard	638:c90ae1400bf2	5907
Vincent Coubard	638:c90ae1400bf2	5908	/* Bit 2 : Serial clock (SCK) polarity. */
Vincent Coubard	638:c90ae1400bf2	5909	#define SPIM_CONFIG_CPOL_Pos (2UL) /!< Position of CPOL field. /
Vincent Coubard	638:c90ae1400bf2	5910	#define SPIM_CONFIG_CPOL_Msk (0x1UL << SPIM_CONFIG_CPOL_Pos) /!< Bit mask of CPOL field. /
Vincent Coubard	638:c90ae1400bf2	5911	#define SPIM_CONFIG_CPOL_ActiveHigh (0UL) /!< Active high. /
Vincent Coubard	638:c90ae1400bf2	5912	#define SPIM_CONFIG_CPOL_ActiveLow (1UL) /!< Active low. /
Vincent Coubard	638:c90ae1400bf2	5913
Vincent Coubard	638:c90ae1400bf2	5914	/* Bit 1 : Serial clock (SCK) phase. */
Vincent Coubard	638:c90ae1400bf2	5915	#define SPIM_CONFIG_CPHA_Pos (1UL) /!< Position of CPHA field. /
Vincent Coubard	638:c90ae1400bf2	5916	#define SPIM_CONFIG_CPHA_Msk (0x1UL << SPIM_CONFIG_CPHA_Pos) /!< Bit mask of CPHA field. /
Vincent Coubard	638:c90ae1400bf2	5917	#define SPIM_CONFIG_CPHA_Leading (0UL) /!< Sample on leading edge of the clock. Shift serial data on trailing edge. /
Vincent Coubard	638:c90ae1400bf2	5918	#define SPIM_CONFIG_CPHA_Trailing (1UL) /!< Sample on trailing edge of the clock. Shift serial data on leading edge. /
Vincent Coubard	638:c90ae1400bf2	5919
Vincent Coubard	638:c90ae1400bf2	5920	/* Bit 0 : Bit order. */
Vincent Coubard	638:c90ae1400bf2	5921	#define SPIM_CONFIG_ORDER_Pos (0UL) /!< Position of ORDER field. /
Vincent Coubard	638:c90ae1400bf2	5922	#define SPIM_CONFIG_ORDER_Msk (0x1UL << SPIM_CONFIG_ORDER_Pos) /!< Bit mask of ORDER field. /
Vincent Coubard	638:c90ae1400bf2	5923	#define SPIM_CONFIG_ORDER_MsbFirst (0UL) /!< Most significant bit transmitted out first. /
Vincent Coubard	638:c90ae1400bf2	5924	#define SPIM_CONFIG_ORDER_LsbFirst (1UL) /!< Least significant bit transmitted out first. /
Vincent Coubard	638:c90ae1400bf2	5925
Vincent Coubard	638:c90ae1400bf2	5926	/* Register: SPIM_ORC */
Vincent Coubard	638:c90ae1400bf2	5927	/* Description: Over-read character. */
Vincent Coubard	638:c90ae1400bf2	5928
Vincent Coubard	638:c90ae1400bf2	5929	/* Bits 7..0 : Over-read character. */
Vincent Coubard	638:c90ae1400bf2	5930	#define SPIM_ORC_ORC_Pos (0UL) /!< Position of ORC field. /
Vincent Coubard	638:c90ae1400bf2	5931	#define SPIM_ORC_ORC_Msk (0xFFUL << SPIM_ORC_ORC_Pos) /!< Bit mask of ORC field. /
Vincent Coubard	638:c90ae1400bf2	5932
Vincent Coubard	638:c90ae1400bf2	5933	/* Register: SPIM_POWER */
Vincent Coubard	638:c90ae1400bf2	5934	/* Description: Peripheral power control. */
Vincent Coubard	638:c90ae1400bf2	5935
Vincent Coubard	638:c90ae1400bf2	5936	/* Bit 0 : Peripheral power control. */
Vincent Coubard	638:c90ae1400bf2	5937	#define SPIM_POWER_POWER_Pos (0UL) /!< Position of POWER field. /
Vincent Coubard	638:c90ae1400bf2	5938	#define SPIM_POWER_POWER_Msk (0x1UL << SPIM_POWER_POWER_Pos) /!< Bit mask of POWER field. /
Vincent Coubard	638:c90ae1400bf2	5939	#define SPIM_POWER_POWER_Disabled (0UL) /!< Module power disabled. /
Vincent Coubard	638:c90ae1400bf2	5940	#define SPIM_POWER_POWER_Enabled (1UL) /!< Module power enabled. /
Vincent Coubard	638:c90ae1400bf2	5941
Vincent Coubard	638:c90ae1400bf2	5942
Vincent Coubard	638:c90ae1400bf2	5943	/* Peripheral: SPIS */
Vincent Coubard	638:c90ae1400bf2	5944	/* Description: SPI slave 1. */
Vincent Coubard	638:c90ae1400bf2	5945
Vincent Coubard	638:c90ae1400bf2	5946	/* Register: SPIS_SHORTS */
Vincent Coubard	638:c90ae1400bf2	5947	/* Description: Shortcuts for SPIS. */
Vincent Coubard	638:c90ae1400bf2	5948
Vincent Coubard	638:c90ae1400bf2	5949	/* Bit 2 : Shortcut between END event and the ACQUIRE task. */
Vincent Coubard	638:c90ae1400bf2	5950	#define SPIS_SHORTS_END_ACQUIRE_Pos (2UL) /!< Position of END_ACQUIRE field. /
Vincent Coubard	638:c90ae1400bf2	5951	#define SPIS_SHORTS_END_ACQUIRE_Msk (0x1UL << SPIS_SHORTS_END_ACQUIRE_Pos) /!< Bit mask of END_ACQUIRE field. /
Vincent Coubard	638:c90ae1400bf2	5952	#define SPIS_SHORTS_END_ACQUIRE_Disabled (0UL) /!< Shortcut disabled. /
Vincent Coubard	638:c90ae1400bf2	5953	#define SPIS_SHORTS_END_ACQUIRE_Enabled (1UL) /!< Shortcut enabled. /
Vincent Coubard	638:c90ae1400bf2	5954
Vincent Coubard	638:c90ae1400bf2	5955	/* Register: SPIS_INTENSET */
Vincent Coubard	638:c90ae1400bf2	5956	/* Description: Interrupt enable set register. */
Vincent Coubard	638:c90ae1400bf2	5957
Vincent Coubard	638:c90ae1400bf2	5958	/* Bit 10 : Enable interrupt on ACQUIRED event. */
Vincent Coubard	638:c90ae1400bf2	5959	#define SPIS_INTENSET_ACQUIRED_Pos (10UL) /!< Position of ACQUIRED field. /
Vincent Coubard	638:c90ae1400bf2	5960	#define SPIS_INTENSET_ACQUIRED_Msk (0x1UL << SPIS_INTENSET_ACQUIRED_Pos) /!< Bit mask of ACQUIRED field. /
Vincent Coubard	638:c90ae1400bf2	5961	#define SPIS_INTENSET_ACQUIRED_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	5962	#define SPIS_INTENSET_ACQUIRED_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	5963	#define SPIS_INTENSET_ACQUIRED_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	5964
Vincent Coubard	638:c90ae1400bf2	5965	/* Bit 4 : enable interrupt on ENDRX event. */
Vincent Coubard	638:c90ae1400bf2	5966	#define SPIS_INTENSET_ENDRX_Pos (4UL) /!< Position of ENDRX field. /
Vincent Coubard	638:c90ae1400bf2	5967	#define SPIS_INTENSET_ENDRX_Msk (0x1UL << SPIS_INTENSET_ENDRX_Pos) /!< Bit mask of ENDRX field. /
Vincent Coubard	638:c90ae1400bf2	5968	#define SPIS_INTENSET_ENDRX_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	5969	#define SPIS_INTENSET_ENDRX_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	5970	#define SPIS_INTENSET_ENDRX_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	5971
Vincent Coubard	638:c90ae1400bf2	5972	/* Bit 1 : Enable interrupt on END event. */
Vincent Coubard	638:c90ae1400bf2	5973	#define SPIS_INTENSET_END_Pos (1UL) /!< Position of END field. /
Vincent Coubard	638:c90ae1400bf2	5974	#define SPIS_INTENSET_END_Msk (0x1UL << SPIS_INTENSET_END_Pos) /!< Bit mask of END field. /
Vincent Coubard	638:c90ae1400bf2	5975	#define SPIS_INTENSET_END_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	5976	#define SPIS_INTENSET_END_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	5977	#define SPIS_INTENSET_END_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	5978
Vincent Coubard	638:c90ae1400bf2	5979	/* Register: SPIS_INTENCLR */
Vincent Coubard	638:c90ae1400bf2	5980	/* Description: Interrupt enable clear register. */
Vincent Coubard	638:c90ae1400bf2	5981
Vincent Coubard	638:c90ae1400bf2	5982	/* Bit 10 : Disable interrupt on ACQUIRED event. */
Vincent Coubard	638:c90ae1400bf2	5983	#define SPIS_INTENCLR_ACQUIRED_Pos (10UL) /!< Position of ACQUIRED field. /
Vincent Coubard	638:c90ae1400bf2	5984	#define SPIS_INTENCLR_ACQUIRED_Msk (0x1UL << SPIS_INTENCLR_ACQUIRED_Pos) /!< Bit mask of ACQUIRED field. /
Vincent Coubard	638:c90ae1400bf2	5985	#define SPIS_INTENCLR_ACQUIRED_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	5986	#define SPIS_INTENCLR_ACQUIRED_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	5987	#define SPIS_INTENCLR_ACQUIRED_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	5988
Vincent Coubard	638:c90ae1400bf2	5989	/* Bit 4 : Disable interrupt on ENDRX event. */
Vincent Coubard	638:c90ae1400bf2	5990	#define SPIS_INTENCLR_ENDRX_Pos (4UL) /!< Position of ENDRX field. /
Vincent Coubard	638:c90ae1400bf2	5991	#define SPIS_INTENCLR_ENDRX_Msk (0x1UL << SPIS_INTENCLR_ENDRX_Pos) /!< Bit mask of ENDRX field. /
Vincent Coubard	638:c90ae1400bf2	5992	#define SPIS_INTENCLR_ENDRX_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	5993	#define SPIS_INTENCLR_ENDRX_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	5994	#define SPIS_INTENCLR_ENDRX_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	5995
Vincent Coubard	638:c90ae1400bf2	5996	/* Bit 1 : Disable interrupt on END event. */
Vincent Coubard	638:c90ae1400bf2	5997	#define SPIS_INTENCLR_END_Pos (1UL) /!< Position of END field. /
Vincent Coubard	638:c90ae1400bf2	5998	#define SPIS_INTENCLR_END_Msk (0x1UL << SPIS_INTENCLR_END_Pos) /!< Bit mask of END field. /
Vincent Coubard	638:c90ae1400bf2	5999	#define SPIS_INTENCLR_END_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	6000	#define SPIS_INTENCLR_END_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	6001	#define SPIS_INTENCLR_END_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	6002
Vincent Coubard	638:c90ae1400bf2	6003	/* Register: SPIS_SEMSTAT */
Vincent Coubard	638:c90ae1400bf2	6004	/* Description: Semaphore status. */
Vincent Coubard	638:c90ae1400bf2	6005
Vincent Coubard	638:c90ae1400bf2	6006	/* Bits 1..0 : Semaphore status. */
Vincent Coubard	638:c90ae1400bf2	6007	#define SPIS_SEMSTAT_SEMSTAT_Pos (0UL) /!< Position of SEMSTAT field. /
Vincent Coubard	638:c90ae1400bf2	6008	#define SPIS_SEMSTAT_SEMSTAT_Msk (0x3UL << SPIS_SEMSTAT_SEMSTAT_Pos) /!< Bit mask of SEMSTAT field. /
Vincent Coubard	638:c90ae1400bf2	6009	#define SPIS_SEMSTAT_SEMSTAT_Free (0x00UL) /!< Semaphore is free. /
Vincent Coubard	638:c90ae1400bf2	6010	#define SPIS_SEMSTAT_SEMSTAT_CPU (0x01UL) /!< Semaphore is assigned to the CPU. /
Vincent Coubard	638:c90ae1400bf2	6011	#define SPIS_SEMSTAT_SEMSTAT_SPIS (0x02UL) /!< Semaphore is assigned to the SPIS. /
Vincent Coubard	638:c90ae1400bf2	6012	#define SPIS_SEMSTAT_SEMSTAT_CPUPending (0x03UL) /!< Semaphore is assigned to the SPIS, but a handover to the CPU is pending. /
Vincent Coubard	638:c90ae1400bf2	6013
Vincent Coubard	638:c90ae1400bf2	6014	/* Register: SPIS_STATUS */
Vincent Coubard	638:c90ae1400bf2	6015	/* Description: Status from last transaction. */
Vincent Coubard	638:c90ae1400bf2	6016
Vincent Coubard	638:c90ae1400bf2	6017	/* Bit 1 : RX buffer overflow detected, and prevented. */
Vincent Coubard	638:c90ae1400bf2	6018	#define SPIS_STATUS_OVERFLOW_Pos (1UL) /!< Position of OVERFLOW field. /
Vincent Coubard	638:c90ae1400bf2	6019	#define SPIS_STATUS_OVERFLOW_Msk (0x1UL << SPIS_STATUS_OVERFLOW_Pos) /!< Bit mask of OVERFLOW field. /
Vincent Coubard	638:c90ae1400bf2	6020	#define SPIS_STATUS_OVERFLOW_NotPresent (0UL) /!< Error not present. /
Vincent Coubard	638:c90ae1400bf2	6021	#define SPIS_STATUS_OVERFLOW_Present (1UL) /!< Error present. /
Vincent Coubard	638:c90ae1400bf2	6022	#define SPIS_STATUS_OVERFLOW_Clear (1UL) /!< Clear on write. /
Vincent Coubard	638:c90ae1400bf2	6023
Vincent Coubard	638:c90ae1400bf2	6024	/* Bit 0 : TX buffer overread detected, and prevented. */
Vincent Coubard	638:c90ae1400bf2	6025	#define SPIS_STATUS_OVERREAD_Pos (0UL) /!< Position of OVERREAD field. /
Vincent Coubard	638:c90ae1400bf2	6026	#define SPIS_STATUS_OVERREAD_Msk (0x1UL << SPIS_STATUS_OVERREAD_Pos) /!< Bit mask of OVERREAD field. /
Vincent Coubard	638:c90ae1400bf2	6027	#define SPIS_STATUS_OVERREAD_NotPresent (0UL) /!< Error not present. /
Vincent Coubard	638:c90ae1400bf2	6028	#define SPIS_STATUS_OVERREAD_Present (1UL) /!< Error present. /
Vincent Coubard	638:c90ae1400bf2	6029	#define SPIS_STATUS_OVERREAD_Clear (1UL) /!< Clear on write. /
Vincent Coubard	638:c90ae1400bf2	6030
Vincent Coubard	638:c90ae1400bf2	6031	/* Register: SPIS_ENABLE */
Vincent Coubard	638:c90ae1400bf2	6032	/* Description: Enable SPIS. */
Vincent Coubard	638:c90ae1400bf2	6033
Vincent Coubard	638:c90ae1400bf2	6034	/* Bits 2..0 : Enable or disable SPIS. */
Vincent Coubard	638:c90ae1400bf2	6035	#define SPIS_ENABLE_ENABLE_Pos (0UL) /!< Position of ENABLE field. /
Vincent Coubard	638:c90ae1400bf2	6036	#define SPIS_ENABLE_ENABLE_Msk (0x7UL << SPIS_ENABLE_ENABLE_Pos) /!< Bit mask of ENABLE field. /
Vincent Coubard	638:c90ae1400bf2	6037	#define SPIS_ENABLE_ENABLE_Disabled (0x00UL) /!< Disabled SPIS. /
Vincent Coubard	638:c90ae1400bf2	6038	#define SPIS_ENABLE_ENABLE_Enabled (0x02UL) /!< Enable SPIS. /
Vincent Coubard	638:c90ae1400bf2	6039
Vincent Coubard	638:c90ae1400bf2	6040	/* Register: SPIS_MAXRX */
Vincent Coubard	638:c90ae1400bf2	6041	/* Description: Maximum number of bytes in the receive buffer. */
Vincent Coubard	638:c90ae1400bf2	6042
Vincent Coubard	638:c90ae1400bf2	6043	/* Bits 7..0 : Maximum number of bytes in the receive buffer. */
Vincent Coubard	638:c90ae1400bf2	6044	#define SPIS_MAXRX_MAXRX_Pos (0UL) /!< Position of MAXRX field. /
Vincent Coubard	638:c90ae1400bf2	6045	#define SPIS_MAXRX_MAXRX_Msk (0xFFUL << SPIS_MAXRX_MAXRX_Pos) /!< Bit mask of MAXRX field. /
Vincent Coubard	638:c90ae1400bf2	6046
Vincent Coubard	638:c90ae1400bf2	6047	/* Register: SPIS_AMOUNTRX */
Vincent Coubard	638:c90ae1400bf2	6048	/* Description: Number of bytes received in last granted transaction. */
Vincent Coubard	638:c90ae1400bf2	6049
Vincent Coubard	638:c90ae1400bf2	6050	/* Bits 7..0 : Number of bytes received in last granted transaction. */
Vincent Coubard	638:c90ae1400bf2	6051	#define SPIS_AMOUNTRX_AMOUNTRX_Pos (0UL) /!< Position of AMOUNTRX field. /
Vincent Coubard	638:c90ae1400bf2	6052	#define SPIS_AMOUNTRX_AMOUNTRX_Msk (0xFFUL << SPIS_AMOUNTRX_AMOUNTRX_Pos) /!< Bit mask of AMOUNTRX field. /
Vincent Coubard	638:c90ae1400bf2	6053
Vincent Coubard	638:c90ae1400bf2	6054	/* Register: SPIS_MAXTX */
Vincent Coubard	638:c90ae1400bf2	6055	/* Description: Maximum number of bytes in the transmit buffer. */
Vincent Coubard	638:c90ae1400bf2	6056
Vincent Coubard	638:c90ae1400bf2	6057	/* Bits 7..0 : Maximum number of bytes in the transmit buffer. */
Vincent Coubard	638:c90ae1400bf2	6058	#define SPIS_MAXTX_MAXTX_Pos (0UL) /!< Position of MAXTX field. /
Vincent Coubard	638:c90ae1400bf2	6059	#define SPIS_MAXTX_MAXTX_Msk (0xFFUL << SPIS_MAXTX_MAXTX_Pos) /!< Bit mask of MAXTX field. /
Vincent Coubard	638:c90ae1400bf2	6060
Vincent Coubard	638:c90ae1400bf2	6061	/* Register: SPIS_AMOUNTTX */
Vincent Coubard	638:c90ae1400bf2	6062	/* Description: Number of bytes transmitted in last granted transaction. */
Vincent Coubard	638:c90ae1400bf2	6063
Vincent Coubard	638:c90ae1400bf2	6064	/* Bits 7..0 : Number of bytes transmitted in last granted transaction. */
Vincent Coubard	638:c90ae1400bf2	6065	#define SPIS_AMOUNTTX_AMOUNTTX_Pos (0UL) /!< Position of AMOUNTTX field. /
Vincent Coubard	638:c90ae1400bf2	6066	#define SPIS_AMOUNTTX_AMOUNTTX_Msk (0xFFUL << SPIS_AMOUNTTX_AMOUNTTX_Pos) /!< Bit mask of AMOUNTTX field. /
Vincent Coubard	638:c90ae1400bf2	6067
Vincent Coubard	638:c90ae1400bf2	6068	/* Register: SPIS_CONFIG */
Vincent Coubard	638:c90ae1400bf2	6069	/* Description: Configuration register. */
Vincent Coubard	638:c90ae1400bf2	6070
Vincent Coubard	638:c90ae1400bf2	6071	/* Bit 2 : Serial clock (SCK) polarity. */
Vincent Coubard	638:c90ae1400bf2	6072	#define SPIS_CONFIG_CPOL_Pos (2UL) /!< Position of CPOL field. /
Vincent Coubard	638:c90ae1400bf2	6073	#define SPIS_CONFIG_CPOL_Msk (0x1UL << SPIS_CONFIG_CPOL_Pos) /!< Bit mask of CPOL field. /
Vincent Coubard	638:c90ae1400bf2	6074	#define SPIS_CONFIG_CPOL_ActiveHigh (0UL) /!< Active high. /
Vincent Coubard	638:c90ae1400bf2	6075	#define SPIS_CONFIG_CPOL_ActiveLow (1UL) /!< Active low. /
Vincent Coubard	638:c90ae1400bf2	6076
Vincent Coubard	638:c90ae1400bf2	6077	/* Bit 1 : Serial clock (SCK) phase. */
Vincent Coubard	638:c90ae1400bf2	6078	#define SPIS_CONFIG_CPHA_Pos (1UL) /!< Position of CPHA field. /
Vincent Coubard	638:c90ae1400bf2	6079	#define SPIS_CONFIG_CPHA_Msk (0x1UL << SPIS_CONFIG_CPHA_Pos) /!< Bit mask of CPHA field. /
Vincent Coubard	638:c90ae1400bf2	6080	#define SPIS_CONFIG_CPHA_Leading (0UL) /!< Sample on leading edge of the clock. Shift serial data on trailing edge. /
Vincent Coubard	638:c90ae1400bf2	6081	#define SPIS_CONFIG_CPHA_Trailing (1UL) /!< Sample on trailing edge of the clock. Shift serial data on leading edge. /
Vincent Coubard	638:c90ae1400bf2	6082
Vincent Coubard	638:c90ae1400bf2	6083	/* Bit 0 : Bit order. */
Vincent Coubard	638:c90ae1400bf2	6084	#define SPIS_CONFIG_ORDER_Pos (0UL) /!< Position of ORDER field. /
Vincent Coubard	638:c90ae1400bf2	6085	#define SPIS_CONFIG_ORDER_Msk (0x1UL << SPIS_CONFIG_ORDER_Pos) /!< Bit mask of ORDER field. /
Vincent Coubard	638:c90ae1400bf2	6086	#define SPIS_CONFIG_ORDER_MsbFirst (0UL) /!< Most significant bit transmitted out first. /
Vincent Coubard	638:c90ae1400bf2	6087	#define SPIS_CONFIG_ORDER_LsbFirst (1UL) /!< Least significant bit transmitted out first. /
Vincent Coubard	638:c90ae1400bf2	6088
Vincent Coubard	638:c90ae1400bf2	6089	/* Register: SPIS_DEF */
Vincent Coubard	638:c90ae1400bf2	6090	/* Description: Default character. */
Vincent Coubard	638:c90ae1400bf2	6091
Vincent Coubard	638:c90ae1400bf2	6092	/* Bits 7..0 : Default character. */
Vincent Coubard	638:c90ae1400bf2	6093	#define SPIS_DEF_DEF_Pos (0UL) /!< Position of DEF field. /
Vincent Coubard	638:c90ae1400bf2	6094	#define SPIS_DEF_DEF_Msk (0xFFUL << SPIS_DEF_DEF_Pos) /!< Bit mask of DEF field. /
Vincent Coubard	638:c90ae1400bf2	6095
Vincent Coubard	638:c90ae1400bf2	6096	/* Register: SPIS_ORC */
Vincent Coubard	638:c90ae1400bf2	6097	/* Description: Over-read character. */
Vincent Coubard	638:c90ae1400bf2	6098
Vincent Coubard	638:c90ae1400bf2	6099	/* Bits 7..0 : Over-read character. */
Vincent Coubard	638:c90ae1400bf2	6100	#define SPIS_ORC_ORC_Pos (0UL) /!< Position of ORC field. /
Vincent Coubard	638:c90ae1400bf2	6101	#define SPIS_ORC_ORC_Msk (0xFFUL << SPIS_ORC_ORC_Pos) /!< Bit mask of ORC field. /
Vincent Coubard	638:c90ae1400bf2	6102
Vincent Coubard	638:c90ae1400bf2	6103	/* Register: SPIS_POWER */
Vincent Coubard	638:c90ae1400bf2	6104	/* Description: Peripheral power control. */
Vincent Coubard	638:c90ae1400bf2	6105
Vincent Coubard	638:c90ae1400bf2	6106	/* Bit 0 : Peripheral power control. */
Vincent Coubard	638:c90ae1400bf2	6107	#define SPIS_POWER_POWER_Pos (0UL) /!< Position of POWER field. /
Vincent Coubard	638:c90ae1400bf2	6108	#define SPIS_POWER_POWER_Msk (0x1UL << SPIS_POWER_POWER_Pos) /!< Bit mask of POWER field. /
Vincent Coubard	638:c90ae1400bf2	6109	#define SPIS_POWER_POWER_Disabled (0UL) /!< Module power disabled. /
Vincent Coubard	638:c90ae1400bf2	6110	#define SPIS_POWER_POWER_Enabled (1UL) /!< Module power enabled. /
Vincent Coubard	638:c90ae1400bf2	6111
Vincent Coubard	638:c90ae1400bf2	6112
Vincent Coubard	638:c90ae1400bf2	6113	/* Peripheral: TEMP */
Vincent Coubard	638:c90ae1400bf2	6114	/* Description: Temperature Sensor. */
Vincent Coubard	638:c90ae1400bf2	6115
Vincent Coubard	638:c90ae1400bf2	6116	/* Register: TEMP_INTENSET */
Vincent Coubard	638:c90ae1400bf2	6117	/* Description: Interrupt enable set register. */
Vincent Coubard	638:c90ae1400bf2	6118
Vincent Coubard	638:c90ae1400bf2	6119	/* Bit 0 : Enable interrupt on DATARDY event. */
Vincent Coubard	638:c90ae1400bf2	6120	#define TEMP_INTENSET_DATARDY_Pos (0UL) /!< Position of DATARDY field. /
Vincent Coubard	638:c90ae1400bf2	6121	#define TEMP_INTENSET_DATARDY_Msk (0x1UL << TEMP_INTENSET_DATARDY_Pos) /!< Bit mask of DATARDY field. /
Vincent Coubard	638:c90ae1400bf2	6122	#define TEMP_INTENSET_DATARDY_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	6123	#define TEMP_INTENSET_DATARDY_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	6124	#define TEMP_INTENSET_DATARDY_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	6125
Vincent Coubard	638:c90ae1400bf2	6126	/* Register: TEMP_INTENCLR */
Vincent Coubard	638:c90ae1400bf2	6127	/* Description: Interrupt enable clear register. */
Vincent Coubard	638:c90ae1400bf2	6128
Vincent Coubard	638:c90ae1400bf2	6129	/* Bit 0 : Disable interrupt on DATARDY event. */
Vincent Coubard	638:c90ae1400bf2	6130	#define TEMP_INTENCLR_DATARDY_Pos (0UL) /!< Position of DATARDY field. /
Vincent Coubard	638:c90ae1400bf2	6131	#define TEMP_INTENCLR_DATARDY_Msk (0x1UL << TEMP_INTENCLR_DATARDY_Pos) /!< Bit mask of DATARDY field. /
Vincent Coubard	638:c90ae1400bf2	6132	#define TEMP_INTENCLR_DATARDY_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	6133	#define TEMP_INTENCLR_DATARDY_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	6134	#define TEMP_INTENCLR_DATARDY_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	6135
Vincent Coubard	638:c90ae1400bf2	6136	/* Register: TEMP_POWER */
Vincent Coubard	638:c90ae1400bf2	6137	/* Description: Peripheral power control. */
Vincent Coubard	638:c90ae1400bf2	6138
Vincent Coubard	638:c90ae1400bf2	6139	/* Bit 0 : Peripheral power control. */
Vincent Coubard	638:c90ae1400bf2	6140	#define TEMP_POWER_POWER_Pos (0UL) /!< Position of POWER field. /
Vincent Coubard	638:c90ae1400bf2	6141	#define TEMP_POWER_POWER_Msk (0x1UL << TEMP_POWER_POWER_Pos) /!< Bit mask of POWER field. /
Vincent Coubard	638:c90ae1400bf2	6142	#define TEMP_POWER_POWER_Disabled (0UL) /!< Module power disabled. /
Vincent Coubard	638:c90ae1400bf2	6143	#define TEMP_POWER_POWER_Enabled (1UL) /!< Module power enabled. /
Vincent Coubard	638:c90ae1400bf2	6144
Vincent Coubard	638:c90ae1400bf2	6145
Vincent Coubard	638:c90ae1400bf2	6146	/* Peripheral: TIMER */
Vincent Coubard	638:c90ae1400bf2	6147	/* Description: Timer 0. */
Vincent Coubard	638:c90ae1400bf2	6148
Vincent Coubard	638:c90ae1400bf2	6149	/* Register: TIMER_SHORTS */
Vincent Coubard	638:c90ae1400bf2	6150	/* Description: Shortcuts for Timer. */
Vincent Coubard	638:c90ae1400bf2	6151
Vincent Coubard	638:c90ae1400bf2	6152	/* Bit 11 : Shortcut between CC[3] event and the STOP task. */
Vincent Coubard	638:c90ae1400bf2	6153	#define TIMER_SHORTS_COMPARE3_STOP_Pos (11UL) /!< Position of COMPARE3_STOP field. /
Vincent Coubard	638:c90ae1400bf2	6154	#define TIMER_SHORTS_COMPARE3_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE3_STOP_Pos) /!< Bit mask of COMPARE3_STOP field. /
Vincent Coubard	638:c90ae1400bf2	6155	#define TIMER_SHORTS_COMPARE3_STOP_Disabled (0UL) /!< Shortcut disabled. /
Vincent Coubard	638:c90ae1400bf2	6156	#define TIMER_SHORTS_COMPARE3_STOP_Enabled (1UL) /!< Shortcut enabled. /
Vincent Coubard	638:c90ae1400bf2	6157
Vincent Coubard	638:c90ae1400bf2	6158	/* Bit 10 : Shortcut between CC[2] event and the STOP task. */
Vincent Coubard	638:c90ae1400bf2	6159	#define TIMER_SHORTS_COMPARE2_STOP_Pos (10UL) /!< Position of COMPARE2_STOP field. /
Vincent Coubard	638:c90ae1400bf2	6160	#define TIMER_SHORTS_COMPARE2_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE2_STOP_Pos) /!< Bit mask of COMPARE2_STOP field. /
Vincent Coubard	638:c90ae1400bf2	6161	#define TIMER_SHORTS_COMPARE2_STOP_Disabled (0UL) /!< Shortcut disabled. /
Vincent Coubard	638:c90ae1400bf2	6162	#define TIMER_SHORTS_COMPARE2_STOP_Enabled (1UL) /!< Shortcut enabled. /
Vincent Coubard	638:c90ae1400bf2	6163
Vincent Coubard	638:c90ae1400bf2	6164	/* Bit 9 : Shortcut between CC[1] event and the STOP task. */
Vincent Coubard	638:c90ae1400bf2	6165	#define TIMER_SHORTS_COMPARE1_STOP_Pos (9UL) /!< Position of COMPARE1_STOP field. /
Vincent Coubard	638:c90ae1400bf2	6166	#define TIMER_SHORTS_COMPARE1_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE1_STOP_Pos) /!< Bit mask of COMPARE1_STOP field. /
Vincent Coubard	638:c90ae1400bf2	6167	#define TIMER_SHORTS_COMPARE1_STOP_Disabled (0UL) /!< Shortcut disabled. /
Vincent Coubard	638:c90ae1400bf2	6168	#define TIMER_SHORTS_COMPARE1_STOP_Enabled (1UL) /!< Shortcut enabled. /
Vincent Coubard	638:c90ae1400bf2	6169
Vincent Coubard	638:c90ae1400bf2	6170	/* Bit 8 : Shortcut between CC[0] event and the STOP task. */
Vincent Coubard	638:c90ae1400bf2	6171	#define TIMER_SHORTS_COMPARE0_STOP_Pos (8UL) /!< Position of COMPARE0_STOP field. /
Vincent Coubard	638:c90ae1400bf2	6172	#define TIMER_SHORTS_COMPARE0_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE0_STOP_Pos) /!< Bit mask of COMPARE0_STOP field. /
Vincent Coubard	638:c90ae1400bf2	6173	#define TIMER_SHORTS_COMPARE0_STOP_Disabled (0UL) /!< Shortcut disabled. /
Vincent Coubard	638:c90ae1400bf2	6174	#define TIMER_SHORTS_COMPARE0_STOP_Enabled (1UL) /!< Shortcut enabled. /
Vincent Coubard	638:c90ae1400bf2	6175
Vincent Coubard	638:c90ae1400bf2	6176	/* Bit 3 : Shortcut between CC[3] event and the CLEAR task. */
Vincent Coubard	638:c90ae1400bf2	6177	#define TIMER_SHORTS_COMPARE3_CLEAR_Pos (3UL) /!< Position of COMPARE3_CLEAR field. /
Vincent Coubard	638:c90ae1400bf2	6178	#define TIMER_SHORTS_COMPARE3_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE3_CLEAR_Pos) /!< Bit mask of COMPARE3_CLEAR field. /
Vincent Coubard	638:c90ae1400bf2	6179	#define TIMER_SHORTS_COMPARE3_CLEAR_Disabled (0UL) /!< Shortcut disabled. /
Vincent Coubard	638:c90ae1400bf2	6180	#define TIMER_SHORTS_COMPARE3_CLEAR_Enabled (1UL) /!< Shortcut enabled. /
Vincent Coubard	638:c90ae1400bf2	6181
Vincent Coubard	638:c90ae1400bf2	6182	/* Bit 2 : Shortcut between CC[2] event and the CLEAR task. */
Vincent Coubard	638:c90ae1400bf2	6183	#define TIMER_SHORTS_COMPARE2_CLEAR_Pos (2UL) /!< Position of COMPARE2_CLEAR field. /
Vincent Coubard	638:c90ae1400bf2	6184	#define TIMER_SHORTS_COMPARE2_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE2_CLEAR_Pos) /!< Bit mask of COMPARE2_CLEAR field. /
Vincent Coubard	638:c90ae1400bf2	6185	#define TIMER_SHORTS_COMPARE2_CLEAR_Disabled (0UL) /!< Shortcut disabled. /
Vincent Coubard	638:c90ae1400bf2	6186	#define TIMER_SHORTS_COMPARE2_CLEAR_Enabled (1UL) /!< Shortcut enabled. /
Vincent Coubard	638:c90ae1400bf2	6187
Vincent Coubard	638:c90ae1400bf2	6188	/* Bit 1 : Shortcut between CC[1] event and the CLEAR task. */
Vincent Coubard	638:c90ae1400bf2	6189	#define TIMER_SHORTS_COMPARE1_CLEAR_Pos (1UL) /!< Position of COMPARE1_CLEAR field. /
Vincent Coubard	638:c90ae1400bf2	6190	#define TIMER_SHORTS_COMPARE1_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE1_CLEAR_Pos) /!< Bit mask of COMPARE1_CLEAR field. /
Vincent Coubard	638:c90ae1400bf2	6191	#define TIMER_SHORTS_COMPARE1_CLEAR_Disabled (0UL) /!< Shortcut disabled. /
Vincent Coubard	638:c90ae1400bf2	6192	#define TIMER_SHORTS_COMPARE1_CLEAR_Enabled (1UL) /!< Shortcut enabled. /
Vincent Coubard	638:c90ae1400bf2	6193
Vincent Coubard	638:c90ae1400bf2	6194	/* Bit 0 : Shortcut between CC[0] event and the CLEAR task. */
Vincent Coubard	638:c90ae1400bf2	6195	#define TIMER_SHORTS_COMPARE0_CLEAR_Pos (0UL) /!< Position of COMPARE0_CLEAR field. /
Vincent Coubard	638:c90ae1400bf2	6196	#define TIMER_SHORTS_COMPARE0_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE0_CLEAR_Pos) /!< Bit mask of COMPARE0_CLEAR field. /
Vincent Coubard	638:c90ae1400bf2	6197	#define TIMER_SHORTS_COMPARE0_CLEAR_Disabled (0UL) /!< Shortcut disabled. /
Vincent Coubard	638:c90ae1400bf2	6198	#define TIMER_SHORTS_COMPARE0_CLEAR_Enabled (1UL) /!< Shortcut enabled. /
Vincent Coubard	638:c90ae1400bf2	6199
Vincent Coubard	638:c90ae1400bf2	6200	/* Register: TIMER_INTENSET */
Vincent Coubard	638:c90ae1400bf2	6201	/* Description: Interrupt enable set register. */
Vincent Coubard	638:c90ae1400bf2	6202
Vincent Coubard	638:c90ae1400bf2	6203	/* Bit 19 : Enable interrupt on COMPARE[3] */
Vincent Coubard	638:c90ae1400bf2	6204	#define TIMER_INTENSET_COMPARE3_Pos (19UL) /!< Position of COMPARE3 field. /
Vincent Coubard	638:c90ae1400bf2	6205	#define TIMER_INTENSET_COMPARE3_Msk (0x1UL << TIMER_INTENSET_COMPARE3_Pos) /!< Bit mask of COMPARE3 field. /
Vincent Coubard	638:c90ae1400bf2	6206	#define TIMER_INTENSET_COMPARE3_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	6207	#define TIMER_INTENSET_COMPARE3_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	6208	#define TIMER_INTENSET_COMPARE3_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	6209
Vincent Coubard	638:c90ae1400bf2	6210	/* Bit 18 : Enable interrupt on COMPARE[2] */
Vincent Coubard	638:c90ae1400bf2	6211	#define TIMER_INTENSET_COMPARE2_Pos (18UL) /!< Position of COMPARE2 field. /
Vincent Coubard	638:c90ae1400bf2	6212	#define TIMER_INTENSET_COMPARE2_Msk (0x1UL << TIMER_INTENSET_COMPARE2_Pos) /!< Bit mask of COMPARE2 field. /
Vincent Coubard	638:c90ae1400bf2	6213	#define TIMER_INTENSET_COMPARE2_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	6214	#define TIMER_INTENSET_COMPARE2_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	6215	#define TIMER_INTENSET_COMPARE2_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	6216
Vincent Coubard	638:c90ae1400bf2	6217	/* Bit 17 : Enable interrupt on COMPARE[1] */
Vincent Coubard	638:c90ae1400bf2	6218	#define TIMER_INTENSET_COMPARE1_Pos (17UL) /!< Position of COMPARE1 field. /
Vincent Coubard	638:c90ae1400bf2	6219	#define TIMER_INTENSET_COMPARE1_Msk (0x1UL << TIMER_INTENSET_COMPARE1_Pos) /!< Bit mask of COMPARE1 field. /
Vincent Coubard	638:c90ae1400bf2	6220	#define TIMER_INTENSET_COMPARE1_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	6221	#define TIMER_INTENSET_COMPARE1_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	6222	#define TIMER_INTENSET_COMPARE1_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	6223
Vincent Coubard	638:c90ae1400bf2	6224	/* Bit 16 : Enable interrupt on COMPARE[0] */
Vincent Coubard	638:c90ae1400bf2	6225	#define TIMER_INTENSET_COMPARE0_Pos (16UL) /!< Position of COMPARE0 field. /
Vincent Coubard	638:c90ae1400bf2	6226	#define TIMER_INTENSET_COMPARE0_Msk (0x1UL << TIMER_INTENSET_COMPARE0_Pos) /!< Bit mask of COMPARE0 field. /
Vincent Coubard	638:c90ae1400bf2	6227	#define TIMER_INTENSET_COMPARE0_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	6228	#define TIMER_INTENSET_COMPARE0_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	6229	#define TIMER_INTENSET_COMPARE0_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	6230
Vincent Coubard	638:c90ae1400bf2	6231	/* Register: TIMER_INTENCLR */
Vincent Coubard	638:c90ae1400bf2	6232	/* Description: Interrupt enable clear register. */
Vincent Coubard	638:c90ae1400bf2	6233
Vincent Coubard	638:c90ae1400bf2	6234	/* Bit 19 : Disable interrupt on COMPARE[3] */
Vincent Coubard	638:c90ae1400bf2	6235	#define TIMER_INTENCLR_COMPARE3_Pos (19UL) /!< Position of COMPARE3 field. /
Vincent Coubard	638:c90ae1400bf2	6236	#define TIMER_INTENCLR_COMPARE3_Msk (0x1UL << TIMER_INTENCLR_COMPARE3_Pos) /!< Bit mask of COMPARE3 field. /
Vincent Coubard	638:c90ae1400bf2	6237	#define TIMER_INTENCLR_COMPARE3_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	6238	#define TIMER_INTENCLR_COMPARE3_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	6239	#define TIMER_INTENCLR_COMPARE3_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	6240
Vincent Coubard	638:c90ae1400bf2	6241	/* Bit 18 : Disable interrupt on COMPARE[2] */
Vincent Coubard	638:c90ae1400bf2	6242	#define TIMER_INTENCLR_COMPARE2_Pos (18UL) /!< Position of COMPARE2 field. /
Vincent Coubard	638:c90ae1400bf2	6243	#define TIMER_INTENCLR_COMPARE2_Msk (0x1UL << TIMER_INTENCLR_COMPARE2_Pos) /!< Bit mask of COMPARE2 field. /
Vincent Coubard	638:c90ae1400bf2	6244	#define TIMER_INTENCLR_COMPARE2_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	6245	#define TIMER_INTENCLR_COMPARE2_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	6246	#define TIMER_INTENCLR_COMPARE2_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	6247
Vincent Coubard	638:c90ae1400bf2	6248	/* Bit 17 : Disable interrupt on COMPARE[1] */
Vincent Coubard	638:c90ae1400bf2	6249	#define TIMER_INTENCLR_COMPARE1_Pos (17UL) /!< Position of COMPARE1 field. /
Vincent Coubard	638:c90ae1400bf2	6250	#define TIMER_INTENCLR_COMPARE1_Msk (0x1UL << TIMER_INTENCLR_COMPARE1_Pos) /!< Bit mask of COMPARE1 field. /
Vincent Coubard	638:c90ae1400bf2	6251	#define TIMER_INTENCLR_COMPARE1_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	6252	#define TIMER_INTENCLR_COMPARE1_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	6253	#define TIMER_INTENCLR_COMPARE1_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	6254
Vincent Coubard	638:c90ae1400bf2	6255	/* Bit 16 : Disable interrupt on COMPARE[0] */
Vincent Coubard	638:c90ae1400bf2	6256	#define TIMER_INTENCLR_COMPARE0_Pos (16UL) /!< Position of COMPARE0 field. /
Vincent Coubard	638:c90ae1400bf2	6257	#define TIMER_INTENCLR_COMPARE0_Msk (0x1UL << TIMER_INTENCLR_COMPARE0_Pos) /!< Bit mask of COMPARE0 field. /
Vincent Coubard	638:c90ae1400bf2	6258	#define TIMER_INTENCLR_COMPARE0_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	6259	#define TIMER_INTENCLR_COMPARE0_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	6260	#define TIMER_INTENCLR_COMPARE0_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	6261
Vincent Coubard	638:c90ae1400bf2	6262	/* Register: TIMER_MODE */
Vincent Coubard	638:c90ae1400bf2	6263	/* Description: Timer Mode selection. */
Vincent Coubard	638:c90ae1400bf2	6264
Vincent Coubard	638:c90ae1400bf2	6265	/* Bit 0 : Select Normal or Counter mode. */
Vincent Coubard	638:c90ae1400bf2	6266	#define TIMER_MODE_MODE_Pos (0UL) /!< Position of MODE field. /
Vincent Coubard	638:c90ae1400bf2	6267	#define TIMER_MODE_MODE_Msk (0x1UL << TIMER_MODE_MODE_Pos) /!< Bit mask of MODE field. /
Vincent Coubard	638:c90ae1400bf2	6268	#define TIMER_MODE_MODE_Timer (0UL) /!< Timer in Normal mode. /
Vincent Coubard	638:c90ae1400bf2	6269	#define TIMER_MODE_MODE_Counter (1UL) /!< Timer in Counter mode. /
Vincent Coubard	638:c90ae1400bf2	6270
Vincent Coubard	638:c90ae1400bf2	6271	/* Register: TIMER_BITMODE */
Vincent Coubard	638:c90ae1400bf2	6272	/* Description: Sets timer behaviour. */
Vincent Coubard	638:c90ae1400bf2	6273
Vincent Coubard	638:c90ae1400bf2	6274	/* Bits 1..0 : Sets timer behaviour ro be like the implementation of a timer with width as indicated. */
Vincent Coubard	638:c90ae1400bf2	6275	#define TIMER_BITMODE_BITMODE_Pos (0UL) /!< Position of BITMODE field. /
Vincent Coubard	638:c90ae1400bf2	6276	#define TIMER_BITMODE_BITMODE_Msk (0x3UL << TIMER_BITMODE_BITMODE_Pos) /!< Bit mask of BITMODE field. /
Vincent Coubard	638:c90ae1400bf2	6277	#define TIMER_BITMODE_BITMODE_16Bit (0x00UL) /!< 16-bit timer behaviour. /
Vincent Coubard	638:c90ae1400bf2	6278	#define TIMER_BITMODE_BITMODE_08Bit (0x01UL) /!< 8-bit timer behaviour. /
Vincent Coubard	638:c90ae1400bf2	6279	#define TIMER_BITMODE_BITMODE_24Bit (0x02UL) /!< 24-bit timer behaviour. /
Vincent Coubard	638:c90ae1400bf2	6280	#define TIMER_BITMODE_BITMODE_32Bit (0x03UL) /!< 32-bit timer behaviour. /
Vincent Coubard	638:c90ae1400bf2	6281
Vincent Coubard	638:c90ae1400bf2	6282	/* Register: TIMER_PRESCALER */
Vincent Coubard	638:c90ae1400bf2	6283	/* Description: 4-bit prescaler to source clock frequency (max value 9). Source clock frequency is divided by 2^SCALE. */
Vincent Coubard	638:c90ae1400bf2	6284
Vincent Coubard	638:c90ae1400bf2	6285	/* Bits 3..0 : Timer PRESCALER value. Max value is 9. */
Vincent Coubard	638:c90ae1400bf2	6286	#define TIMER_PRESCALER_PRESCALER_Pos (0UL) /!< Position of PRESCALER field. /
Vincent Coubard	638:c90ae1400bf2	6287	#define TIMER_PRESCALER_PRESCALER_Msk (0xFUL << TIMER_PRESCALER_PRESCALER_Pos) /!< Bit mask of PRESCALER field. /
Vincent Coubard	638:c90ae1400bf2	6288
Vincent Coubard	638:c90ae1400bf2	6289	/* Register: TIMER_POWER */
Vincent Coubard	638:c90ae1400bf2	6290	/* Description: Peripheral power control. */
Vincent Coubard	638:c90ae1400bf2	6291
Vincent Coubard	638:c90ae1400bf2	6292	/* Bit 0 : Peripheral power control. */
Vincent Coubard	638:c90ae1400bf2	6293	#define TIMER_POWER_POWER_Pos (0UL) /!< Position of POWER field. /
Vincent Coubard	638:c90ae1400bf2	6294	#define TIMER_POWER_POWER_Msk (0x1UL << TIMER_POWER_POWER_Pos) /!< Bit mask of POWER field. /
Vincent Coubard	638:c90ae1400bf2	6295	#define TIMER_POWER_POWER_Disabled (0UL) /!< Module power disabled. /
Vincent Coubard	638:c90ae1400bf2	6296	#define TIMER_POWER_POWER_Enabled (1UL) /!< Module power enabled. /
Vincent Coubard	638:c90ae1400bf2	6297
Vincent Coubard	638:c90ae1400bf2	6298
Vincent Coubard	638:c90ae1400bf2	6299	/* Peripheral: TWI */
Vincent Coubard	638:c90ae1400bf2	6300	/* Description: Two-wire interface master 0. */
Vincent Coubard	638:c90ae1400bf2	6301
Vincent Coubard	638:c90ae1400bf2	6302	/* Register: TWI_SHORTS */
Vincent Coubard	638:c90ae1400bf2	6303	/* Description: Shortcuts for TWI. */
Vincent Coubard	638:c90ae1400bf2	6304
Vincent Coubard	638:c90ae1400bf2	6305	/* Bit 1 : Shortcut between BB event and the STOP task. */
Vincent Coubard	638:c90ae1400bf2	6306	#define TWI_SHORTS_BB_STOP_Pos (1UL) /!< Position of BB_STOP field. /
Vincent Coubard	638:c90ae1400bf2	6307	#define TWI_SHORTS_BB_STOP_Msk (0x1UL << TWI_SHORTS_BB_STOP_Pos) /!< Bit mask of BB_STOP field. /
Vincent Coubard	638:c90ae1400bf2	6308	#define TWI_SHORTS_BB_STOP_Disabled (0UL) /!< Shortcut disabled. /
Vincent Coubard	638:c90ae1400bf2	6309	#define TWI_SHORTS_BB_STOP_Enabled (1UL) /!< Shortcut enabled. /
Vincent Coubard	638:c90ae1400bf2	6310
Vincent Coubard	638:c90ae1400bf2	6311	/* Bit 0 : Shortcut between BB event and the SUSPEND task. */
Vincent Coubard	638:c90ae1400bf2	6312	#define TWI_SHORTS_BB_SUSPEND_Pos (0UL) /!< Position of BB_SUSPEND field. /
Vincent Coubard	638:c90ae1400bf2	6313	#define TWI_SHORTS_BB_SUSPEND_Msk (0x1UL << TWI_SHORTS_BB_SUSPEND_Pos) /!< Bit mask of BB_SUSPEND field. /
Vincent Coubard	638:c90ae1400bf2	6314	#define TWI_SHORTS_BB_SUSPEND_Disabled (0UL) /!< Shortcut disabled. /
Vincent Coubard	638:c90ae1400bf2	6315	#define TWI_SHORTS_BB_SUSPEND_Enabled (1UL) /!< Shortcut enabled. /
Vincent Coubard	638:c90ae1400bf2	6316
Vincent Coubard	638:c90ae1400bf2	6317	/* Register: TWI_INTENSET */
Vincent Coubard	638:c90ae1400bf2	6318	/* Description: Interrupt enable set register. */
Vincent Coubard	638:c90ae1400bf2	6319
Vincent Coubard	638:c90ae1400bf2	6320	/* Bit 18 : Enable interrupt on SUSPENDED event. */
Vincent Coubard	638:c90ae1400bf2	6321	#define TWI_INTENSET_SUSPENDED_Pos (18UL) /!< Position of SUSPENDED field. /
Vincent Coubard	638:c90ae1400bf2	6322	#define TWI_INTENSET_SUSPENDED_Msk (0x1UL << TWI_INTENSET_SUSPENDED_Pos) /!< Bit mask of SUSPENDED field. /
Vincent Coubard	638:c90ae1400bf2	6323	#define TWI_INTENSET_SUSPENDED_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	6324	#define TWI_INTENSET_SUSPENDED_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	6325	#define TWI_INTENSET_SUSPENDED_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	6326
Vincent Coubard	638:c90ae1400bf2	6327	/* Bit 14 : Enable interrupt on BB event. */
Vincent Coubard	638:c90ae1400bf2	6328	#define TWI_INTENSET_BB_Pos (14UL) /!< Position of BB field. /
Vincent Coubard	638:c90ae1400bf2	6329	#define TWI_INTENSET_BB_Msk (0x1UL << TWI_INTENSET_BB_Pos) /!< Bit mask of BB field. /
Vincent Coubard	638:c90ae1400bf2	6330	#define TWI_INTENSET_BB_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	6331	#define TWI_INTENSET_BB_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	6332	#define TWI_INTENSET_BB_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	6333
Vincent Coubard	638:c90ae1400bf2	6334	/* Bit 9 : Enable interrupt on ERROR event. */
Vincent Coubard	638:c90ae1400bf2	6335	#define TWI_INTENSET_ERROR_Pos (9UL) /!< Position of ERROR field. /
Vincent Coubard	638:c90ae1400bf2	6336	#define TWI_INTENSET_ERROR_Msk (0x1UL << TWI_INTENSET_ERROR_Pos) /!< Bit mask of ERROR field. /
Vincent Coubard	638:c90ae1400bf2	6337	#define TWI_INTENSET_ERROR_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	6338	#define TWI_INTENSET_ERROR_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	6339	#define TWI_INTENSET_ERROR_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	6340
Vincent Coubard	638:c90ae1400bf2	6341	/* Bit 7 : Enable interrupt on TXDSENT event. */
Vincent Coubard	638:c90ae1400bf2	6342	#define TWI_INTENSET_TXDSENT_Pos (7UL) /!< Position of TXDSENT field. /
Vincent Coubard	638:c90ae1400bf2	6343	#define TWI_INTENSET_TXDSENT_Msk (0x1UL << TWI_INTENSET_TXDSENT_Pos) /!< Bit mask of TXDSENT field. /
Vincent Coubard	638:c90ae1400bf2	6344	#define TWI_INTENSET_TXDSENT_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	6345	#define TWI_INTENSET_TXDSENT_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	6346	#define TWI_INTENSET_TXDSENT_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	6347
Vincent Coubard	638:c90ae1400bf2	6348	/* Bit 2 : Enable interrupt on READY event. */
Vincent Coubard	638:c90ae1400bf2	6349	#define TWI_INTENSET_RXDREADY_Pos (2UL) /!< Position of RXDREADY field. /
Vincent Coubard	638:c90ae1400bf2	6350	#define TWI_INTENSET_RXDREADY_Msk (0x1UL << TWI_INTENSET_RXDREADY_Pos) /!< Bit mask of RXDREADY field. /
Vincent Coubard	638:c90ae1400bf2	6351	#define TWI_INTENSET_RXDREADY_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	6352	#define TWI_INTENSET_RXDREADY_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	6353	#define TWI_INTENSET_RXDREADY_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	6354
Vincent Coubard	638:c90ae1400bf2	6355	/* Bit 1 : Enable interrupt on STOPPED event. */
Vincent Coubard	638:c90ae1400bf2	6356	#define TWI_INTENSET_STOPPED_Pos (1UL) /!< Position of STOPPED field. /
Vincent Coubard	638:c90ae1400bf2	6357	#define TWI_INTENSET_STOPPED_Msk (0x1UL << TWI_INTENSET_STOPPED_Pos) /!< Bit mask of STOPPED field. /
Vincent Coubard	638:c90ae1400bf2	6358	#define TWI_INTENSET_STOPPED_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	6359	#define TWI_INTENSET_STOPPED_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	6360	#define TWI_INTENSET_STOPPED_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	6361
Vincent Coubard	638:c90ae1400bf2	6362	/* Register: TWI_INTENCLR */
Vincent Coubard	638:c90ae1400bf2	6363	/* Description: Interrupt enable clear register. */
Vincent Coubard	638:c90ae1400bf2	6364
Vincent Coubard	638:c90ae1400bf2	6365	/* Bit 18 : Disable interrupt on SUSPENDED event. */
Vincent Coubard	638:c90ae1400bf2	6366	#define TWI_INTENCLR_SUSPENDED_Pos (18UL) /!< Position of SUSPENDED field. /
Vincent Coubard	638:c90ae1400bf2	6367	#define TWI_INTENCLR_SUSPENDED_Msk (0x1UL << TWI_INTENCLR_SUSPENDED_Pos) /!< Bit mask of SUSPENDED field. /
Vincent Coubard	638:c90ae1400bf2	6368	#define TWI_INTENCLR_SUSPENDED_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	6369	#define TWI_INTENCLR_SUSPENDED_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	6370	#define TWI_INTENCLR_SUSPENDED_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	6371
Vincent Coubard	638:c90ae1400bf2	6372	/* Bit 14 : Disable interrupt on BB event. */
Vincent Coubard	638:c90ae1400bf2	6373	#define TWI_INTENCLR_BB_Pos (14UL) /!< Position of BB field. /
Vincent Coubard	638:c90ae1400bf2	6374	#define TWI_INTENCLR_BB_Msk (0x1UL << TWI_INTENCLR_BB_Pos) /!< Bit mask of BB field. /
Vincent Coubard	638:c90ae1400bf2	6375	#define TWI_INTENCLR_BB_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	6376	#define TWI_INTENCLR_BB_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	6377	#define TWI_INTENCLR_BB_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	6378
Vincent Coubard	638:c90ae1400bf2	6379	/* Bit 9 : Disable interrupt on ERROR event. */
Vincent Coubard	638:c90ae1400bf2	6380	#define TWI_INTENCLR_ERROR_Pos (9UL) /!< Position of ERROR field. /
Vincent Coubard	638:c90ae1400bf2	6381	#define TWI_INTENCLR_ERROR_Msk (0x1UL << TWI_INTENCLR_ERROR_Pos) /!< Bit mask of ERROR field. /
Vincent Coubard	638:c90ae1400bf2	6382	#define TWI_INTENCLR_ERROR_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	6383	#define TWI_INTENCLR_ERROR_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	6384	#define TWI_INTENCLR_ERROR_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	6385
Vincent Coubard	638:c90ae1400bf2	6386	/* Bit 7 : Disable interrupt on TXDSENT event. */
Vincent Coubard	638:c90ae1400bf2	6387	#define TWI_INTENCLR_TXDSENT_Pos (7UL) /!< Position of TXDSENT field. /
Vincent Coubard	638:c90ae1400bf2	6388	#define TWI_INTENCLR_TXDSENT_Msk (0x1UL << TWI_INTENCLR_TXDSENT_Pos) /!< Bit mask of TXDSENT field. /
Vincent Coubard	638:c90ae1400bf2	6389	#define TWI_INTENCLR_TXDSENT_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	6390	#define TWI_INTENCLR_TXDSENT_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	6391	#define TWI_INTENCLR_TXDSENT_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	6392
Vincent Coubard	638:c90ae1400bf2	6393	/* Bit 2 : Disable interrupt on RXDREADY event. */
Vincent Coubard	638:c90ae1400bf2	6394	#define TWI_INTENCLR_RXDREADY_Pos (2UL) /!< Position of RXDREADY field. /
Vincent Coubard	638:c90ae1400bf2	6395	#define TWI_INTENCLR_RXDREADY_Msk (0x1UL << TWI_INTENCLR_RXDREADY_Pos) /!< Bit mask of RXDREADY field. /
Vincent Coubard	638:c90ae1400bf2	6396	#define TWI_INTENCLR_RXDREADY_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	6397	#define TWI_INTENCLR_RXDREADY_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	6398	#define TWI_INTENCLR_RXDREADY_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	6399
Vincent Coubard	638:c90ae1400bf2	6400	/* Bit 1 : Disable interrupt on STOPPED event. */
Vincent Coubard	638:c90ae1400bf2	6401	#define TWI_INTENCLR_STOPPED_Pos (1UL) /!< Position of STOPPED field. /
Vincent Coubard	638:c90ae1400bf2	6402	#define TWI_INTENCLR_STOPPED_Msk (0x1UL << TWI_INTENCLR_STOPPED_Pos) /!< Bit mask of STOPPED field. /
Vincent Coubard	638:c90ae1400bf2	6403	#define TWI_INTENCLR_STOPPED_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	6404	#define TWI_INTENCLR_STOPPED_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	6405	#define TWI_INTENCLR_STOPPED_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	6406
Vincent Coubard	638:c90ae1400bf2	6407	/* Register: TWI_ERRORSRC */
Vincent Coubard	638:c90ae1400bf2	6408	/* Description: Two-wire error source. Write error field to 1 to clear error. */
Vincent Coubard	638:c90ae1400bf2	6409
Vincent Coubard	638:c90ae1400bf2	6410	/* Bit 2 : NACK received after sending a data byte. */
Vincent Coubard	638:c90ae1400bf2	6411	#define TWI_ERRORSRC_DNACK_Pos (2UL) /!< Position of DNACK field. /
Vincent Coubard	638:c90ae1400bf2	6412	#define TWI_ERRORSRC_DNACK_Msk (0x1UL << TWI_ERRORSRC_DNACK_Pos) /!< Bit mask of DNACK field. /
Vincent Coubard	638:c90ae1400bf2	6413	#define TWI_ERRORSRC_DNACK_NotPresent (0UL) /!< Error not present. /
Vincent Coubard	638:c90ae1400bf2	6414	#define TWI_ERRORSRC_DNACK_Present (1UL) /!< Error present. /
Vincent Coubard	638:c90ae1400bf2	6415	#define TWI_ERRORSRC_DNACK_Clear (1UL) /!< Clear error on write. /
Vincent Coubard	638:c90ae1400bf2	6416
Vincent Coubard	638:c90ae1400bf2	6417	/* Bit 1 : NACK received after sending the address. */
Vincent Coubard	638:c90ae1400bf2	6418	#define TWI_ERRORSRC_ANACK_Pos (1UL) /!< Position of ANACK field. /
Vincent Coubard	638:c90ae1400bf2	6419	#define TWI_ERRORSRC_ANACK_Msk (0x1UL << TWI_ERRORSRC_ANACK_Pos) /!< Bit mask of ANACK field. /
Vincent Coubard	638:c90ae1400bf2	6420	#define TWI_ERRORSRC_ANACK_NotPresent (0UL) /!< Error not present. /
Vincent Coubard	638:c90ae1400bf2	6421	#define TWI_ERRORSRC_ANACK_Present (1UL) /!< Error present. /
Vincent Coubard	638:c90ae1400bf2	6422	#define TWI_ERRORSRC_ANACK_Clear (1UL) /!< Clear error on write. /
Vincent Coubard	638:c90ae1400bf2	6423
Vincent Coubard	638:c90ae1400bf2	6424	/* Bit 0 : Byte received in RXD register before read of the last received byte (data loss). */
Vincent Coubard	638:c90ae1400bf2	6425	#define TWI_ERRORSRC_OVERRUN_Pos (0UL) /!< Position of OVERRUN field. /
Vincent Coubard	638:c90ae1400bf2	6426	#define TWI_ERRORSRC_OVERRUN_Msk (0x1UL << TWI_ERRORSRC_OVERRUN_Pos) /!< Bit mask of OVERRUN field. /
Vincent Coubard	638:c90ae1400bf2	6427	#define TWI_ERRORSRC_OVERRUN_NotPresent (0UL) /!< Error not present. /
Vincent Coubard	638:c90ae1400bf2	6428	#define TWI_ERRORSRC_OVERRUN_Present (1UL) /!< Error present. /
Vincent Coubard	638:c90ae1400bf2	6429	#define TWI_ERRORSRC_OVERRUN_Clear (1UL) /!< Clear error on write. /
Vincent Coubard	638:c90ae1400bf2	6430
Vincent Coubard	638:c90ae1400bf2	6431	/* Register: TWI_ENABLE */
Vincent Coubard	638:c90ae1400bf2	6432	/* Description: Enable two-wire master. */
Vincent Coubard	638:c90ae1400bf2	6433
Vincent Coubard	638:c90ae1400bf2	6434	/* Bits 2..0 : Enable or disable W2M */
Vincent Coubard	638:c90ae1400bf2	6435	#define TWI_ENABLE_ENABLE_Pos (0UL) /!< Position of ENABLE field. /
Vincent Coubard	638:c90ae1400bf2	6436	#define TWI_ENABLE_ENABLE_Msk (0x7UL << TWI_ENABLE_ENABLE_Pos) /!< Bit mask of ENABLE field. /
Vincent Coubard	638:c90ae1400bf2	6437	#define TWI_ENABLE_ENABLE_Disabled (0x00UL) /!< Disabled. /
Vincent Coubard	638:c90ae1400bf2	6438	#define TWI_ENABLE_ENABLE_Enabled (0x05UL) /!< Enabled. /
Vincent Coubard	638:c90ae1400bf2	6439
Vincent Coubard	638:c90ae1400bf2	6440	/* Register: TWI_RXD */
Vincent Coubard	638:c90ae1400bf2	6441	/* Description: RX data register. */
Vincent Coubard	638:c90ae1400bf2	6442
Vincent Coubard	638:c90ae1400bf2	6443	/* Bits 7..0 : RX data from last transfer. */
Vincent Coubard	638:c90ae1400bf2	6444	#define TWI_RXD_RXD_Pos (0UL) /!< Position of RXD field. /
Vincent Coubard	638:c90ae1400bf2	6445	#define TWI_RXD_RXD_Msk (0xFFUL << TWI_RXD_RXD_Pos) /!< Bit mask of RXD field. /
Vincent Coubard	638:c90ae1400bf2	6446
Vincent Coubard	638:c90ae1400bf2	6447	/* Register: TWI_TXD */
Vincent Coubard	638:c90ae1400bf2	6448	/* Description: TX data register. */
Vincent Coubard	638:c90ae1400bf2	6449
Vincent Coubard	638:c90ae1400bf2	6450	/* Bits 7..0 : TX data for next transfer. */
Vincent Coubard	638:c90ae1400bf2	6451	#define TWI_TXD_TXD_Pos (0UL) /!< Position of TXD field. /
Vincent Coubard	638:c90ae1400bf2	6452	#define TWI_TXD_TXD_Msk (0xFFUL << TWI_TXD_TXD_Pos) /!< Bit mask of TXD field. /
Vincent Coubard	638:c90ae1400bf2	6453
Vincent Coubard	638:c90ae1400bf2	6454	/* Register: TWI_FREQUENCY */
Vincent Coubard	638:c90ae1400bf2	6455	/* Description: Two-wire frequency. */
Vincent Coubard	638:c90ae1400bf2	6456
Vincent Coubard	638:c90ae1400bf2	6457	/* Bits 31..0 : Two-wire master clock frequency. */
Vincent Coubard	638:c90ae1400bf2	6458	#define TWI_FREQUENCY_FREQUENCY_Pos (0UL) /!< Position of FREQUENCY field. /
Vincent Coubard	638:c90ae1400bf2	6459	#define TWI_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL << TWI_FREQUENCY_FREQUENCY_Pos) /!< Bit mask of FREQUENCY field. /
Vincent Coubard	638:c90ae1400bf2	6460	#define TWI_FREQUENCY_FREQUENCY_K100 (0x01980000UL) /!< 100 kbps. /
Vincent Coubard	638:c90ae1400bf2	6461	#define TWI_FREQUENCY_FREQUENCY_K250 (0x04000000UL) /!< 250 kbps. /
Vincent Coubard	638:c90ae1400bf2	6462	#define TWI_FREQUENCY_FREQUENCY_K400 (0x06680000UL) /!< 400 kbps. /
Vincent Coubard	638:c90ae1400bf2	6463
Vincent Coubard	638:c90ae1400bf2	6464	/* Register: TWI_ADDRESS */
Vincent Coubard	638:c90ae1400bf2	6465	/* Description: Address used in the two-wire transfer. */
Vincent Coubard	638:c90ae1400bf2	6466
Vincent Coubard	638:c90ae1400bf2	6467	/* Bits 6..0 : Two-wire address. */
Vincent Coubard	638:c90ae1400bf2	6468	#define TWI_ADDRESS_ADDRESS_Pos (0UL) /!< Position of ADDRESS field. /
Vincent Coubard	638:c90ae1400bf2	6469	#define TWI_ADDRESS_ADDRESS_Msk (0x7FUL << TWI_ADDRESS_ADDRESS_Pos) /!< Bit mask of ADDRESS field. /
Vincent Coubard	638:c90ae1400bf2	6470
Vincent Coubard	638:c90ae1400bf2	6471	/* Register: TWI_POWER */
Vincent Coubard	638:c90ae1400bf2	6472	/* Description: Peripheral power control. */
Vincent Coubard	638:c90ae1400bf2	6473
Vincent Coubard	638:c90ae1400bf2	6474	/* Bit 0 : Peripheral power control. */
Vincent Coubard	638:c90ae1400bf2	6475	#define TWI_POWER_POWER_Pos (0UL) /!< Position of POWER field. /
Vincent Coubard	638:c90ae1400bf2	6476	#define TWI_POWER_POWER_Msk (0x1UL << TWI_POWER_POWER_Pos) /!< Bit mask of POWER field. /
Vincent Coubard	638:c90ae1400bf2	6477	#define TWI_POWER_POWER_Disabled (0UL) /!< Module power disabled. /
Vincent Coubard	638:c90ae1400bf2	6478	#define TWI_POWER_POWER_Enabled (1UL) /!< Module power enabled. /
Vincent Coubard	638:c90ae1400bf2	6479
Vincent Coubard	638:c90ae1400bf2	6480
Vincent Coubard	638:c90ae1400bf2	6481	/* Peripheral: UART */
Vincent Coubard	638:c90ae1400bf2	6482	/* Description: Universal Asynchronous Receiver/Transmitter. */
Vincent Coubard	638:c90ae1400bf2	6483
Vincent Coubard	638:c90ae1400bf2	6484	/* Register: UART_SHORTS */
Vincent Coubard	638:c90ae1400bf2	6485	/* Description: Shortcuts for UART. */
Vincent Coubard	638:c90ae1400bf2	6486
Vincent Coubard	638:c90ae1400bf2	6487	/* Bit 4 : Shortcut between NCTS event and STOPRX task. */
Vincent Coubard	638:c90ae1400bf2	6488	#define UART_SHORTS_NCTS_STOPRX_Pos (4UL) /!< Position of NCTS_STOPRX field. /
Vincent Coubard	638:c90ae1400bf2	6489	#define UART_SHORTS_NCTS_STOPRX_Msk (0x1UL << UART_SHORTS_NCTS_STOPRX_Pos) /!< Bit mask of NCTS_STOPRX field. /
Vincent Coubard	638:c90ae1400bf2	6490	#define UART_SHORTS_NCTS_STOPRX_Disabled (0UL) /!< Shortcut disabled. /
Vincent Coubard	638:c90ae1400bf2	6491	#define UART_SHORTS_NCTS_STOPRX_Enabled (1UL) /!< Shortcut enabled. /
Vincent Coubard	638:c90ae1400bf2	6492
Vincent Coubard	638:c90ae1400bf2	6493	/* Bit 3 : Shortcut between CTS event and STARTRX task. */
Vincent Coubard	638:c90ae1400bf2	6494	#define UART_SHORTS_CTS_STARTRX_Pos (3UL) /!< Position of CTS_STARTRX field. /
Vincent Coubard	638:c90ae1400bf2	6495	#define UART_SHORTS_CTS_STARTRX_Msk (0x1UL << UART_SHORTS_CTS_STARTRX_Pos) /!< Bit mask of CTS_STARTRX field. /
Vincent Coubard	638:c90ae1400bf2	6496	#define UART_SHORTS_CTS_STARTRX_Disabled (0UL) /!< Shortcut disabled. /
Vincent Coubard	638:c90ae1400bf2	6497	#define UART_SHORTS_CTS_STARTRX_Enabled (1UL) /!< Shortcut enabled. /
Vincent Coubard	638:c90ae1400bf2	6498
Vincent Coubard	638:c90ae1400bf2	6499	/* Register: UART_INTENSET */
Vincent Coubard	638:c90ae1400bf2	6500	/* Description: Interrupt enable set register. */
Vincent Coubard	638:c90ae1400bf2	6501
Vincent Coubard	638:c90ae1400bf2	6502	/* Bit 17 : Enable interrupt on RXTO event. */
Vincent Coubard	638:c90ae1400bf2	6503	#define UART_INTENSET_RXTO_Pos (17UL) /!< Position of RXTO field. /
Vincent Coubard	638:c90ae1400bf2	6504	#define UART_INTENSET_RXTO_Msk (0x1UL << UART_INTENSET_RXTO_Pos) /!< Bit mask of RXTO field. /
Vincent Coubard	638:c90ae1400bf2	6505	#define UART_INTENSET_RXTO_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	6506	#define UART_INTENSET_RXTO_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	6507	#define UART_INTENSET_RXTO_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	6508
Vincent Coubard	638:c90ae1400bf2	6509	/* Bit 9 : Enable interrupt on ERROR event. */
Vincent Coubard	638:c90ae1400bf2	6510	#define UART_INTENSET_ERROR_Pos (9UL) /!< Position of ERROR field. /
Vincent Coubard	638:c90ae1400bf2	6511	#define UART_INTENSET_ERROR_Msk (0x1UL << UART_INTENSET_ERROR_Pos) /!< Bit mask of ERROR field. /
Vincent Coubard	638:c90ae1400bf2	6512	#define UART_INTENSET_ERROR_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	6513	#define UART_INTENSET_ERROR_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	6514	#define UART_INTENSET_ERROR_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	6515
Vincent Coubard	638:c90ae1400bf2	6516	/* Bit 7 : Enable interrupt on TXRDY event. */
Vincent Coubard	638:c90ae1400bf2	6517	#define UART_INTENSET_TXDRDY_Pos (7UL) /!< Position of TXDRDY field. /
Vincent Coubard	638:c90ae1400bf2	6518	#define UART_INTENSET_TXDRDY_Msk (0x1UL << UART_INTENSET_TXDRDY_Pos) /!< Bit mask of TXDRDY field. /
Vincent Coubard	638:c90ae1400bf2	6519	#define UART_INTENSET_TXDRDY_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	6520	#define UART_INTENSET_TXDRDY_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	6521	#define UART_INTENSET_TXDRDY_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	6522
Vincent Coubard	638:c90ae1400bf2	6523	/* Bit 2 : Enable interrupt on RXRDY event. */
Vincent Coubard	638:c90ae1400bf2	6524	#define UART_INTENSET_RXDRDY_Pos (2UL) /!< Position of RXDRDY field. /
Vincent Coubard	638:c90ae1400bf2	6525	#define UART_INTENSET_RXDRDY_Msk (0x1UL << UART_INTENSET_RXDRDY_Pos) /!< Bit mask of RXDRDY field. /
Vincent Coubard	638:c90ae1400bf2	6526	#define UART_INTENSET_RXDRDY_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	6527	#define UART_INTENSET_RXDRDY_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	6528	#define UART_INTENSET_RXDRDY_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	6529
Vincent Coubard	638:c90ae1400bf2	6530	/* Bit 1 : Enable interrupt on NCTS event. */
Vincent Coubard	638:c90ae1400bf2	6531	#define UART_INTENSET_NCTS_Pos (1UL) /!< Position of NCTS field. /
Vincent Coubard	638:c90ae1400bf2	6532	#define UART_INTENSET_NCTS_Msk (0x1UL << UART_INTENSET_NCTS_Pos) /!< Bit mask of NCTS field. /
Vincent Coubard	638:c90ae1400bf2	6533	#define UART_INTENSET_NCTS_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	6534	#define UART_INTENSET_NCTS_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	6535	#define UART_INTENSET_NCTS_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	6536
Vincent Coubard	638:c90ae1400bf2	6537	/* Bit 0 : Enable interrupt on CTS event. */
Vincent Coubard	638:c90ae1400bf2	6538	#define UART_INTENSET_CTS_Pos (0UL) /!< Position of CTS field. /
Vincent Coubard	638:c90ae1400bf2	6539	#define UART_INTENSET_CTS_Msk (0x1UL << UART_INTENSET_CTS_Pos) /!< Bit mask of CTS field. /
Vincent Coubard	638:c90ae1400bf2	6540	#define UART_INTENSET_CTS_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	6541	#define UART_INTENSET_CTS_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	6542	#define UART_INTENSET_CTS_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	6543
Vincent Coubard	638:c90ae1400bf2	6544	/* Register: UART_INTENCLR */
Vincent Coubard	638:c90ae1400bf2	6545	/* Description: Interrupt enable clear register. */
Vincent Coubard	638:c90ae1400bf2	6546
Vincent Coubard	638:c90ae1400bf2	6547	/* Bit 17 : Disable interrupt on RXTO event. */
Vincent Coubard	638:c90ae1400bf2	6548	#define UART_INTENCLR_RXTO_Pos (17UL) /!< Position of RXTO field. /
Vincent Coubard	638:c90ae1400bf2	6549	#define UART_INTENCLR_RXTO_Msk (0x1UL << UART_INTENCLR_RXTO_Pos) /!< Bit mask of RXTO field. /
Vincent Coubard	638:c90ae1400bf2	6550	#define UART_INTENCLR_RXTO_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	6551	#define UART_INTENCLR_RXTO_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	6552	#define UART_INTENCLR_RXTO_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	6553
Vincent Coubard	638:c90ae1400bf2	6554	/* Bit 9 : Disable interrupt on ERROR event. */
Vincent Coubard	638:c90ae1400bf2	6555	#define UART_INTENCLR_ERROR_Pos (9UL) /!< Position of ERROR field. /
Vincent Coubard	638:c90ae1400bf2	6556	#define UART_INTENCLR_ERROR_Msk (0x1UL << UART_INTENCLR_ERROR_Pos) /!< Bit mask of ERROR field. /
Vincent Coubard	638:c90ae1400bf2	6557	#define UART_INTENCLR_ERROR_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	6558	#define UART_INTENCLR_ERROR_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	6559	#define UART_INTENCLR_ERROR_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	6560
Vincent Coubard	638:c90ae1400bf2	6561	/* Bit 7 : Disable interrupt on TXRDY event. */
Vincent Coubard	638:c90ae1400bf2	6562	#define UART_INTENCLR_TXDRDY_Pos (7UL) /!< Position of TXDRDY field. /
Vincent Coubard	638:c90ae1400bf2	6563	#define UART_INTENCLR_TXDRDY_Msk (0x1UL << UART_INTENCLR_TXDRDY_Pos) /!< Bit mask of TXDRDY field. /
Vincent Coubard	638:c90ae1400bf2	6564	#define UART_INTENCLR_TXDRDY_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	6565	#define UART_INTENCLR_TXDRDY_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	6566	#define UART_INTENCLR_TXDRDY_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	6567
Vincent Coubard	638:c90ae1400bf2	6568	/* Bit 2 : Disable interrupt on RXRDY event. */
Vincent Coubard	638:c90ae1400bf2	6569	#define UART_INTENCLR_RXDRDY_Pos (2UL) /!< Position of RXDRDY field. /
Vincent Coubard	638:c90ae1400bf2	6570	#define UART_INTENCLR_RXDRDY_Msk (0x1UL << UART_INTENCLR_RXDRDY_Pos) /!< Bit mask of RXDRDY field. /
Vincent Coubard	638:c90ae1400bf2	6571	#define UART_INTENCLR_RXDRDY_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	6572	#define UART_INTENCLR_RXDRDY_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	6573	#define UART_INTENCLR_RXDRDY_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	6574
Vincent Coubard	638:c90ae1400bf2	6575	/* Bit 1 : Disable interrupt on NCTS event. */
Vincent Coubard	638:c90ae1400bf2	6576	#define UART_INTENCLR_NCTS_Pos (1UL) /!< Position of NCTS field. /
Vincent Coubard	638:c90ae1400bf2	6577	#define UART_INTENCLR_NCTS_Msk (0x1UL << UART_INTENCLR_NCTS_Pos) /!< Bit mask of NCTS field. /
Vincent Coubard	638:c90ae1400bf2	6578	#define UART_INTENCLR_NCTS_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	6579	#define UART_INTENCLR_NCTS_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	6580	#define UART_INTENCLR_NCTS_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	6581
Vincent Coubard	638:c90ae1400bf2	6582	/* Bit 0 : Disable interrupt on CTS event. */
Vincent Coubard	638:c90ae1400bf2	6583	#define UART_INTENCLR_CTS_Pos (0UL) /!< Position of CTS field. /
Vincent Coubard	638:c90ae1400bf2	6584	#define UART_INTENCLR_CTS_Msk (0x1UL << UART_INTENCLR_CTS_Pos) /!< Bit mask of CTS field. /
Vincent Coubard	638:c90ae1400bf2	6585	#define UART_INTENCLR_CTS_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	6586	#define UART_INTENCLR_CTS_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	6587	#define UART_INTENCLR_CTS_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	6588
Vincent Coubard	638:c90ae1400bf2	6589	/* Register: UART_ERRORSRC */
Vincent Coubard	638:c90ae1400bf2	6590	/* Description: Error source. Write error field to 1 to clear error. */
Vincent Coubard	638:c90ae1400bf2	6591
Vincent Coubard	638:c90ae1400bf2	6592	/* Bit 3 : The serial data input is '0' for longer than the length of a data frame. */
Vincent Coubard	638:c90ae1400bf2	6593	#define UART_ERRORSRC_BREAK_Pos (3UL) /!< Position of BREAK field. /
Vincent Coubard	638:c90ae1400bf2	6594	#define UART_ERRORSRC_BREAK_Msk (0x1UL << UART_ERRORSRC_BREAK_Pos) /!< Bit mask of BREAK field. /
Vincent Coubard	638:c90ae1400bf2	6595	#define UART_ERRORSRC_BREAK_NotPresent (0UL) /!< Error not present. /
Vincent Coubard	638:c90ae1400bf2	6596	#define UART_ERRORSRC_BREAK_Present (1UL) /!< Error present. /
Vincent Coubard	638:c90ae1400bf2	6597	#define UART_ERRORSRC_BREAK_Clear (1UL) /!< Clear error on write. /
Vincent Coubard	638:c90ae1400bf2	6598
Vincent Coubard	638:c90ae1400bf2	6599	/* Bit 2 : A valid stop bit is not detected on the serial data input after all bits in a character have been received. */
Vincent Coubard	638:c90ae1400bf2	6600	#define UART_ERRORSRC_FRAMING_Pos (2UL) /!< Position of FRAMING field. /
Vincent Coubard	638:c90ae1400bf2	6601	#define UART_ERRORSRC_FRAMING_Msk (0x1UL << UART_ERRORSRC_FRAMING_Pos) /!< Bit mask of FRAMING field. /
Vincent Coubard	638:c90ae1400bf2	6602	#define UART_ERRORSRC_FRAMING_NotPresent (0UL) /!< Error not present. /
Vincent Coubard	638:c90ae1400bf2	6603	#define UART_ERRORSRC_FRAMING_Present (1UL) /!< Error present. /
Vincent Coubard	638:c90ae1400bf2	6604	#define UART_ERRORSRC_FRAMING_Clear (1UL) /!< Clear error on write. /
Vincent Coubard	638:c90ae1400bf2	6605
Vincent Coubard	638:c90ae1400bf2	6606	/* Bit 1 : A character with bad parity is received. Only checked if HW parity control is enabled. */
Vincent Coubard	638:c90ae1400bf2	6607	#define UART_ERRORSRC_PARITY_Pos (1UL) /!< Position of PARITY field. /
Vincent Coubard	638:c90ae1400bf2	6608	#define UART_ERRORSRC_PARITY_Msk (0x1UL << UART_ERRORSRC_PARITY_Pos) /!< Bit mask of PARITY field. /
Vincent Coubard	638:c90ae1400bf2	6609	#define UART_ERRORSRC_PARITY_NotPresent (0UL) /!< Error not present. /
Vincent Coubard	638:c90ae1400bf2	6610	#define UART_ERRORSRC_PARITY_Present (1UL) /!< Error present. /
Vincent Coubard	638:c90ae1400bf2	6611	#define UART_ERRORSRC_PARITY_Clear (1UL) /!< Clear error on write. /
Vincent Coubard	638:c90ae1400bf2	6612
Vincent Coubard	638:c90ae1400bf2	6613	/* Bit 0 : A start bit is received while the previous data still lies in RXD. (Data loss). */
Vincent Coubard	638:c90ae1400bf2	6614	#define UART_ERRORSRC_OVERRUN_Pos (0UL) /!< Position of OVERRUN field. /
Vincent Coubard	638:c90ae1400bf2	6615	#define UART_ERRORSRC_OVERRUN_Msk (0x1UL << UART_ERRORSRC_OVERRUN_Pos) /!< Bit mask of OVERRUN field. /
Vincent Coubard	638:c90ae1400bf2	6616	#define UART_ERRORSRC_OVERRUN_NotPresent (0UL) /!< Error not present. /
Vincent Coubard	638:c90ae1400bf2	6617	#define UART_ERRORSRC_OVERRUN_Present (1UL) /!< Error present. /
Vincent Coubard	638:c90ae1400bf2	6618	#define UART_ERRORSRC_OVERRUN_Clear (1UL) /!< Clear error on write. /
Vincent Coubard	638:c90ae1400bf2	6619
Vincent Coubard	638:c90ae1400bf2	6620	/* Register: UART_ENABLE */
Vincent Coubard	638:c90ae1400bf2	6621	/* Description: Enable UART and acquire IOs. */
Vincent Coubard	638:c90ae1400bf2	6622
Vincent Coubard	638:c90ae1400bf2	6623	/* Bits 2..0 : Enable or disable UART and acquire IOs. */
Vincent Coubard	638:c90ae1400bf2	6624	#define UART_ENABLE_ENABLE_Pos (0UL) /!< Position of ENABLE field. /
Vincent Coubard	638:c90ae1400bf2	6625	#define UART_ENABLE_ENABLE_Msk (0x7UL << UART_ENABLE_ENABLE_Pos) /!< Bit mask of ENABLE field. /
Vincent Coubard	638:c90ae1400bf2	6626	#define UART_ENABLE_ENABLE_Disabled (0x00UL) /!< UART disabled. /
Vincent Coubard	638:c90ae1400bf2	6627	#define UART_ENABLE_ENABLE_Enabled (0x04UL) /!< UART enabled. /
Vincent Coubard	638:c90ae1400bf2	6628
Vincent Coubard	638:c90ae1400bf2	6629	/* Register: UART_RXD */
Vincent Coubard	638:c90ae1400bf2	6630	/* Description: RXD register. On read action the buffer pointer is displaced. Once read the character is consumed. If read when no character available, the UART will stop working. */
Vincent Coubard	638:c90ae1400bf2	6631
Vincent Coubard	638:c90ae1400bf2	6632	/* Bits 7..0 : RX data from previous transfer. Double buffered. */
Vincent Coubard	638:c90ae1400bf2	6633	#define UART_RXD_RXD_Pos (0UL) /!< Position of RXD field. /
Vincent Coubard	638:c90ae1400bf2	6634	#define UART_RXD_RXD_Msk (0xFFUL << UART_RXD_RXD_Pos) /!< Bit mask of RXD field. /
Vincent Coubard	638:c90ae1400bf2	6635
Vincent Coubard	638:c90ae1400bf2	6636	/* Register: UART_TXD */
Vincent Coubard	638:c90ae1400bf2	6637	/* Description: TXD register. */
Vincent Coubard	638:c90ae1400bf2	6638
Vincent Coubard	638:c90ae1400bf2	6639	/* Bits 7..0 : TX data for transfer. */
Vincent Coubard	638:c90ae1400bf2	6640	#define UART_TXD_TXD_Pos (0UL) /!< Position of TXD field. /
Vincent Coubard	638:c90ae1400bf2	6641	#define UART_TXD_TXD_Msk (0xFFUL << UART_TXD_TXD_Pos) /!< Bit mask of TXD field. /
Vincent Coubard	638:c90ae1400bf2	6642
Vincent Coubard	638:c90ae1400bf2	6643	/* Register: UART_BAUDRATE */
Vincent Coubard	638:c90ae1400bf2	6644	/* Description: UART Baudrate. */
Vincent Coubard	638:c90ae1400bf2	6645
Vincent Coubard	638:c90ae1400bf2	6646	/* Bits 31..0 : UART baudrate. */
Vincent Coubard	638:c90ae1400bf2	6647	#define UART_BAUDRATE_BAUDRATE_Pos (0UL) /!< Position of BAUDRATE field. /
Vincent Coubard	638:c90ae1400bf2	6648	#define UART_BAUDRATE_BAUDRATE_Msk (0xFFFFFFFFUL << UART_BAUDRATE_BAUDRATE_Pos) /!< Bit mask of BAUDRATE field. /
Vincent Coubard	638:c90ae1400bf2	6649	#define UART_BAUDRATE_BAUDRATE_Baud1200 (0x0004F000UL) /!< 1200 baud. /
Vincent Coubard	638:c90ae1400bf2	6650	#define UART_BAUDRATE_BAUDRATE_Baud2400 (0x0009D000UL) /!< 2400 baud. /
Vincent Coubard	638:c90ae1400bf2	6651	#define UART_BAUDRATE_BAUDRATE_Baud4800 (0x0013B000UL) /!< 4800 baud. /
Vincent Coubard	638:c90ae1400bf2	6652	#define UART_BAUDRATE_BAUDRATE_Baud9600 (0x00275000UL) /!< 9600 baud. /
Vincent Coubard	638:c90ae1400bf2	6653	#define UART_BAUDRATE_BAUDRATE_Baud14400 (0x003B0000UL) /!< 14400 baud. /
Vincent Coubard	638:c90ae1400bf2	6654	#define UART_BAUDRATE_BAUDRATE_Baud19200 (0x004EA000UL) /!< 19200 baud. /
Vincent Coubard	638:c90ae1400bf2	6655	#define UART_BAUDRATE_BAUDRATE_Baud28800 (0x0075F000UL) /!< 28800 baud. /
Vincent Coubard	638:c90ae1400bf2	6656	#define UART_BAUDRATE_BAUDRATE_Baud38400 (0x009D5000UL) /!< 38400 baud. /
Vincent Coubard	638:c90ae1400bf2	6657	#define UART_BAUDRATE_BAUDRATE_Baud57600 (0x00EBF000UL) /!< 57600 baud. /
Vincent Coubard	638:c90ae1400bf2	6658	#define UART_BAUDRATE_BAUDRATE_Baud76800 (0x013A9000UL) /!< 76800 baud. /
Vincent Coubard	638:c90ae1400bf2	6659	#define UART_BAUDRATE_BAUDRATE_Baud115200 (0x01D7E000UL) /!< 115200 baud. /
Vincent Coubard	638:c90ae1400bf2	6660	#define UART_BAUDRATE_BAUDRATE_Baud230400 (0x03AFB000UL) /!< 230400 baud. /
Vincent Coubard	638:c90ae1400bf2	6661	#define UART_BAUDRATE_BAUDRATE_Baud250000 (0x04000000UL) /!< 250000 baud. /
Vincent Coubard	638:c90ae1400bf2	6662	#define UART_BAUDRATE_BAUDRATE_Baud460800 (0x075F7000UL) /!< 460800 baud. /
Vincent Coubard	638:c90ae1400bf2	6663	#define UART_BAUDRATE_BAUDRATE_Baud921600 (0x0EBED000UL) /!< 921600 baud. /
Vincent Coubard	638:c90ae1400bf2	6664	#define UART_BAUDRATE_BAUDRATE_Baud1M (0x10000000UL) /!< 1M baud. /
Vincent Coubard	638:c90ae1400bf2	6665
Vincent Coubard	638:c90ae1400bf2	6666	/* Register: UART_CONFIG */
Vincent Coubard	638:c90ae1400bf2	6667	/* Description: Configuration of parity and hardware flow control register. */
Vincent Coubard	638:c90ae1400bf2	6668
Vincent Coubard	638:c90ae1400bf2	6669	/* Bits 3..1 : Include parity bit. */
Vincent Coubard	638:c90ae1400bf2	6670	#define UART_CONFIG_PARITY_Pos (1UL) /!< Position of PARITY field. /
Vincent Coubard	638:c90ae1400bf2	6671	#define UART_CONFIG_PARITY_Msk (0x7UL << UART_CONFIG_PARITY_Pos) /!< Bit mask of PARITY field. /
Vincent Coubard	638:c90ae1400bf2	6672	#define UART_CONFIG_PARITY_Excluded (0UL) /!< Parity bit excluded. /
Vincent Coubard	638:c90ae1400bf2	6673	#define UART_CONFIG_PARITY_Included (7UL) /!< Parity bit included. /
Vincent Coubard	638:c90ae1400bf2	6674
Vincent Coubard	638:c90ae1400bf2	6675	/* Bit 0 : Hardware flow control. */
Vincent Coubard	638:c90ae1400bf2	6676	#define UART_CONFIG_HWFC_Pos (0UL) /!< Position of HWFC field. /
Vincent Coubard	638:c90ae1400bf2	6677	#define UART_CONFIG_HWFC_Msk (0x1UL << UART_CONFIG_HWFC_Pos) /!< Bit mask of HWFC field. /
Vincent Coubard	638:c90ae1400bf2	6678	#define UART_CONFIG_HWFC_Disabled (0UL) /!< Hardware flow control disabled. /
Vincent Coubard	638:c90ae1400bf2	6679	#define UART_CONFIG_HWFC_Enabled (1UL) /!< Hardware flow control enabled. /
Vincent Coubard	638:c90ae1400bf2	6680
Vincent Coubard	638:c90ae1400bf2	6681	/* Register: UART_POWER */
Vincent Coubard	638:c90ae1400bf2	6682	/* Description: Peripheral power control. */
Vincent Coubard	638:c90ae1400bf2	6683
Vincent Coubard	638:c90ae1400bf2	6684	/* Bit 0 : Peripheral power control. */
Vincent Coubard	638:c90ae1400bf2	6685	#define UART_POWER_POWER_Pos (0UL) /!< Position of POWER field. /
Vincent Coubard	638:c90ae1400bf2	6686	#define UART_POWER_POWER_Msk (0x1UL << UART_POWER_POWER_Pos) /!< Bit mask of POWER field. /
Vincent Coubard	638:c90ae1400bf2	6687	#define UART_POWER_POWER_Disabled (0UL) /!< Module power disabled. /
Vincent Coubard	638:c90ae1400bf2	6688	#define UART_POWER_POWER_Enabled (1UL) /!< Module power enabled. /
Vincent Coubard	638:c90ae1400bf2	6689
Vincent Coubard	638:c90ae1400bf2	6690
Vincent Coubard	638:c90ae1400bf2	6691	/* Peripheral: UICR */
Vincent Coubard	638:c90ae1400bf2	6692	/* Description: User Information Configuration. */
Vincent Coubard	638:c90ae1400bf2	6693
Vincent Coubard	638:c90ae1400bf2	6694	/* Register: UICR_RBPCONF */
Vincent Coubard	638:c90ae1400bf2	6695	/* Description: Readback protection configuration. */
Vincent Coubard	638:c90ae1400bf2	6696
Vincent Coubard	638:c90ae1400bf2	6697	/* Bits 15..8 : Readback protect all code in the device. */
Vincent Coubard	638:c90ae1400bf2	6698	#define UICR_RBPCONF_PALL_Pos (8UL) /!< Position of PALL field. /
Vincent Coubard	638:c90ae1400bf2	6699	#define UICR_RBPCONF_PALL_Msk (0xFFUL << UICR_RBPCONF_PALL_Pos) /!< Bit mask of PALL field. /
Vincent Coubard	638:c90ae1400bf2	6700	#define UICR_RBPCONF_PALL_Enabled (0x00UL) /!< Enabled. /
Vincent Coubard	638:c90ae1400bf2	6701	#define UICR_RBPCONF_PALL_Disabled (0xFFUL) /!< Disabled. /
Vincent Coubard	638:c90ae1400bf2	6702
Vincent Coubard	638:c90ae1400bf2	6703	/* Bits 7..0 : Readback protect region 0. Will be ignored if pre-programmed factory code is present on the chip. */
Vincent Coubard	638:c90ae1400bf2	6704	#define UICR_RBPCONF_PR0_Pos (0UL) /!< Position of PR0 field. /
Vincent Coubard	638:c90ae1400bf2	6705	#define UICR_RBPCONF_PR0_Msk (0xFFUL << UICR_RBPCONF_PR0_Pos) /!< Bit mask of PR0 field. /
Vincent Coubard	638:c90ae1400bf2	6706	#define UICR_RBPCONF_PR0_Enabled (0x00UL) /!< Enabled. /
Vincent Coubard	638:c90ae1400bf2	6707	#define UICR_RBPCONF_PR0_Disabled (0xFFUL) /!< Disabled. /
Vincent Coubard	638:c90ae1400bf2	6708
Vincent Coubard	638:c90ae1400bf2	6709	/* Register: UICR_XTALFREQ */
Vincent Coubard	638:c90ae1400bf2	6710	/* Description: Reset value for CLOCK XTALFREQ register. */
Vincent Coubard	638:c90ae1400bf2	6711
Vincent Coubard	638:c90ae1400bf2	6712	/* Bits 7..0 : Reset value for CLOCK XTALFREQ register. */
Vincent Coubard	638:c90ae1400bf2	6713	#define UICR_XTALFREQ_XTALFREQ_Pos (0UL) /!< Position of XTALFREQ field. /
Vincent Coubard	638:c90ae1400bf2	6714	#define UICR_XTALFREQ_XTALFREQ_Msk (0xFFUL << UICR_XTALFREQ_XTALFREQ_Pos) /!< Bit mask of XTALFREQ field. /
Vincent Coubard	638:c90ae1400bf2	6715	#define UICR_XTALFREQ_XTALFREQ_32MHz (0x00UL) /!< 32MHz Xtal is used. /
Vincent Coubard	638:c90ae1400bf2	6716	#define UICR_XTALFREQ_XTALFREQ_16MHz (0xFFUL) /!< 16MHz Xtal is used. /
Vincent Coubard	638:c90ae1400bf2	6717
Vincent Coubard	638:c90ae1400bf2	6718	/* Register: UICR_FWID */
Vincent Coubard	638:c90ae1400bf2	6719	/* Description: Firmware ID. */
Vincent Coubard	638:c90ae1400bf2	6720
Vincent Coubard	638:c90ae1400bf2	6721	/* Bits 15..0 : Identification number for the firmware loaded into the chip. */
Vincent Coubard	638:c90ae1400bf2	6722	#define UICR_FWID_FWID_Pos (0UL) /!< Position of FWID field. /
Vincent Coubard	638:c90ae1400bf2	6723	#define UICR_FWID_FWID_Msk (0xFFFFUL << UICR_FWID_FWID_Pos) /!< Bit mask of FWID field. /
Vincent Coubard	638:c90ae1400bf2	6724
Vincent Coubard	638:c90ae1400bf2	6725
Vincent Coubard	638:c90ae1400bf2	6726	/* Peripheral: WDT */
Vincent Coubard	638:c90ae1400bf2	6727	/* Description: Watchdog Timer. */
Vincent Coubard	638:c90ae1400bf2	6728
Vincent Coubard	638:c90ae1400bf2	6729	/* Register: WDT_INTENSET */
Vincent Coubard	638:c90ae1400bf2	6730	/* Description: Interrupt enable set register. */
Vincent Coubard	638:c90ae1400bf2	6731
Vincent Coubard	638:c90ae1400bf2	6732	/* Bit 0 : Enable interrupt on TIMEOUT event. */
Vincent Coubard	638:c90ae1400bf2	6733	#define WDT_INTENSET_TIMEOUT_Pos (0UL) /!< Position of TIMEOUT field. /
Vincent Coubard	638:c90ae1400bf2	6734	#define WDT_INTENSET_TIMEOUT_Msk (0x1UL << WDT_INTENSET_TIMEOUT_Pos) /!< Bit mask of TIMEOUT field. /
Vincent Coubard	638:c90ae1400bf2	6735	#define WDT_INTENSET_TIMEOUT_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	6736	#define WDT_INTENSET_TIMEOUT_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	6737	#define WDT_INTENSET_TIMEOUT_Set (1UL) /!< Enable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	6738
Vincent Coubard	638:c90ae1400bf2	6739	/* Register: WDT_INTENCLR */
Vincent Coubard	638:c90ae1400bf2	6740	/* Description: Interrupt enable clear register. */
Vincent Coubard	638:c90ae1400bf2	6741
Vincent Coubard	638:c90ae1400bf2	6742	/* Bit 0 : Disable interrupt on TIMEOUT event. */
Vincent Coubard	638:c90ae1400bf2	6743	#define WDT_INTENCLR_TIMEOUT_Pos (0UL) /!< Position of TIMEOUT field. /
Vincent Coubard	638:c90ae1400bf2	6744	#define WDT_INTENCLR_TIMEOUT_Msk (0x1UL << WDT_INTENCLR_TIMEOUT_Pos) /!< Bit mask of TIMEOUT field. /
Vincent Coubard	638:c90ae1400bf2	6745	#define WDT_INTENCLR_TIMEOUT_Disabled (0UL) /!< Interrupt disabled. /
Vincent Coubard	638:c90ae1400bf2	6746	#define WDT_INTENCLR_TIMEOUT_Enabled (1UL) /!< Interrupt enabled. /
Vincent Coubard	638:c90ae1400bf2	6747	#define WDT_INTENCLR_TIMEOUT_Clear (1UL) /!< Disable interrupt on write. /
Vincent Coubard	638:c90ae1400bf2	6748
Vincent Coubard	638:c90ae1400bf2	6749	/* Register: WDT_RUNSTATUS */
Vincent Coubard	638:c90ae1400bf2	6750	/* Description: Watchdog running status. */
Vincent Coubard	638:c90ae1400bf2	6751
Vincent Coubard	638:c90ae1400bf2	6752	/* Bit 0 : Watchdog running status. */
Vincent Coubard	638:c90ae1400bf2	6753	#define WDT_RUNSTATUS_RUNSTATUS_Pos (0UL) /!< Position of RUNSTATUS field. /
Vincent Coubard	638:c90ae1400bf2	6754	#define WDT_RUNSTATUS_RUNSTATUS_Msk (0x1UL << WDT_RUNSTATUS_RUNSTATUS_Pos) /!< Bit mask of RUNSTATUS field. /
Vincent Coubard	638:c90ae1400bf2	6755	#define WDT_RUNSTATUS_RUNSTATUS_NotRunning (0UL) /!< Watchdog timer is not running. /
Vincent Coubard	638:c90ae1400bf2	6756	#define WDT_RUNSTATUS_RUNSTATUS_Running (1UL) /!< Watchdog timer is running. /
Vincent Coubard	638:c90ae1400bf2	6757
Vincent Coubard	638:c90ae1400bf2	6758	/* Register: WDT_REQSTATUS */
Vincent Coubard	638:c90ae1400bf2	6759	/* Description: Request status. */
Vincent Coubard	638:c90ae1400bf2	6760
Vincent Coubard	638:c90ae1400bf2	6761	/* Bit 7 : Request status for RR[7]. */
Vincent Coubard	638:c90ae1400bf2	6762	#define WDT_REQSTATUS_RR7_Pos (7UL) /!< Position of RR7 field. /
Vincent Coubard	638:c90ae1400bf2	6763	#define WDT_REQSTATUS_RR7_Msk (0x1UL << WDT_REQSTATUS_RR7_Pos) /!< Bit mask of RR7 field. /
Vincent Coubard	638:c90ae1400bf2	6764	#define WDT_REQSTATUS_RR7_DisabledOrRequested (0UL) /!< RR[7] register is not enabled or has already requested reload. /
Vincent Coubard	638:c90ae1400bf2	6765	#define WDT_REQSTATUS_RR7_EnabledAndUnrequested (1UL) /!< RR[7] register is enabled and has not jet requested. /
Vincent Coubard	638:c90ae1400bf2	6766
Vincent Coubard	638:c90ae1400bf2	6767	/* Bit 6 : Request status for RR[6]. */
Vincent Coubard	638:c90ae1400bf2	6768	#define WDT_REQSTATUS_RR6_Pos (6UL) /!< Position of RR6 field. /
Vincent Coubard	638:c90ae1400bf2	6769	#define WDT_REQSTATUS_RR6_Msk (0x1UL << WDT_REQSTATUS_RR6_Pos) /!< Bit mask of RR6 field. /
Vincent Coubard	638:c90ae1400bf2	6770	#define WDT_REQSTATUS_RR6_DisabledOrRequested (0UL) /!< RR[6] register is not enabled or has already requested reload. /
Vincent Coubard	638:c90ae1400bf2	6771	#define WDT_REQSTATUS_RR6_EnabledAndUnrequested (1UL) /!< RR[6] register is enabled and has not jet requested. /
Vincent Coubard	638:c90ae1400bf2	6772
Vincent Coubard	638:c90ae1400bf2	6773	/* Bit 5 : Request status for RR[5]. */
Vincent Coubard	638:c90ae1400bf2	6774	#define WDT_REQSTATUS_RR5_Pos (5UL) /!< Position of RR5 field. /
Vincent Coubard	638:c90ae1400bf2	6775	#define WDT_REQSTATUS_RR5_Msk (0x1UL << WDT_REQSTATUS_RR5_Pos) /!< Bit mask of RR5 field. /
Vincent Coubard	638:c90ae1400bf2	6776	#define WDT_REQSTATUS_RR5_DisabledOrRequested (0UL) /!< RR[5] register is not enabled or has already requested reload. /
Vincent Coubard	638:c90ae1400bf2	6777	#define WDT_REQSTATUS_RR5_EnabledAndUnrequested (1UL) /!< RR[5] register is enabled and has not jet requested. /
Vincent Coubard	638:c90ae1400bf2	6778
Vincent Coubard	638:c90ae1400bf2	6779	/* Bit 4 : Request status for RR[4]. */
Vincent Coubard	638:c90ae1400bf2	6780	#define WDT_REQSTATUS_RR4_Pos (4UL) /!< Position of RR4 field. /
Vincent Coubard	638:c90ae1400bf2	6781	#define WDT_REQSTATUS_RR4_Msk (0x1UL << WDT_REQSTATUS_RR4_Pos) /!< Bit mask of RR4 field. /
Vincent Coubard	638:c90ae1400bf2	6782	#define WDT_REQSTATUS_RR4_DisabledOrRequested (0UL) /!< RR[4] register is not enabled or has already requested reload. /
Vincent Coubard	638:c90ae1400bf2	6783	#define WDT_REQSTATUS_RR4_EnabledAndUnrequested (1UL) /!< RR[4] register is enabled and has not jet requested. /
Vincent Coubard	638:c90ae1400bf2	6784
Vincent Coubard	638:c90ae1400bf2	6785	/* Bit 3 : Request status for RR[3]. */
Vincent Coubard	638:c90ae1400bf2	6786	#define WDT_REQSTATUS_RR3_Pos (3UL) /!< Position of RR3 field. /
Vincent Coubard	638:c90ae1400bf2	6787	#define WDT_REQSTATUS_RR3_Msk (0x1UL << WDT_REQSTATUS_RR3_Pos) /!< Bit mask of RR3 field. /
Vincent Coubard	638:c90ae1400bf2	6788	#define WDT_REQSTATUS_RR3_DisabledOrRequested (0UL) /!< RR[3] register is not enabled or has already requested reload. /
Vincent Coubard	638:c90ae1400bf2	6789	#define WDT_REQSTATUS_RR3_EnabledAndUnrequested (1UL) /!< RR[3] register is enabled and has not jet requested. /
Vincent Coubard	638:c90ae1400bf2	6790
Vincent Coubard	638:c90ae1400bf2	6791	/* Bit 2 : Request status for RR[2]. */
Vincent Coubard	638:c90ae1400bf2	6792	#define WDT_REQSTATUS_RR2_Pos (2UL) /!< Position of RR2 field. /
Vincent Coubard	638:c90ae1400bf2	6793	#define WDT_REQSTATUS_RR2_Msk (0x1UL << WDT_REQSTATUS_RR2_Pos) /!< Bit mask of RR2 field. /
Vincent Coubard	638:c90ae1400bf2	6794	#define WDT_REQSTATUS_RR2_DisabledOrRequested (0UL) /!< RR[2] register is not enabled or has already requested reload. /
Vincent Coubard	638:c90ae1400bf2	6795	#define WDT_REQSTATUS_RR2_EnabledAndUnrequested (1UL) /!< RR[2] register is enabled and has not jet requested. /
Vincent Coubard	638:c90ae1400bf2	6796
Vincent Coubard	638:c90ae1400bf2	6797	/* Bit 1 : Request status for RR[1]. */
Vincent Coubard	638:c90ae1400bf2	6798	#define WDT_REQSTATUS_RR1_Pos (1UL) /!< Position of RR1 field. /
Vincent Coubard	638:c90ae1400bf2	6799	#define WDT_REQSTATUS_RR1_Msk (0x1UL << WDT_REQSTATUS_RR1_Pos) /!< Bit mask of RR1 field. /
Vincent Coubard	638:c90ae1400bf2	6800	#define WDT_REQSTATUS_RR1_DisabledOrRequested (0UL) /!< RR[1] register is not enabled or has already requested reload. /
Vincent Coubard	638:c90ae1400bf2	6801	#define WDT_REQSTATUS_RR1_EnabledAndUnrequested (1UL) /!< RR[1] register is enabled and has not jet requested. /
Vincent Coubard	638:c90ae1400bf2	6802
Vincent Coubard	638:c90ae1400bf2	6803	/* Bit 0 : Request status for RR[0]. */
Vincent Coubard	638:c90ae1400bf2	6804	#define WDT_REQSTATUS_RR0_Pos (0UL) /!< Position of RR0 field. /
Vincent Coubard	638:c90ae1400bf2	6805	#define WDT_REQSTATUS_RR0_Msk (0x1UL << WDT_REQSTATUS_RR0_Pos) /!< Bit mask of RR0 field. /
Vincent Coubard	638:c90ae1400bf2	6806	#define WDT_REQSTATUS_RR0_DisabledOrRequested (0UL) /!< RR[0] register is not enabled or has already requested reload. /
Vincent Coubard	638:c90ae1400bf2	6807	#define WDT_REQSTATUS_RR0_EnabledAndUnrequested (1UL) /!< RR[0] register is enabled and has not jet requested. /
Vincent Coubard	638:c90ae1400bf2	6808
Vincent Coubard	638:c90ae1400bf2	6809	/* Register: WDT_RREN */
Vincent Coubard	638:c90ae1400bf2	6810	/* Description: Reload request enable. */
Vincent Coubard	638:c90ae1400bf2	6811
Vincent Coubard	638:c90ae1400bf2	6812	/* Bit 7 : Enable or disable RR[7] register. */
Vincent Coubard	638:c90ae1400bf2	6813	#define WDT_RREN_RR7_Pos (7UL) /!< Position of RR7 field. /
Vincent Coubard	638:c90ae1400bf2	6814	#define WDT_RREN_RR7_Msk (0x1UL << WDT_RREN_RR7_Pos) /!< Bit mask of RR7 field. /
Vincent Coubard	638:c90ae1400bf2	6815	#define WDT_RREN_RR7_Disabled (0UL) /!< RR[7] register is disabled. /
Vincent Coubard	638:c90ae1400bf2	6816	#define WDT_RREN_RR7_Enabled (1UL) /!< RR[7] register is enabled. /
Vincent Coubard	638:c90ae1400bf2	6817
Vincent Coubard	638:c90ae1400bf2	6818	/* Bit 6 : Enable or disable RR[6] register. */
Vincent Coubard	638:c90ae1400bf2	6819	#define WDT_RREN_RR6_Pos (6UL) /!< Position of RR6 field. /
Vincent Coubard	638:c90ae1400bf2	6820	#define WDT_RREN_RR6_Msk (0x1UL << WDT_RREN_RR6_Pos) /!< Bit mask of RR6 field. /
Vincent Coubard	638:c90ae1400bf2	6821	#define WDT_RREN_RR6_Disabled (0UL) /!< RR[6] register is disabled. /
Vincent Coubard	638:c90ae1400bf2	6822	#define WDT_RREN_RR6_Enabled (1UL) /!< RR[6] register is enabled. /
Vincent Coubard	638:c90ae1400bf2	6823
Vincent Coubard	638:c90ae1400bf2	6824	/* Bit 5 : Enable or disable RR[5] register. */
Vincent Coubard	638:c90ae1400bf2	6825	#define WDT_RREN_RR5_Pos (5UL) /!< Position of RR5 field. /
Vincent Coubard	638:c90ae1400bf2	6826	#define WDT_RREN_RR5_Msk (0x1UL << WDT_RREN_RR5_Pos) /!< Bit mask of RR5 field. /
Vincent Coubard	638:c90ae1400bf2	6827	#define WDT_RREN_RR5_Disabled (0UL) /!< RR[5] register is disabled. /
Vincent Coubard	638:c90ae1400bf2	6828	#define WDT_RREN_RR5_Enabled (1UL) /!< RR[5] register is enabled. /
Vincent Coubard	638:c90ae1400bf2	6829
Vincent Coubard	638:c90ae1400bf2	6830	/* Bit 4 : Enable or disable RR[4] register. */
Vincent Coubard	638:c90ae1400bf2	6831	#define WDT_RREN_RR4_Pos (4UL) /!< Position of RR4 field. /
Vincent Coubard	638:c90ae1400bf2	6832	#define WDT_RREN_RR4_Msk (0x1UL << WDT_RREN_RR4_Pos) /!< Bit mask of RR4 field. /
Vincent Coubard	638:c90ae1400bf2	6833	#define WDT_RREN_RR4_Disabled (0UL) /!< RR[4] register is disabled. /
Vincent Coubard	638:c90ae1400bf2	6834	#define WDT_RREN_RR4_Enabled (1UL) /!< RR[4] register is enabled. /
Vincent Coubard	638:c90ae1400bf2	6835
Vincent Coubard	638:c90ae1400bf2	6836	/* Bit 3 : Enable or disable RR[3] register. */
Vincent Coubard	638:c90ae1400bf2	6837	#define WDT_RREN_RR3_Pos (3UL) /!< Position of RR3 field. /
Vincent Coubard	638:c90ae1400bf2	6838	#define WDT_RREN_RR3_Msk (0x1UL << WDT_RREN_RR3_Pos) /!< Bit mask of RR3 field. /
Vincent Coubard	638:c90ae1400bf2	6839	#define WDT_RREN_RR3_Disabled (0UL) /!< RR[3] register is disabled. /
Vincent Coubard	638:c90ae1400bf2	6840	#define WDT_RREN_RR3_Enabled (1UL) /!< RR[3] register is enabled. /
Vincent Coubard	638:c90ae1400bf2	6841
Vincent Coubard	638:c90ae1400bf2	6842	/* Bit 2 : Enable or disable RR[2] register. */
Vincent Coubard	638:c90ae1400bf2	6843	#define WDT_RREN_RR2_Pos (2UL) /!< Position of RR2 field. /
Vincent Coubard	638:c90ae1400bf2	6844	#define WDT_RREN_RR2_Msk (0x1UL << WDT_RREN_RR2_Pos) /!< Bit mask of RR2 field. /
Vincent Coubard	638:c90ae1400bf2	6845	#define WDT_RREN_RR2_Disabled (0UL) /!< RR[2] register is disabled. /
Vincent Coubard	638:c90ae1400bf2	6846	#define WDT_RREN_RR2_Enabled (1UL) /!< RR[2] register is enabled. /
Vincent Coubard	638:c90ae1400bf2	6847
Vincent Coubard	638:c90ae1400bf2	6848	/* Bit 1 : Enable or disable RR[1] register. */
Vincent Coubard	638:c90ae1400bf2	6849	#define WDT_RREN_RR1_Pos (1UL) /!< Position of RR1 field. /
Vincent Coubard	638:c90ae1400bf2	6850	#define WDT_RREN_RR1_Msk (0x1UL << WDT_RREN_RR1_Pos) /!< Bit mask of RR1 field. /
Vincent Coubard	638:c90ae1400bf2	6851	#define WDT_RREN_RR1_Disabled (0UL) /!< RR[1] register is disabled. /
Vincent Coubard	638:c90ae1400bf2	6852	#define WDT_RREN_RR1_Enabled (1UL) /!< RR[1] register is enabled. /
Vincent Coubard	638:c90ae1400bf2	6853
Vincent Coubard	638:c90ae1400bf2	6854	/* Bit 0 : Enable or disable RR[0] register. */
Vincent Coubard	638:c90ae1400bf2	6855	#define WDT_RREN_RR0_Pos (0UL) /!< Position of RR0 field. /
Vincent Coubard	638:c90ae1400bf2	6856	#define WDT_RREN_RR0_Msk (0x1UL << WDT_RREN_RR0_Pos) /!< Bit mask of RR0 field. /
Vincent Coubard	638:c90ae1400bf2	6857	#define WDT_RREN_RR0_Disabled (0UL) /!< RR[0] register is disabled. /
Vincent Coubard	638:c90ae1400bf2	6858	#define WDT_RREN_RR0_Enabled (1UL) /!< RR[0] register is enabled. /
Vincent Coubard	638:c90ae1400bf2	6859
Vincent Coubard	638:c90ae1400bf2	6860	/* Register: WDT_CONFIG */
Vincent Coubard	638:c90ae1400bf2	6861	/* Description: Configuration register. */
Vincent Coubard	638:c90ae1400bf2	6862
Vincent Coubard	638:c90ae1400bf2	6863	/* Bit 3 : Configure the watchdog to pause or not while the CPU is halted by the debugger. */
Vincent Coubard	638:c90ae1400bf2	6864	#define WDT_CONFIG_HALT_Pos (3UL) /!< Position of HALT field. /
Vincent Coubard	638:c90ae1400bf2	6865	#define WDT_CONFIG_HALT_Msk (0x1UL << WDT_CONFIG_HALT_Pos) /!< Bit mask of HALT field. /
Vincent Coubard	638:c90ae1400bf2	6866	#define WDT_CONFIG_HALT_Pause (0UL) /!< Pause watchdog while the CPU is halted by the debugger. /
Vincent Coubard	638:c90ae1400bf2	6867	#define WDT_CONFIG_HALT_Run (1UL) /!< Do not pause watchdog while the CPU is halted by the debugger. /
Vincent Coubard	638:c90ae1400bf2	6868
Vincent Coubard	638:c90ae1400bf2	6869	/* Bit 0 : Configure the watchdog to pause or not while the CPU is sleeping. */
Vincent Coubard	638:c90ae1400bf2	6870	#define WDT_CONFIG_SLEEP_Pos (0UL) /!< Position of SLEEP field. /
Vincent Coubard	638:c90ae1400bf2	6871	#define WDT_CONFIG_SLEEP_Msk (0x1UL << WDT_CONFIG_SLEEP_Pos) /!< Bit mask of SLEEP field. /
Vincent Coubard	638:c90ae1400bf2	6872	#define WDT_CONFIG_SLEEP_Pause (0UL) /!< Pause watchdog while the CPU is asleep. /
Vincent Coubard	638:c90ae1400bf2	6873	#define WDT_CONFIG_SLEEP_Run (1UL) /!< Do not pause watchdog while the CPU is asleep. /
Vincent Coubard	638:c90ae1400bf2	6874
Vincent Coubard	638:c90ae1400bf2	6875	/* Register: WDT_RR */
Vincent Coubard	638:c90ae1400bf2	6876	/* Description: Reload requests registers. */
Vincent Coubard	638:c90ae1400bf2	6877
Vincent Coubard	638:c90ae1400bf2	6878	/* Bits 31..0 : Reload register. */
Vincent Coubard	638:c90ae1400bf2	6879	#define WDT_RR_RR_Pos (0UL) /!< Position of RR field. /
Vincent Coubard	638:c90ae1400bf2	6880	#define WDT_RR_RR_Msk (0xFFFFFFFFUL << WDT_RR_RR_Pos) /!< Bit mask of RR field. /
Vincent Coubard	638:c90ae1400bf2	6881	#define WDT_RR_RR_Reload (0x6E524635UL) /!< Value to request a reload of the watchdog timer. /
Vincent Coubard	638:c90ae1400bf2	6882
Vincent Coubard	638:c90ae1400bf2	6883	/* Register: WDT_POWER */
Vincent Coubard	638:c90ae1400bf2	6884	/* Description: Peripheral power control. */
Vincent Coubard	638:c90ae1400bf2	6885
Vincent Coubard	638:c90ae1400bf2	6886	/* Bit 0 : Peripheral power control. */
Vincent Coubard	638:c90ae1400bf2	6887	#define WDT_POWER_POWER_Pos (0UL) /!< Position of POWER field. /
Vincent Coubard	638:c90ae1400bf2	6888	#define WDT_POWER_POWER_Msk (0x1UL << WDT_POWER_POWER_Pos) /!< Bit mask of POWER field. /
Vincent Coubard	638:c90ae1400bf2	6889	#define WDT_POWER_POWER_Disabled (0UL) /!< Module power disabled. /
Vincent Coubard	638:c90ae1400bf2	6890	#define WDT_POWER_POWER_Enabled (1UL) /!< Module power enabled. /
Vincent Coubard	638:c90ae1400bf2	6891
Vincent Coubard	638:c90ae1400bf2	6892
Vincent Coubard	638:c90ae1400bf2	6893	/lint --flb "Leave library region" /
Vincent Coubard	638:c90ae1400bf2	6894	#endif

Repository toolbox

Export to desktop IDE

Repository details

Type:	Library
Created:	26 Mar 2014
Imports:	6369
Forks:	37
Commits:	639
Dependents:	569
Dependencies:	0
Followers:	409

Developers

Nordic Semiconductor

Rohit Grover

TARGET_MCU_NRF51822/sdk/source/device/nrf51_bitfields.h@638:c90ae1400bf2, 2016-09-14 (annotated)

Who changed what in which revision?

Repository toolbox

Repository details

Developers

Important Information for this Arm website

Access Warning