Freescale_Cachan / Mbed 2 deprecated Programme_course_base

Dependencies:   MMA8451Q mbed xbee_lib

Fork of Programme_course by Freescale_Cachan

Embed: (wiki syntax)

« Back to documentation index

PIT_MemMap Struct Reference

PIT_MemMap Struct Reference
[PIT]

PIT - Peripheral register structure. More...

#include <MKL25Z4.h>

Data Fields

uint32_t MCR
 PIT Module Control Register, offset: 0x0.
uint32_t LTMR64H
 PIT Upper Lifetime Timer Register, offset: 0xE0.
uint32_t LTMR64L
 PIT Lower Lifetime Timer Register, offset: 0xE4.
uint32_t LDVAL
 Timer Load Value Register, array offset: 0x100, array step: 0x10.
uint32_t CVAL
 Current Timer Value Register, array offset: 0x104, array step: 0x10.
uint32_t TCTRL
 Timer Control Register, array offset: 0x108, array step: 0x10.
uint32_t TFLG
 Timer Flag Register, array offset: 0x10C, array step: 0x10.

Detailed Description

PIT - Peripheral register structure.

Definition at line 3723 of file MKL25Z4.h.


Field Documentation

uint32_t CVAL

Current Timer Value Register, array offset: 0x104, array step: 0x10.

Definition at line 3731 of file MKL25Z4.h.

uint32_t LDVAL

Timer Load Value Register, array offset: 0x100, array step: 0x10.

Definition at line 3730 of file MKL25Z4.h.

uint32_t LTMR64H

PIT Upper Lifetime Timer Register, offset: 0xE0.

Definition at line 3726 of file MKL25Z4.h.

uint32_t LTMR64L

PIT Lower Lifetime Timer Register, offset: 0xE4.

Definition at line 3727 of file MKL25Z4.h.

uint32_t MCR

PIT Module Control Register, offset: 0x0.

Definition at line 3724 of file MKL25Z4.h.

uint32_t TCTRL

Timer Control Register, array offset: 0x108, array step: 0x10.

Definition at line 3732 of file MKL25Z4.h.

uint32_t TFLG

Timer Flag Register, array offset: 0x10C, array step: 0x10.

Definition at line 3733 of file MKL25Z4.h.