Freescale_Cachan / Mbed 2 deprecated Programme_course_base

Dependencies:   MMA8451Q mbed xbee_lib

Fork of Programme_course by Freescale_Cachan

Embed: (wiki syntax)

« Back to documentation index

MTB_MemMap Struct Reference

MTB_MemMap Struct Reference
[MTB]

MTB - Peripheral register structure. More...

#include <MKL25Z4.h>

Data Fields

uint32_t POSITION
 MTB Position Register, offset: 0x0.
uint32_t MASTER
 MTB Master Register, offset: 0x4.
uint32_t FLOW
 MTB Flow Register, offset: 0x8.
uint32_t BASE
 MTB Base Register, offset: 0xC.
uint32_t MODECTRL
 Integration Mode Control Register, offset: 0xF00.
uint32_t TAGSET
 Claim TAG Set Register, offset: 0xFA0.
uint32_t TAGCLEAR
 Claim TAG Clear Register, offset: 0xFA4.
uint32_t LOCKACCESS
 Lock Access Register, offset: 0xFB0.
uint32_t LOCKSTAT
 Lock Status Register, offset: 0xFB4.
uint32_t AUTHSTAT
 Authentication Status Register, offset: 0xFB8.
uint32_t DEVICEARCH
 Device Architecture Register, offset: 0xFBC.
uint32_t DEVICECFG
 Device Configuration Register, offset: 0xFC8.
uint32_t DEVICETYPID
 Device Type Identifier Register, offset: 0xFCC.
uint32_t PERIPHID [8]
 Peripheral ID Register, array offset: 0xFD0, array step: 0x4.
uint32_t COMPID [4]
 Component ID Register, array offset: 0xFF0, array step: 0x4.

Detailed Description

MTB - Peripheral register structure.

Definition at line 2829 of file MKL25Z4.h.


Field Documentation

uint32_t AUTHSTAT

Authentication Status Register, offset: 0xFB8.

Definition at line 2842 of file MKL25Z4.h.

uint32_t BASE

MTB Base Register, offset: 0xC.

Definition at line 2833 of file MKL25Z4.h.

uint32_t COMPID[4]

Component ID Register, array offset: 0xFF0, array step: 0x4.

Definition at line 2848 of file MKL25Z4.h.

uint32_t DEVICEARCH

Device Architecture Register, offset: 0xFBC.

Definition at line 2843 of file MKL25Z4.h.

uint32_t DEVICECFG

Device Configuration Register, offset: 0xFC8.

Definition at line 2845 of file MKL25Z4.h.

uint32_t DEVICETYPID

Device Type Identifier Register, offset: 0xFCC.

Definition at line 2846 of file MKL25Z4.h.

uint32_t FLOW

MTB Flow Register, offset: 0x8.

Definition at line 2832 of file MKL25Z4.h.

uint32_t LOCKACCESS

Lock Access Register, offset: 0xFB0.

Definition at line 2840 of file MKL25Z4.h.

uint32_t LOCKSTAT

Lock Status Register, offset: 0xFB4.

Definition at line 2841 of file MKL25Z4.h.

uint32_t MASTER

MTB Master Register, offset: 0x4.

Definition at line 2831 of file MKL25Z4.h.

uint32_t MODECTRL

Integration Mode Control Register, offset: 0xF00.

Definition at line 2835 of file MKL25Z4.h.

uint32_t PERIPHID[8]

Peripheral ID Register, array offset: 0xFD0, array step: 0x4.

Definition at line 2847 of file MKL25Z4.h.

uint32_t POSITION

MTB Position Register, offset: 0x0.

Definition at line 2830 of file MKL25Z4.h.

uint32_t TAGCLEAR

Claim TAG Clear Register, offset: 0xFA4.

Definition at line 2838 of file MKL25Z4.h.

uint32_t TAGSET

Claim TAG Set Register, offset: 0xFA0.

Definition at line 2837 of file MKL25Z4.h.