Freescale_Cachan / Mbed 2 deprecated Programme_course_base

Dependencies:   MMA8451Q mbed xbee_lib

Fork of Programme_course by Freescale_Cachan

Embed: (wiki syntax)

« Back to documentation index

MTBDWT_MemMap Struct Reference

MTBDWT_MemMap Struct Reference
[MTBDWT]

MTBDWT - Peripheral register structure. More...

#include <MKL25Z4.h>

Data Fields

uint32_t CTRL
 MTB DWT Control Register, offset: 0x0.
uint32_t TBCTRL
 MTB_DWT Trace Buffer Control Register, offset: 0x200.
uint32_t DEVICECFG
 Device Configuration Register, offset: 0xFC8.
uint32_t DEVICETYPID
 Device Type Identifier Register, offset: 0xFCC.
uint32_t PERIPHID [8]
 Peripheral ID Register, array offset: 0xFD0, array step: 0x4.
uint32_t COMPID [4]
 Component ID Register, array offset: 0xFF0, array step: 0x4.
uint32_t COMP
 MTB_DWT Comparator Register, array offset: 0x20, array step: 0x10.
uint32_t MASK
 MTB_DWT Comparator Mask Register, array offset: 0x24, array step: 0x10.
uint32_t FCT
 MTB_DWT Comparator Function Register 0..MTB_DWT Comparator Function Register 1, array offset: 0x28, array step: 0x10.

Detailed Description

MTBDWT - Peripheral register structure.

Definition at line 3049 of file MKL25Z4.h.


Field Documentation

uint32_t COMP

MTB_DWT Comparator Register, array offset: 0x20, array step: 0x10.

Definition at line 3053 of file MKL25Z4.h.

uint32_t COMPID[4]

Component ID Register, array offset: 0xFF0, array step: 0x4.

Definition at line 3064 of file MKL25Z4.h.

uint32_t CTRL

MTB DWT Control Register, offset: 0x0.

Definition at line 3050 of file MKL25Z4.h.

uint32_t DEVICECFG

Device Configuration Register, offset: 0xFC8.

Definition at line 3061 of file MKL25Z4.h.

uint32_t DEVICETYPID

Device Type Identifier Register, offset: 0xFCC.

Definition at line 3062 of file MKL25Z4.h.

uint32_t FCT

MTB_DWT Comparator Function Register 0..MTB_DWT Comparator Function Register 1, array offset: 0x28, array step: 0x10.

Definition at line 3055 of file MKL25Z4.h.

uint32_t MASK

MTB_DWT Comparator Mask Register, array offset: 0x24, array step: 0x10.

Definition at line 3054 of file MKL25Z4.h.

uint32_t PERIPHID[8]

Peripheral ID Register, array offset: 0xFD0, array step: 0x4.

Definition at line 3063 of file MKL25Z4.h.

uint32_t TBCTRL

MTB_DWT Trace Buffer Control Register, offset: 0x200.

Definition at line 3059 of file MKL25Z4.h.