Freescale_Cachan / Mbed 2 deprecated Programme_course_base

Dependencies:   MMA8451Q mbed xbee_lib

Fork of Programme_course by Freescale_Cachan

Embed: (wiki syntax)

« Back to documentation index

LLWU_MemMap Struct Reference

LLWU_MemMap Struct Reference
[LLWU]

LLWU - Peripheral register structure. More...

#include <MKL25Z4.h>

Data Fields

uint8_t PE1
 LLWU Pin Enable 1 register, offset: 0x0.
uint8_t PE2
 LLWU Pin Enable 2 register, offset: 0x1.
uint8_t PE3
 LLWU Pin Enable 3 register, offset: 0x2.
uint8_t PE4
 LLWU Pin Enable 4 register, offset: 0x3.
uint8_t ME
 LLWU Module Enable register, offset: 0x4.
uint8_t F1
 LLWU Flag 1 register, offset: 0x5.
uint8_t F2
 LLWU Flag 2 register, offset: 0x6.
uint8_t F3
 LLWU Flag 3 register, offset: 0x7.
uint8_t FILT1
 LLWU Pin Filter 1 register, offset: 0x8.
uint8_t FILT2
 LLWU Pin Filter 2 register, offset: 0x9.

Detailed Description

LLWU - Peripheral register structure.

Definition at line 2129 of file MKL25Z4.h.


Field Documentation

uint8_t F1

LLWU Flag 1 register, offset: 0x5.

Definition at line 2135 of file MKL25Z4.h.

uint8_t F2

LLWU Flag 2 register, offset: 0x6.

Definition at line 2136 of file MKL25Z4.h.

uint8_t F3

LLWU Flag 3 register, offset: 0x7.

Definition at line 2137 of file MKL25Z4.h.

uint8_t FILT1

LLWU Pin Filter 1 register, offset: 0x8.

Definition at line 2138 of file MKL25Z4.h.

uint8_t FILT2

LLWU Pin Filter 2 register, offset: 0x9.

Definition at line 2139 of file MKL25Z4.h.

uint8_t ME

LLWU Module Enable register, offset: 0x4.

Definition at line 2134 of file MKL25Z4.h.

uint8_t PE1

LLWU Pin Enable 1 register, offset: 0x0.

Definition at line 2130 of file MKL25Z4.h.

uint8_t PE2

LLWU Pin Enable 2 register, offset: 0x1.

Definition at line 2131 of file MKL25Z4.h.

uint8_t PE3

LLWU Pin Enable 3 register, offset: 0x2.

Definition at line 2132 of file MKL25Z4.h.

uint8_t PE4

LLWU Pin Enable 4 register, offset: 0x3.

Definition at line 2133 of file MKL25Z4.h.