Arrow / Mbed OS DAPLink Reset
Embed: (wiki syntax)

« Back to documentation index

system_M480.c File Reference

system_M480.c File Reference

CMSIS Cortex-M4 Core Peripheral Access Layer Source File for M480. More...

Go to the source code of this file.

Functions

void SystemCoreClockUpdate (void)
 Updates the SystemCoreClock variable.
static __INLINE void HXTInit (void)
 Set PF.2 and PF.3 to input mode.
void SystemInit (void)
 Initialize the System.

Variables

uint32_t SystemCoreClock = __SYSTEM_CLOCK
 System clock frequency (core clock)
uint32_t CyclesPerUs = (__HSI / 1000000UL)
uint32_t PllClock = __HSI

Detailed Description

CMSIS Cortex-M4 Core Peripheral Access Layer Source File for M480.

Version:
V1.000 (C) 2016 Nuvoton Technology Corp. All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met: 1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer. 2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution. 3. Neither the name of Nuvoton Technology Corp. nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Definition in file system_M480.c.


Function Documentation

static __INLINE void HXTInit ( void   ) [static]

Set PF.2 and PF.3 to input mode.

Parameters:
None
Returns:
None

GPIO default state could be configured as input or quasi through user config. To use HXT, PF.2 and PF.3 must not set as quasi mode. This function changes PF.2 and PF.3 to input mode no matter which mode they are working at.

Definition at line 82 of file system_M480.c.

void SystemCoreClockUpdate ( void   )

Updates the SystemCoreClock variable.

Update SystemCoreClock variable.

It must be called whenever the core clock is changed during program execution. SystemCoreClockUpdate() evaluates the clock register settings and calculates the current core clock.

Definition at line 50 of file system_M480.c.

void SystemInit ( void   )

Initialize the System.

Initialize the system.

Setup the microcontroller system.

Parameters:
none
Returns:
none

Definition at line 93 of file system_M480.c.


Variable Documentation

uint32_t CyclesPerUs = (__HSI / 1000000UL)

Cycles per micro second

Definition at line 43 of file system_M480.c.

uint32_t PllClock = __HSI

PLL Output Clock Frequency

Definition at line 44 of file system_M480.c.