Arrow / Mbed OS DAPLink Reset
Embed: (wiki syntax)

« Back to documentation index

TcChannel Struct Reference

TcChannel Struct Reference
[Timer Counter]

TcChannel hardware registers. More...

#include <tc.h>

Data Fields

RwReg TC_CCR
 (TcChannel Offset: 0x0) Channel Control Register
RwReg TC_CMR
 (TcChannel Offset: 0x4) Channel Mode Register
RwReg TC_CV
 (TcChannel Offset: 0x10) Counter Value
RwReg TC_RA
 (TcChannel Offset: 0x14) Register A
RwReg TC_RB
 (TcChannel Offset: 0x18) Register B
RwReg TC_RC
 (TcChannel Offset: 0x1C) Register C
RwReg TC_SR
 (TcChannel Offset: 0x20) Status Register
RwReg TC_IER
 (TcChannel Offset: 0x24) Interrupt Enable Register
RwReg TC_IDR
 (TcChannel Offset: 0x28) Interrupt Disable Register
RwReg TC_IMR
 (TcChannel Offset: 0x2C) Interrupt Mask Register

Detailed Description

TcChannel hardware registers.

Definition at line 41 of file tc.h.


Field Documentation

(TcChannel Offset: 0x0) Channel Control Register

Definition at line 42 of file tc.h.

(TcChannel Offset: 0x4) Channel Mode Register

Definition at line 43 of file tc.h.

(TcChannel Offset: 0x10) Counter Value

Definition at line 45 of file tc.h.

(TcChannel Offset: 0x28) Interrupt Disable Register

Definition at line 51 of file tc.h.

(TcChannel Offset: 0x24) Interrupt Enable Register

Definition at line 50 of file tc.h.

(TcChannel Offset: 0x2C) Interrupt Mask Register

Definition at line 52 of file tc.h.

(TcChannel Offset: 0x14) Register A

Definition at line 46 of file tc.h.

(TcChannel Offset: 0x18) Register B

Definition at line 47 of file tc.h.

(TcChannel Offset: 0x1C) Register C

Definition at line 48 of file tc.h.

(TcChannel Offset: 0x20) Status Register

Definition at line 49 of file tc.h.