Wiljan Arias / MCP23S17

Forked from romilly. Changed the way SPI handler is injected in constructor

Fork of MCP23S17 by Romilly Cocking

MCP23S17.h@2:6144709f1700, 2010-08-21 (annotated)

Committer:
romilly
Date:
Sat Aug 21 14:46:59 2010 +0000
Revision:
2:6144709f1700
Child:
3:089a2a754567

        

        
Who changed what in which revision?

        

            
                
UserRevisionLine numberNew contents of line

            
            


romilly

2:6144709f1700


     1

/* MCP23S17 - drive the Microchip MCP23S17 16-bit Port Extender using SPI





romilly

2:6144709f1700


     2

* Copyright (c) 2010 Romilly Cocking





romilly

2:6144709f1700


     3

* Released under the MIT License: http://mbed.org/license/mit





romilly

2:6144709f1700


     4

*





romilly

2:6144709f1700


     5

* version 0.1





romilly

2:6144709f1700


     6

*/





romilly

2:6144709f1700


     7

#include "mbed.h"





romilly

2:6144709f1700


     8







romilly

2:6144709f1700


     9

#ifndef  SER23K256_H





romilly

2:6144709f1700


    10

#define  SER23K256_H





romilly

2:6144709f1700


    11







romilly

2:6144709f1700


    12

// all register addresses assume IOVCON.BANK = 0 (POR default)





romilly

2:6144709f1700


    13







romilly

2:6144709f1700


    14

#define IODIRA 0x00





romilly

2:6144709f1700


    15

#define IODIRB 0x01





romilly

2:6144709f1700


    16

#define IOCON  0x0A





romilly

2:6144709f1700


    17

#define GPIOA  0x12





romilly

2:6144709f1700


    18

#define GPIOB  0x13





romilly

2:6144709f1700


    19

#define OLATA  0x14





romilly

2:6144709f1700


    20

#define OLATB  0x15





romilly

2:6144709f1700


    21







romilly

2:6144709f1700


    22

// Control settings





romilly

2:6144709f1700


    23







romilly

2:6144709f1700


    24

#define IOCON_BANK  0x80 // Banked registers





romilly

2:6144709f1700


    25

#define IOCON_BYTE_MODE 0x20 // Disables sequential operation. If bank = 0, operations toggle between A and B registers





romilly

2:6144709f1700


    26

#define IOCON_HAEN  0x08 // Hardware address enable





romilly

2:6144709f1700


    27







romilly

2:6144709f1700


    28

class MCP23S17 {





romilly

2:6144709f1700


    29

public:





romilly

2:6144709f1700


    30

    MCP23S17(SPI& spi, PinName ncs, char writeOpcode);





romilly

2:6144709f1700


    31

    void directionA(char direction);





romilly

2:6144709f1700


    32

    void directionB(char direction);





romilly

2:6144709f1700


    33

    char inputA();





romilly

2:6144709f1700


    34

    char inputB();





romilly

2:6144709f1700


    35

    void outputA(char byte);





romilly

2:6144709f1700


    36

    void outputB(char byte);





romilly

2:6144709f1700


    37

protected:





romilly

2:6144709f1700


    38

    SPI& _spi;





romilly

2:6144709f1700


    39

    DigitalOut _ncs;





romilly

2:6144709f1700


    40

    void _init();





romilly

2:6144709f1700


    41

    void _write(char address, char data);





romilly

2:6144709f1700


    42

    char _read(char address);





romilly

2:6144709f1700


    43

    char _readOpcode;





romilly

2:6144709f1700


    44

    char _writeOpcode;





romilly

2:6144709f1700


    45

};





romilly

2:6144709f1700


    46







romilly

2:6144709f1700


    47

#endif