MAX11043_Serial_Tester - Test program running on MAX32625MBED. Control thr…

Users » whismanoid » Code » MAX11043_Serial_Tester

Mark Underwood / Mbed OS MAX11043_Serial_Tester

Test program running on MAX32625MBED. Control through USB Serial commands using a terminal emulator such as teraterm or putty.

Dependencies: MaximTinyTester CmdLine MAX541 USBDevice

MAX11043/MAX11043.cpp@59:47538bcf6cda, 2020-02-17 (annotated)

Committer:: whismanoid
Date:: Mon Feb 17 23:35:43 2020 +0000
Revision:: 59:47538bcf6cda
Parent:: 58:2fea32db466b
Child:: 60:d1d1eaa90fb7

init d16o8 adca-adcd WIP read ADCabcd

Who changed what in which revision?

User	Revision	Line number	New contents of line
whismanoid	53:3d5a3d241a5e	1	// /*******************************************************************************
whismanoid	53:3d5a3d241a5e	2	// * Copyright (C) 2020 Maxim Integrated Products, Inc., All Rights Reserved.
whismanoid	53:3d5a3d241a5e	3	// *
whismanoid	53:3d5a3d241a5e	4	// * Permission is hereby granted, free of charge, to any person obtaining a
whismanoid	53:3d5a3d241a5e	5	// * copy of this software and associated documentation files (the "Software"),
whismanoid	53:3d5a3d241a5e	6	// * to deal in the Software without restriction, including without limitation
whismanoid	53:3d5a3d241a5e	7	// * the rights to use, copy, modify, merge, publish, distribute, sublicense,
whismanoid	53:3d5a3d241a5e	8	// * and/or sell copies of the Software, and to permit persons to whom the
whismanoid	53:3d5a3d241a5e	9	// * Software is furnished to do so, subject to the following conditions:
whismanoid	53:3d5a3d241a5e	10	// *
whismanoid	53:3d5a3d241a5e	11	// * The above copyright notice and this permission notice shall be included
whismanoid	53:3d5a3d241a5e	12	// * in all copies or substantial portions of the Software.
whismanoid	53:3d5a3d241a5e	13	// *
whismanoid	53:3d5a3d241a5e	14	// * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
whismanoid	53:3d5a3d241a5e	15	// * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
whismanoid	53:3d5a3d241a5e	16	// * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
whismanoid	53:3d5a3d241a5e	17	// * IN NO EVENT SHALL MAXIM INTEGRATED BE LIABLE FOR ANY CLAIM, DAMAGES
whismanoid	53:3d5a3d241a5e	18	// * OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
whismanoid	53:3d5a3d241a5e	19	// * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
whismanoid	53:3d5a3d241a5e	20	// * OTHER DEALINGS IN THE SOFTWARE.
whismanoid	53:3d5a3d241a5e	21	// *
whismanoid	53:3d5a3d241a5e	22	// * Except as contained in this notice, the name of Maxim Integrated
whismanoid	53:3d5a3d241a5e	23	// * Products, Inc. shall not be used except as stated in the Maxim Integrated
whismanoid	53:3d5a3d241a5e	24	// * Products, Inc. Branding Policy.
whismanoid	53:3d5a3d241a5e	25	// *
whismanoid	53:3d5a3d241a5e	26	// * The mere transfer of this software does not imply any licenses
whismanoid	53:3d5a3d241a5e	27	// * of trade secrets, proprietary technology, copyrights, patents,
whismanoid	53:3d5a3d241a5e	28	// * trademarks, maskwork rights, or any other form of intellectual
whismanoid	53:3d5a3d241a5e	29	// * property whatsoever. Maxim Integrated Products, Inc. retains all
whismanoid	53:3d5a3d241a5e	30	// * ownership rights.
whismanoid	53:3d5a3d241a5e	31	// *******************************************************************************
whismanoid	53:3d5a3d241a5e	32	// */
whismanoid	53:3d5a3d241a5e	33	// *********************************************************************
whismanoid	53:3d5a3d241a5e	34	// @file MAX11043.cpp
whismanoid	53:3d5a3d241a5e	35	// *********************************************************************
whismanoid	53:3d5a3d241a5e	36	// Device Driver file
whismanoid	53:3d5a3d241a5e	37	// DO NOT EDIT; except areas designated "CUSTOMIZE". Automatically generated file.
whismanoid	53:3d5a3d241a5e	38	// generated by XMLSystemOfDevicesToMBED.py
whismanoid	53:3d5a3d241a5e	39	// System Name = ExampleSystem
whismanoid	53:3d5a3d241a5e	40	// System Description = Device driver example
whismanoid	53:3d5a3d241a5e	41
whismanoid	53:3d5a3d241a5e	42	#include "MAX11043.h"
whismanoid	53:3d5a3d241a5e	43
whismanoid	53:3d5a3d241a5e	44	// Device Name = MAX11043
whismanoid	53:3d5a3d241a5e	45	// Device Description = 200ksps, Low-Power, Serial SPI 24-Bit, 4-Channel, Differential/Single-Ended Input, Simultaneous-Sampling SD ADC
whismanoid	53:3d5a3d241a5e	46	// Device DeviceBriefDescription = 24-bit 200ksps Delta-Sigma ADC
whismanoid	53:3d5a3d241a5e	47	// Device Manufacturer = Maxim Integrated
whismanoid	53:3d5a3d241a5e	48	// Device PartNumber = MAX11043ATL+
whismanoid	53:3d5a3d241a5e	49	// Device RegValue_Width = DataWidth16bit_HL
whismanoid	53:3d5a3d241a5e	50	//
whismanoid	53:3d5a3d241a5e	51	// ADC MaxOutputDataRate = 200ksps
whismanoid	53:3d5a3d241a5e	52	// ADC NumChannels = 4
whismanoid	53:3d5a3d241a5e	53	// ADC ResolutionBits = 24
whismanoid	53:3d5a3d241a5e	54	//
whismanoid	53:3d5a3d241a5e	55	// SPI CS = ActiveLow
whismanoid	53:3d5a3d241a5e	56	// SPI FrameStart = CS
whismanoid	53:3d5a3d241a5e	57	// SPI CPOL = 0
whismanoid	53:3d5a3d241a5e	58	// SPI CPHA = 0
whismanoid	53:3d5a3d241a5e	59	// SPI MOSI and MISO Data are both stable on Rising edge of SCLK
whismanoid	53:3d5a3d241a5e	60	// SPI SCLK Idle Low
whismanoid	53:3d5a3d241a5e	61	// SPI SCLKMaxMHz = 40
whismanoid	53:3d5a3d241a5e	62	// SPI SCLKMinMHz = 0
whismanoid	53:3d5a3d241a5e	63	//
whismanoid	53:3d5a3d241a5e	64	// InputPin Name = CONVRUN
whismanoid	53:3d5a3d241a5e	65	// InputPin Description = CONVRUN (digital input). Convert Run. Drive high to start continuous conversions on all 4 channels. The device is idle when
whismanoid	53:3d5a3d241a5e	66	// CONVRUN is low.
whismanoid	53:3d5a3d241a5e	67	// InputPin Function = Configuration
whismanoid	53:3d5a3d241a5e	68	//
whismanoid	53:3d5a3d241a5e	69	// InputPin Name = SHDN
whismanoid	53:3d5a3d241a5e	70	// InputPin Description = Shutdown (digital input). Active-High Shutdown Input. Drive high to shut down the MAX11043.
whismanoid	53:3d5a3d241a5e	71	// InputPin Function = Configuration
whismanoid	53:3d5a3d241a5e	72	//
whismanoid	53:3d5a3d241a5e	73	// InputPin Name = DACSTEP
whismanoid	53:3d5a3d241a5e	74	// InputPin Description = DACSTEP (digital input). DAC Step Input. Drive high to move the DAC output in the direction of UP/DWN on the next rising
whismanoid	53:3d5a3d241a5e	75	// edge of the system clock.
whismanoid	53:3d5a3d241a5e	76	// InputPin Function = Configuration
whismanoid	53:3d5a3d241a5e	77	//
whismanoid	53:3d5a3d241a5e	78	// InputPin Name = UP/DWN#
whismanoid	53:3d5a3d241a5e	79	// InputPin Description = UP/DWN# (digital input). DAC Step Direction Select. Drive high to step up, drive low to step down when DACSTEP is toggled.
whismanoid	53:3d5a3d241a5e	80	// InputPin Function = Configuration
whismanoid	53:3d5a3d241a5e	81	//
whismanoid	53:3d5a3d241a5e	82	// OutputPin Name = EOC
whismanoid	53:3d5a3d241a5e	83	// OutputPin Description = End of Conversion Output. Active-Low End-of-Conversion Indicator. EOC asserts low to indicate that new data is ready.
whismanoid	53:3d5a3d241a5e	84	// OutputPin Function = Event
whismanoid	53:3d5a3d241a5e	85	//
whismanoid	58:2fea32db466b	86	// SupplyPin Name = AVDD
whismanoid	58:2fea32db466b	87	// SupplyPin Description = Analog Power-Supply Input. Bypass each AVDD with a nominal 1uF capacitor to AGND.
whismanoid	58:2fea32db466b	88	// SupplyPin VinMax = 3.60
whismanoid	58:2fea32db466b	89	// SupplyPin VinMin = 3.00
whismanoid	58:2fea32db466b	90	// SupplyPin Function = Analog
whismanoid	58:2fea32db466b	91	//
whismanoid	58:2fea32db466b	92	// SupplyPin Name = AGND
whismanoid	58:2fea32db466b	93	// SupplyPin Description = Analog Ground. Connect all AGND inputs together.
whismanoid	58:2fea32db466b	94	// SupplyPin VinMax = 0
whismanoid	58:2fea32db466b	95	// SupplyPin VinMin = 0
whismanoid	58:2fea32db466b	96	// SupplyPin Function = Analog
whismanoid	58:2fea32db466b	97	//
whismanoid	58:2fea32db466b	98	// SupplyPin Name = DGND
whismanoid	58:2fea32db466b	99	// SupplyPin Description = Digital Ground. Connect all DGND inputs together.
whismanoid	58:2fea32db466b	100	// SupplyPin VinMax = 0
whismanoid	58:2fea32db466b	101	// SupplyPin VinMin = 0
whismanoid	58:2fea32db466b	102	// SupplyPin Function = Digital
whismanoid	58:2fea32db466b	103	//
whismanoid	58:2fea32db466b	104	// SupplyPin Name = DVDD
whismanoid	58:2fea32db466b	105	// SupplyPin Description = Digital Power-Supply Input. Bypass each DVDD with a nominal 1uF capacitor to DGND.
whismanoid	58:2fea32db466b	106	// SupplyPin VinMax = 3.60 (TODO PENDING VERIFICATION)
whismanoid	58:2fea32db466b	107	// SupplyPin VinMin = 3.00 (TODO PENDING VERIFICATION)
whismanoid	58:2fea32db466b	108	// SupplyPin Function = Digital
whismanoid	58:2fea32db466b	109	//
whismanoid	58:2fea32db466b	110	// SupplyPin Name = DVREG
whismanoid	58:2fea32db466b	111	// SupplyPin Description = Regulated Digital Core Supply (from internal +2.5V regulator). Bypass DVREG to DGND with a 10uF capacitor.
whismanoid	58:2fea32db466b	112	// SupplyPin VinMax = 2.50
whismanoid	58:2fea32db466b	113	// SupplyPin VinMin = 2.50
whismanoid	58:2fea32db466b	114	// SupplyPin Function = Digital
whismanoid	58:2fea32db466b	115	//
whismanoid	53:3d5a3d241a5e	116
whismanoid	53:3d5a3d241a5e	117	// CODE GENERATOR: class constructor definition
whismanoid	53:3d5a3d241a5e	118	MAX11043::MAX11043(SPI &spi, DigitalOut &cs_pin, // SPI interface
whismanoid	53:3d5a3d241a5e	119	// CODE GENERATOR: class constructor definition gpio InputPin pins
whismanoid	53:3d5a3d241a5e	120	DigitalOut &CONVRUN_pin, // Digital Configuration Input to MAX11043 device
whismanoid	53:3d5a3d241a5e	121	DigitalOut &SHDN_pin, // Digital Configuration Input to MAX11043 device
whismanoid	53:3d5a3d241a5e	122	DigitalOut &DACSTEP_pin, // Digital Configuration Input to MAX11043 device
whismanoid	53:3d5a3d241a5e	123	DigitalOut &UP_slash_DWNb_pin, // Digital Configuration Input to MAX11043 device
whismanoid	53:3d5a3d241a5e	124	// CODE GENERATOR: class constructor definition gpio OutputPin pins
whismanoid	53:3d5a3d241a5e	125	DigitalIn &EOC_pin, // Digital Event Output from MAX11043 device
whismanoid	53:3d5a3d241a5e	126	// CODE GENERATOR: class constructor definition ic_variant
whismanoid	53:3d5a3d241a5e	127	MAX11043_ic_t ic_variant)
whismanoid	53:3d5a3d241a5e	128	// CODE GENERATOR: class constructor initializer list
whismanoid	53:3d5a3d241a5e	129	: m_spi(spi), m_cs_pin(cs_pin), // SPI interface
whismanoid	53:3d5a3d241a5e	130	// CODE GENERATOR: class constructor initializer list gpio InputPin pins
whismanoid	53:3d5a3d241a5e	131	m_CONVRUN_pin(CONVRUN_pin), // Digital Configuration Input to MAX11043 device
whismanoid	53:3d5a3d241a5e	132	m_SHDN_pin(SHDN_pin), // Digital Configuration Input to MAX11043 device
whismanoid	53:3d5a3d241a5e	133	m_DACSTEP_pin(DACSTEP_pin), // Digital Configuration Input to MAX11043 device
whismanoid	53:3d5a3d241a5e	134	m_UP_slash_DWNb_pin(UP_slash_DWNb_pin), // Digital Configuration Input to MAX11043 device
whismanoid	53:3d5a3d241a5e	135	// CODE GENERATOR: class constructor initializer list gpio OutputPin pins
whismanoid	53:3d5a3d241a5e	136	m_EOC_pin(EOC_pin), // Digital Event Output from MAX11043 device
whismanoid	53:3d5a3d241a5e	137	// CODE GENERATOR: class constructor initializer list ic_variant
whismanoid	53:3d5a3d241a5e	138	m_ic_variant(ic_variant)
whismanoid	53:3d5a3d241a5e	139	{
whismanoid	53:3d5a3d241a5e	140	// CODE GENERATOR: class constructor definition SPI interface initialization
whismanoid	53:3d5a3d241a5e	141	//
whismanoid	53:3d5a3d241a5e	142	// SPI CS = ActiveLow
whismanoid	53:3d5a3d241a5e	143	// SPI FrameStart = CS
whismanoid	53:3d5a3d241a5e	144	m_SPI_cs_state = 1;
whismanoid	53:3d5a3d241a5e	145	m_cs_pin = m_SPI_cs_state;
whismanoid	53:3d5a3d241a5e	146
whismanoid	53:3d5a3d241a5e	147	// SPI CPOL = 0
whismanoid	53:3d5a3d241a5e	148	// SPI CPHA = 0
whismanoid	53:3d5a3d241a5e	149	// SPI MOSI and MISO Data are both stable on Rising edge of SCLK
whismanoid	53:3d5a3d241a5e	150	// SPI SCLK Idle Low
whismanoid	53:3d5a3d241a5e	151	m_SPI_dataMode = 0; //SPI_MODE0; // CPOL=0,CPHA=0: Rising Edge stable; SCLK idle Low
whismanoid	53:3d5a3d241a5e	152	m_spi.format(8,m_SPI_dataMode); // int bits_must_be_8, int mode=0_3 CPOL=0,CPHA=0
whismanoid	53:3d5a3d241a5e	153
whismanoid	53:3d5a3d241a5e	154	// SPI SCLKMaxMHz = 40
whismanoid	53:3d5a3d241a5e	155	// SPI SCLKMinMHz = 0
whismanoid	53:3d5a3d241a5e	156	//#define SPI_SCLK_Hz 48000000 // 48MHz
whismanoid	53:3d5a3d241a5e	157	//#define SPI_SCLK_Hz 24000000 // 24MHz
whismanoid	53:3d5a3d241a5e	158	//#define SPI_SCLK_Hz 12000000 // 12MHz
whismanoid	53:3d5a3d241a5e	159	//#define SPI_SCLK_Hz 6000000 // 6MHz
whismanoid	53:3d5a3d241a5e	160	//#define SPI_SCLK_Hz 4000000 // 4MHz
whismanoid	53:3d5a3d241a5e	161	//#define SPI_SCLK_Hz 2000000 // 2MHz
whismanoid	53:3d5a3d241a5e	162	//#define SPI_SCLK_Hz 1000000 // 1MHz
whismanoid	53:3d5a3d241a5e	163	m_SPI_SCLK_Hz = 12000000; // 12MHz; MAX11043 limit is 40MHz
whismanoid	53:3d5a3d241a5e	164	m_spi.frequency(m_SPI_SCLK_Hz);
whismanoid	53:3d5a3d241a5e	165
whismanoid	53:3d5a3d241a5e	166	//
whismanoid	53:3d5a3d241a5e	167	// CODE GENERATOR: class constructor definition gpio InputPin (Input to device) initialization
whismanoid	53:3d5a3d241a5e	168	//
whismanoid	53:3d5a3d241a5e	169	// CONVRUN Configuration Input to MAX11043 device
whismanoid	53:3d5a3d241a5e	170	m_CONVRUN_pin = 1; // output logic high -- initial value in constructor
whismanoid	53:3d5a3d241a5e	171	//
whismanoid	53:3d5a3d241a5e	172	// SHDN Configuration Input to MAX11043 device
whismanoid	53:3d5a3d241a5e	173	m_SHDN_pin = 1; // output logic high -- initial value in constructor
whismanoid	53:3d5a3d241a5e	174	//
whismanoid	53:3d5a3d241a5e	175	// DACSTEP Configuration Input to MAX11043 device
whismanoid	53:3d5a3d241a5e	176	m_DACSTEP_pin = 1; // output logic high -- initial value in constructor
whismanoid	53:3d5a3d241a5e	177	//
whismanoid	53:3d5a3d241a5e	178	// UP_slash_DWNb Configuration Input to MAX11043 device
whismanoid	53:3d5a3d241a5e	179	m_UP_slash_DWNb_pin = 1; // output logic high -- initial value in constructor
whismanoid	53:3d5a3d241a5e	180	//
whismanoid	53:3d5a3d241a5e	181	// CODE GENERATOR: class constructor definition gpio OutputPin (Output from MAX11043 device) initialization
whismanoid	53:3d5a3d241a5e	182	//
whismanoid	53:3d5a3d241a5e	183	// EOC Event Output from device
whismanoid	53:3d5a3d241a5e	184	}
whismanoid	53:3d5a3d241a5e	185
whismanoid	53:3d5a3d241a5e	186	// CODE GENERATOR: class destructor definition
whismanoid	53:3d5a3d241a5e	187	MAX11043::~MAX11043()
whismanoid	53:3d5a3d241a5e	188	{
whismanoid	53:3d5a3d241a5e	189	// do nothing
whismanoid	53:3d5a3d241a5e	190	}
whismanoid	53:3d5a3d241a5e	191
whismanoid	53:3d5a3d241a5e	192	// CODE GENERATOR: spi_frequency setter definition
whismanoid	53:3d5a3d241a5e	193	/// set SPI SCLK frequency
whismanoid	53:3d5a3d241a5e	194	void MAX11043::spi_frequency(int spi_sclk_Hz)
whismanoid	53:3d5a3d241a5e	195	{
whismanoid	53:3d5a3d241a5e	196	m_SPI_SCLK_Hz = spi_sclk_Hz;
whismanoid	53:3d5a3d241a5e	197	m_spi.frequency(m_SPI_SCLK_Hz);
whismanoid	53:3d5a3d241a5e	198	}
whismanoid	53:3d5a3d241a5e	199
whismanoid	53:3d5a3d241a5e	200	// CODE GENERATOR: omit global g_MAX11043_device
whismanoid	53:3d5a3d241a5e	201	// CODE GENERATOR: extern function declarations
whismanoid	53:3d5a3d241a5e	202	// CODE GENERATOR: extern function requirement MAX11043::SPIoutputCS
whismanoid	53:3d5a3d241a5e	203	// Assert SPI Chip Select
whismanoid	53:3d5a3d241a5e	204	// SPI chip-select for MAX11043
whismanoid	53:3d5a3d241a5e	205	//
whismanoid	53:3d5a3d241a5e	206	void MAX11043::SPIoutputCS(int isLogicHigh)
whismanoid	53:3d5a3d241a5e	207	{
whismanoid	53:3d5a3d241a5e	208	// CODE GENERATOR: extern function definition for function SPIoutputCS
whismanoid	53:3d5a3d241a5e	209	// CODE GENERATOR: extern function definition for standard SPI interface function SPIoutputCS(int isLogicHigh)
whismanoid	53:3d5a3d241a5e	210	m_SPI_cs_state = isLogicHigh;
whismanoid	53:3d5a3d241a5e	211	m_cs_pin = m_SPI_cs_state;
whismanoid	53:3d5a3d241a5e	212	}
whismanoid	53:3d5a3d241a5e	213
whismanoid	53:3d5a3d241a5e	214	// CODE GENERATOR: extern function requirement MAX11043::SPIwrite16bits
whismanoid	53:3d5a3d241a5e	215	// SPI write 16 bits
whismanoid	53:3d5a3d241a5e	216	// SPI interface to MAX11043 shift 16 bits mosiData into MAX11043 DIN
whismanoid	53:3d5a3d241a5e	217	//
whismanoid	53:3d5a3d241a5e	218	void MAX11043::SPIwrite16bits(int16_t mosiData16)
whismanoid	53:3d5a3d241a5e	219	{
whismanoid	53:3d5a3d241a5e	220	// CODE GENERATOR: extern function definition for function SPIwrite16bits
whismanoid	53:3d5a3d241a5e	221	// TODO1: CODE GENERATOR: extern function definition for standard SPI interface function SPIwrite16bits(int16_t mosiData16)
whismanoid	53:3d5a3d241a5e	222	size_t byteCount = 2;
whismanoid	53:3d5a3d241a5e	223	static char mosiData[2];
whismanoid	53:3d5a3d241a5e	224	static char misoData[2];
whismanoid	53:3d5a3d241a5e	225	mosiData[0] = (char)((mosiData16 >> 8) & 0xFF); // MSByte
whismanoid	53:3d5a3d241a5e	226	mosiData[1] = (char)((mosiData16 >> 0) & 0xFF); // LSByte
whismanoid	53:3d5a3d241a5e	227	//
whismanoid	53:3d5a3d241a5e	228	// Arduino: begin critical section: noInterrupts() masks all interrupt sources; end critical section with interrupts()
whismanoid	53:3d5a3d241a5e	229	//~ noInterrupts();
whismanoid	53:3d5a3d241a5e	230	//
whismanoid	53:3d5a3d241a5e	231	//~ digitalWrite(Scope_Trigger_Pin, LOW); // diagnostic Scope_Trigger_Pin
whismanoid	53:3d5a3d241a5e	232	//
whismanoid	53:3d5a3d241a5e	233	unsigned int numBytesTransferred = m_spi.write(mosiData, byteCount, misoData, byteCount);
whismanoid	53:3d5a3d241a5e	234	//~ m_spi.transfer(mosiData8_FF0000);
whismanoid	53:3d5a3d241a5e	235	//~ m_spi.transfer(mosiData16_00FF00);
whismanoid	53:3d5a3d241a5e	236	//~ m_spi.transfer(mosiData16_0000FF);
whismanoid	53:3d5a3d241a5e	237	//
whismanoid	53:3d5a3d241a5e	238	//~ digitalWrite(Scope_Trigger_Pin, HIGH); // diagnostic Scope_Trigger_Pin
whismanoid	53:3d5a3d241a5e	239	//
whismanoid	53:3d5a3d241a5e	240	// Arduino: begin critical section: noInterrupts() masks all interrupt sources; end critical section with interrupts()
whismanoid	53:3d5a3d241a5e	241	//~ interrupts();
whismanoid	53:3d5a3d241a5e	242	// Optional Diagnostic function to print SPI transactions
whismanoid	53:3d5a3d241a5e	243	if (onSPIprint)
whismanoid	53:3d5a3d241a5e	244	{
whismanoid	53:3d5a3d241a5e	245	onSPIprint(byteCount, (uint8_t)mosiData, (uint8_t)misoData);
whismanoid	53:3d5a3d241a5e	246	}
whismanoid	53:3d5a3d241a5e	247	//
whismanoid	53:3d5a3d241a5e	248	// VERIFY: SPIwrite24bits print diagnostic information
whismanoid	53:3d5a3d241a5e	249	//cmdLine.serial().printf(" MOSI->"));
whismanoid	53:3d5a3d241a5e	250	//cmdLine.serial().printf(" 0x"));
whismanoid	53:3d5a3d241a5e	251	//Serial.print( (mosiData8_FF0000 & 0xFF), HEX);
whismanoid	53:3d5a3d241a5e	252	//cmdLine.serial().printf(" 0x"));
whismanoid	53:3d5a3d241a5e	253	//Serial.print( (mosiData16_00FF00 & 0xFF), HEX);
whismanoid	53:3d5a3d241a5e	254	//cmdLine.serial().printf(" 0x"));
whismanoid	53:3d5a3d241a5e	255	//Serial.print( (mosiData16_0000FF & 0xFF), HEX);
whismanoid	53:3d5a3d241a5e	256	// hex dump mosiData[0..byteCount-1]
whismanoid	53:3d5a3d241a5e	257	#if 0 // HAS_MICROUSBSERIAL
whismanoid	53:3d5a3d241a5e	258	cmdLine_microUSBserial.serial().printf("\r\nSPI");
whismanoid	53:3d5a3d241a5e	259	if (byteCount > 7) {
whismanoid	53:3d5a3d241a5e	260	cmdLine_microUSBserial.serial().printf(" byteCount:%d", byteCount);
whismanoid	53:3d5a3d241a5e	261	}
whismanoid	53:3d5a3d241a5e	262	cmdLine_microUSBserial.serial().printf(" MOSI->");
whismanoid	53:3d5a3d241a5e	263	for (unsigned int byteIndex = 0; byteIndex < byteCount; byteIndex++)
whismanoid	53:3d5a3d241a5e	264	{
whismanoid	53:3d5a3d241a5e	265	cmdLine_microUSBserial.serial().printf(" 0x%2.2X", mosiData[byteIndex]);
whismanoid	53:3d5a3d241a5e	266	}
whismanoid	53:3d5a3d241a5e	267	// hex dump misoData[0..byteCount-1]
whismanoid	53:3d5a3d241a5e	268	cmdLine_microUSBserial.serial().printf(" MISO<-");
whismanoid	53:3d5a3d241a5e	269	for (unsigned int byteIndex = 0; byteIndex < numBytesTransferred; byteIndex++)
whismanoid	53:3d5a3d241a5e	270	{
whismanoid	53:3d5a3d241a5e	271	cmdLine_microUSBserial.serial().printf(" 0x%2.2X", misoData[byteIndex]);
whismanoid	53:3d5a3d241a5e	272	}
whismanoid	53:3d5a3d241a5e	273	cmdLine_microUSBserial.serial().printf(" ");
whismanoid	53:3d5a3d241a5e	274	#endif
whismanoid	53:3d5a3d241a5e	275	#if 0 // HAS_DAPLINK_SERIAL
whismanoid	53:3d5a3d241a5e	276	cmdLine_DAPLINKserial.serial().printf("\r\nSPI");
whismanoid	53:3d5a3d241a5e	277	if (byteCount > 7) {
whismanoid	53:3d5a3d241a5e	278	cmdLine_DAPLINKserial.serial().printf(" byteCount:%d", byteCount);
whismanoid	53:3d5a3d241a5e	279	}
whismanoid	53:3d5a3d241a5e	280	cmdLine_DAPLINKserial.serial().printf(" MOSI->");
whismanoid	53:3d5a3d241a5e	281	for (unsigned int byteIndex = 0; byteIndex < byteCount; byteIndex++)
whismanoid	53:3d5a3d241a5e	282	{
whismanoid	53:3d5a3d241a5e	283	cmdLine_DAPLINKserial.serial().printf(" 0x%2.2X", mosiData[byteIndex]);
whismanoid	53:3d5a3d241a5e	284	}
whismanoid	53:3d5a3d241a5e	285	// hex dump misoData[0..byteCount-1]
whismanoid	53:3d5a3d241a5e	286	cmdLine_DAPLINKserial.serial().printf(" MISO<-");
whismanoid	53:3d5a3d241a5e	287	for (unsigned int byteIndex = 0; byteIndex < numBytesTransferred; byteIndex++)
whismanoid	53:3d5a3d241a5e	288	{
whismanoid	53:3d5a3d241a5e	289	cmdLine_DAPLINKserial.serial().printf(" 0x%2.2X", misoData[byteIndex]);
whismanoid	53:3d5a3d241a5e	290	}
whismanoid	53:3d5a3d241a5e	291	cmdLine_DAPLINKserial.serial().printf(" ");
whismanoid	53:3d5a3d241a5e	292	#endif
whismanoid	53:3d5a3d241a5e	293	// VERIFY: DIAGNOSTIC: print MAX5715 device register write
whismanoid	53:3d5a3d241a5e	294	// TODO: MAX5715_print_register_verbose(mosiData8_FF0000, mosiData16_00FFFF);
whismanoid	53:3d5a3d241a5e	295	// TODO: print_verbose_SPI_diagnostic(mosiData16_FF00, mosiData16_00FF, misoData16_FF00, misoData16_00FF);
whismanoid	53:3d5a3d241a5e	296	//
whismanoid	53:3d5a3d241a5e	297	// int misoData16 = (misoData16_FF00 << 8) \| misoData16_00FF;
whismanoid	53:3d5a3d241a5e	298	// return misoData16;
whismanoid	53:3d5a3d241a5e	299	}
whismanoid	53:3d5a3d241a5e	300
whismanoid	53:3d5a3d241a5e	301	// CODE GENERATOR: extern function requirement MAX11043::SPIreadWrite16bits
whismanoid	53:3d5a3d241a5e	302	// SPI read and write 16 bits
whismanoid	53:3d5a3d241a5e	303	// SPI interface to MAX11043 shift 16 bits mosiData16 into MAX11043 DIN
whismanoid	53:3d5a3d241a5e	304	// while simultaneously capturing 16 bits miso data from MAX11043 DOUT
whismanoid	53:3d5a3d241a5e	305	//
whismanoid	53:3d5a3d241a5e	306	int16_t MAX11043::SPIreadWrite16bits(int16_t mosiData16)
whismanoid	53:3d5a3d241a5e	307	{
whismanoid	53:3d5a3d241a5e	308	// CODE GENERATOR: extern function definition for function SPIreadWrite16bits
whismanoid	53:3d5a3d241a5e	309	// TODO1: CODE GENERATOR: extern function definition for standard SPI interface function SPIreadWrite16bits(int16_t mosiData16)
whismanoid	53:3d5a3d241a5e	310	size_t byteCount = 2;
whismanoid	53:3d5a3d241a5e	311	static char mosiData[2];
whismanoid	53:3d5a3d241a5e	312	static char misoData[2];
whismanoid	53:3d5a3d241a5e	313	mosiData[0] = (char)((mosiData16 >> 8) & 0xFF); // MSByte
whismanoid	53:3d5a3d241a5e	314	mosiData[1] = (char)((mosiData16 >> 0) & 0xFF); // LSByte
whismanoid	53:3d5a3d241a5e	315	//
whismanoid	53:3d5a3d241a5e	316	// Arduino: begin critical section: noInterrupts() masks all interrupt sources; end critical section with interrupts()
whismanoid	53:3d5a3d241a5e	317	//~ noInterrupts();
whismanoid	53:3d5a3d241a5e	318	//
whismanoid	53:3d5a3d241a5e	319	//~ digitalWrite(Scope_Trigger_Pin, LOW); // diagnostic Scope_Trigger_Pin
whismanoid	53:3d5a3d241a5e	320	//
whismanoid	53:3d5a3d241a5e	321	unsigned int numBytesTransferred = m_spi.write(mosiData, byteCount, misoData, byteCount);
whismanoid	53:3d5a3d241a5e	322	//~ m_spi.transfer(mosiData8_FF0000);
whismanoid	53:3d5a3d241a5e	323	//~ m_spi.transfer(mosiData16_00FF00);
whismanoid	53:3d5a3d241a5e	324	//~ m_spi.transfer(mosiData16_0000FF);
whismanoid	53:3d5a3d241a5e	325	//
whismanoid	53:3d5a3d241a5e	326	//~ digitalWrite(Scope_Trigger_Pin, HIGH); // diagnostic Scope_Trigger_Pin
whismanoid	53:3d5a3d241a5e	327	//
whismanoid	53:3d5a3d241a5e	328	// Arduino: begin critical section: noInterrupts() masks all interrupt sources; end critical section with interrupts()
whismanoid	53:3d5a3d241a5e	329	//~ interrupts();
whismanoid	53:3d5a3d241a5e	330	// Optional Diagnostic function to print SPI transactions
whismanoid	53:3d5a3d241a5e	331	if (onSPIprint)
whismanoid	53:3d5a3d241a5e	332	{
whismanoid	53:3d5a3d241a5e	333	onSPIprint(byteCount, (uint8_t)mosiData, (uint8_t)misoData);
whismanoid	53:3d5a3d241a5e	334	}
whismanoid	53:3d5a3d241a5e	335	//
whismanoid	53:3d5a3d241a5e	336	// VERIFY: SPIwrite24bits print diagnostic information
whismanoid	53:3d5a3d241a5e	337	//cmdLine.serial().printf(" MOSI->"));
whismanoid	53:3d5a3d241a5e	338	//cmdLine.serial().printf(" 0x"));
whismanoid	53:3d5a3d241a5e	339	//Serial.print( (mosiData8_FF0000 & 0xFF), HEX);
whismanoid	53:3d5a3d241a5e	340	//cmdLine.serial().printf(" 0x"));
whismanoid	53:3d5a3d241a5e	341	//Serial.print( (mosiData16_00FF00 & 0xFF), HEX);
whismanoid	53:3d5a3d241a5e	342	//cmdLine.serial().printf(" 0x"));
whismanoid	53:3d5a3d241a5e	343	//Serial.print( (mosiData16_0000FF & 0xFF), HEX);
whismanoid	53:3d5a3d241a5e	344	// hex dump mosiData[0..byteCount-1]
whismanoid	53:3d5a3d241a5e	345	#if 0 // HAS_MICROUSBSERIAL
whismanoid	53:3d5a3d241a5e	346	cmdLine_microUSBserial.serial().printf("\r\nSPI");
whismanoid	53:3d5a3d241a5e	347	if (byteCount > 7) {
whismanoid	53:3d5a3d241a5e	348	cmdLine_microUSBserial.serial().printf(" byteCount:%d", byteCount);
whismanoid	53:3d5a3d241a5e	349	}
whismanoid	53:3d5a3d241a5e	350	cmdLine_microUSBserial.serial().printf(" MOSI->");
whismanoid	53:3d5a3d241a5e	351	for (unsigned int byteIndex = 0; byteIndex < byteCount; byteIndex++)
whismanoid	53:3d5a3d241a5e	352	{
whismanoid	53:3d5a3d241a5e	353	cmdLine_microUSBserial.serial().printf(" 0x%2.2X", mosiData[byteIndex]);
whismanoid	53:3d5a3d241a5e	354	}
whismanoid	53:3d5a3d241a5e	355	// hex dump misoData[0..byteCount-1]
whismanoid	53:3d5a3d241a5e	356	cmdLine_microUSBserial.serial().printf(" MISO<-");
whismanoid	53:3d5a3d241a5e	357	for (unsigned int byteIndex = 0; byteIndex < numBytesTransferred; byteIndex++)
whismanoid	53:3d5a3d241a5e	358	{
whismanoid	53:3d5a3d241a5e	359	cmdLine_microUSBserial.serial().printf(" 0x%2.2X", misoData[byteIndex]);
whismanoid	53:3d5a3d241a5e	360	}
whismanoid	53:3d5a3d241a5e	361	cmdLine_microUSBserial.serial().printf(" ");
whismanoid	53:3d5a3d241a5e	362	#endif
whismanoid	53:3d5a3d241a5e	363	#if 0 // HAS_DAPLINK_SERIAL
whismanoid	53:3d5a3d241a5e	364	cmdLine_DAPLINKserial.serial().printf("\r\nSPI");
whismanoid	53:3d5a3d241a5e	365	if (byteCount > 7) {
whismanoid	53:3d5a3d241a5e	366	cmdLine_DAPLINKserial.serial().printf(" byteCount:%d", byteCount);
whismanoid	53:3d5a3d241a5e	367	}
whismanoid	53:3d5a3d241a5e	368	cmdLine_DAPLINKserial.serial().printf(" MOSI->");
whismanoid	53:3d5a3d241a5e	369	for (unsigned int byteIndex = 0; byteIndex < byteCount; byteIndex++)
whismanoid	53:3d5a3d241a5e	370	{
whismanoid	53:3d5a3d241a5e	371	cmdLine_DAPLINKserial.serial().printf(" 0x%2.2X", mosiData[byteIndex]);
whismanoid	53:3d5a3d241a5e	372	}
whismanoid	53:3d5a3d241a5e	373	// hex dump misoData[0..byteCount-1]
whismanoid	53:3d5a3d241a5e	374	cmdLine_DAPLINKserial.serial().printf(" MISO<-");
whismanoid	53:3d5a3d241a5e	375	for (unsigned int byteIndex = 0; byteIndex < numBytesTransferred; byteIndex++)
whismanoid	53:3d5a3d241a5e	376	{
whismanoid	53:3d5a3d241a5e	377	cmdLine_DAPLINKserial.serial().printf(" 0x%2.2X", misoData[byteIndex]);
whismanoid	53:3d5a3d241a5e	378	}
whismanoid	53:3d5a3d241a5e	379	cmdLine_DAPLINKserial.serial().printf(" ");
whismanoid	53:3d5a3d241a5e	380	#endif
whismanoid	53:3d5a3d241a5e	381	// VERIFY: DIAGNOSTIC: print MAX5715 device register write
whismanoid	53:3d5a3d241a5e	382	// TODO: MAX5715_print_register_verbose(mosiData8_FF0000, mosiData16_00FFFF);
whismanoid	53:3d5a3d241a5e	383	// TODO: print_verbose_SPI_diagnostic(mosiData16_FF00, mosiData16_00FF, misoData16_FF00, misoData16_00FF);
whismanoid	53:3d5a3d241a5e	384	//
whismanoid	53:3d5a3d241a5e	385	//int misoData16 = (misoData16_FF00 << 8) \| misoData16_00FF;
whismanoid	53:3d5a3d241a5e	386	int misoData16 = (misoData[0] << 8) \| misoData[1];
whismanoid	53:3d5a3d241a5e	387	return misoData16;
whismanoid	53:3d5a3d241a5e	388	}
whismanoid	53:3d5a3d241a5e	389
whismanoid	53:3d5a3d241a5e	390	// CODE GENERATOR: extern function requirement MAX11043::SPIreadWrite32bits
whismanoid	53:3d5a3d241a5e	391	// SPI read and write 32 bits
whismanoid	53:3d5a3d241a5e	392	// SPI interface to MAX11043 shift 32 bits mosiData into MAX11043 DIN
whismanoid	53:3d5a3d241a5e	393	// while simultaneously capturing 32 bits miso data from MAX11043 DOUT
whismanoid	53:3d5a3d241a5e	394	//
whismanoid	53:3d5a3d241a5e	395	int32_t MAX11043::SPIreadWrite32bits(int32_t mosiData32)
whismanoid	53:3d5a3d241a5e	396	{
whismanoid	53:3d5a3d241a5e	397	// CODE GENERATOR: extern function definition for function SPIreadWrite32bits
whismanoid	53:3d5a3d241a5e	398	// TODO1: CODE GENERATOR: extern function definition for standard SPI interface function SPIreadWrite32bits(int32_t mosiData32)
whismanoid	53:3d5a3d241a5e	399	size_t byteCount = 4;
whismanoid	53:3d5a3d241a5e	400	static char mosiData[4];
whismanoid	53:3d5a3d241a5e	401	static char misoData[4];
whismanoid	53:3d5a3d241a5e	402	mosiData[0] = (char)((mosiData32 >> 24) & 0xFF); // MSByte
whismanoid	53:3d5a3d241a5e	403	mosiData[1] = (char)((mosiData32 >> 16) & 0xFF);
whismanoid	53:3d5a3d241a5e	404	mosiData[2] = (char)((mosiData32 >> 8) & 0xFF);
whismanoid	53:3d5a3d241a5e	405	mosiData[3] = (char)((mosiData32 >> 0) & 0xFF); // LSByte
whismanoid	53:3d5a3d241a5e	406	//
whismanoid	53:3d5a3d241a5e	407	// Arduino: begin critical section: noInterrupts() masks all interrupt sources; end critical section with interrupts()
whismanoid	53:3d5a3d241a5e	408	//~ noInterrupts();
whismanoid	53:3d5a3d241a5e	409	//
whismanoid	53:3d5a3d241a5e	410	//~ digitalWrite(Scope_Trigger_Pin, LOW); // diagnostic Scope_Trigger_Pin
whismanoid	53:3d5a3d241a5e	411	//
whismanoid	53:3d5a3d241a5e	412	unsigned int numBytesTransferred = m_spi.write(mosiData, byteCount, misoData, byteCount);
whismanoid	53:3d5a3d241a5e	413	//~ m_spi.transfer(mosiData8_FF0000);
whismanoid	53:3d5a3d241a5e	414	//~ m_spi.transfer(mosiData16_00FF00);
whismanoid	53:3d5a3d241a5e	415	//~ m_spi.transfer(mosiData16_0000FF);
whismanoid	53:3d5a3d241a5e	416	//
whismanoid	53:3d5a3d241a5e	417	//~ digitalWrite(Scope_Trigger_Pin, HIGH); // diagnostic Scope_Trigger_Pin
whismanoid	53:3d5a3d241a5e	418	//
whismanoid	53:3d5a3d241a5e	419	// Arduino: begin critical section: noInterrupts() masks all interrupt sources; end critical section with interrupts()
whismanoid	53:3d5a3d241a5e	420	//~ interrupts();
whismanoid	53:3d5a3d241a5e	421	// Optional Diagnostic function to print SPI transactions
whismanoid	53:3d5a3d241a5e	422	if (onSPIprint)
whismanoid	53:3d5a3d241a5e	423	{
whismanoid	53:3d5a3d241a5e	424	onSPIprint(byteCount, (uint8_t)mosiData, (uint8_t)misoData);
whismanoid	53:3d5a3d241a5e	425	}
whismanoid	53:3d5a3d241a5e	426	//
whismanoid	53:3d5a3d241a5e	427	// VERIFY: SPIwrite24bits print diagnostic information
whismanoid	53:3d5a3d241a5e	428	//cmdLine.serial().printf(" MOSI->"));
whismanoid	53:3d5a3d241a5e	429	//cmdLine.serial().printf(" 0x"));
whismanoid	53:3d5a3d241a5e	430	//Serial.print( (mosiData8_FF0000 & 0xFF), HEX);
whismanoid	53:3d5a3d241a5e	431	//cmdLine.serial().printf(" 0x"));
whismanoid	53:3d5a3d241a5e	432	//Serial.print( (mosiData16_00FF00 & 0xFF), HEX);
whismanoid	53:3d5a3d241a5e	433	//cmdLine.serial().printf(" 0x"));
whismanoid	53:3d5a3d241a5e	434	//Serial.print( (mosiData16_0000FF & 0xFF), HEX);
whismanoid	53:3d5a3d241a5e	435	// hex dump mosiData[0..byteCount-1]
whismanoid	53:3d5a3d241a5e	436	#if 0 // HAS_MICROUSBSERIAL
whismanoid	53:3d5a3d241a5e	437	cmdLine_microUSBserial.serial().printf("\r\nSPI");
whismanoid	53:3d5a3d241a5e	438	if (byteCount > 7) {
whismanoid	53:3d5a3d241a5e	439	cmdLine_microUSBserial.serial().printf(" byteCount:%d", byteCount);
whismanoid	53:3d5a3d241a5e	440	}
whismanoid	53:3d5a3d241a5e	441	cmdLine_microUSBserial.serial().printf(" MOSI->");
whismanoid	53:3d5a3d241a5e	442	for (unsigned int byteIndex = 0; byteIndex < byteCount; byteIndex++)
whismanoid	53:3d5a3d241a5e	443	{
whismanoid	53:3d5a3d241a5e	444	cmdLine_microUSBserial.serial().printf(" 0x%2.2X", mosiData[byteIndex]);
whismanoid	53:3d5a3d241a5e	445	}
whismanoid	53:3d5a3d241a5e	446	// hex dump misoData[0..byteCount-1]
whismanoid	53:3d5a3d241a5e	447	cmdLine_microUSBserial.serial().printf(" MISO<-");
whismanoid	53:3d5a3d241a5e	448	for (unsigned int byteIndex = 0; byteIndex < numBytesTransferred; byteIndex++)
whismanoid	53:3d5a3d241a5e	449	{
whismanoid	53:3d5a3d241a5e	450	cmdLine_microUSBserial.serial().printf(" 0x%2.2X", misoData[byteIndex]);
whismanoid	53:3d5a3d241a5e	451	}
whismanoid	53:3d5a3d241a5e	452	cmdLine_microUSBserial.serial().printf(" ");
whismanoid	53:3d5a3d241a5e	453	#endif
whismanoid	53:3d5a3d241a5e	454	#if 0 // HAS_DAPLINK_SERIAL
whismanoid	53:3d5a3d241a5e	455	cmdLine_DAPLINKserial.serial().printf("\r\nSPI");
whismanoid	53:3d5a3d241a5e	456	if (byteCount > 7) {
whismanoid	53:3d5a3d241a5e	457	cmdLine_DAPLINKserial.serial().printf(" byteCount:%d", byteCount);
whismanoid	53:3d5a3d241a5e	458	}
whismanoid	53:3d5a3d241a5e	459	cmdLine_DAPLINKserial.serial().printf(" MOSI->");
whismanoid	53:3d5a3d241a5e	460	for (unsigned int byteIndex = 0; byteIndex < byteCount; byteIndex++)
whismanoid	53:3d5a3d241a5e	461	{
whismanoid	53:3d5a3d241a5e	462	cmdLine_DAPLINKserial.serial().printf(" 0x%2.2X", mosiData[byteIndex]);
whismanoid	53:3d5a3d241a5e	463	}
whismanoid	53:3d5a3d241a5e	464	// hex dump misoData[0..byteCount-1]
whismanoid	53:3d5a3d241a5e	465	cmdLine_DAPLINKserial.serial().printf(" MISO<-");
whismanoid	53:3d5a3d241a5e	466	for (unsigned int byteIndex = 0; byteIndex < numBytesTransferred; byteIndex++)
whismanoid	53:3d5a3d241a5e	467	{
whismanoid	53:3d5a3d241a5e	468	cmdLine_DAPLINKserial.serial().printf(" 0x%2.2X", misoData[byteIndex]);
whismanoid	53:3d5a3d241a5e	469	}
whismanoid	53:3d5a3d241a5e	470	cmdLine_DAPLINKserial.serial().printf(" ");
whismanoid	53:3d5a3d241a5e	471	#endif
whismanoid	53:3d5a3d241a5e	472	// VERIFY: DIAGNOSTIC: print MAX5715 device register write
whismanoid	53:3d5a3d241a5e	473	// TODO: MAX5715_print_register_verbose(mosiData8_FF0000, mosiData16_00FFFF);
whismanoid	53:3d5a3d241a5e	474	// TODO: print_verbose_SPI_diagnostic(mosiData16_FF00, mosiData16_00FF, misoData16_FF00, misoData16_00FF);
whismanoid	53:3d5a3d241a5e	475	//
whismanoid	53:3d5a3d241a5e	476	//int misoData32 = (misoData32_FF000000 << 24) \| (misoData32_FF0000 << 16) \| (misoData32_0000FF00 << 8) \| misoData32_000000FF;
whismanoid	53:3d5a3d241a5e	477	int misoData32 = (misoData[0] << 24) \| (misoData[1] << 16) \| (misoData[2] << 8) \| misoData[3];
whismanoid	53:3d5a3d241a5e	478	return misoData32;
whismanoid	53:3d5a3d241a5e	479	}
whismanoid	53:3d5a3d241a5e	480
whismanoid	53:3d5a3d241a5e	481	// TODO1: CODE GENERATOR: extern function GPIOoutputSHDN alias SHDNoutputValue
whismanoid	53:3d5a3d241a5e	482	// CODE GENERATOR: extern function requirement MAX11043::SHDNoutputValue
whismanoid	58:2fea32db466b	483	// Assert MAX11043 SHDN pin : High = Shut Down, Low = Normal Operation.
whismanoid	53:3d5a3d241a5e	484	//
whismanoid	53:3d5a3d241a5e	485	void MAX11043::SHDNoutputValue(int isLogicHigh)
whismanoid	53:3d5a3d241a5e	486	{
whismanoid	53:3d5a3d241a5e	487	// CODE GENERATOR: extern function definition for function SHDNoutputValue
whismanoid	53:3d5a3d241a5e	488	// TODO1: CODE GENERATOR: extern function definition for gpio interface function SHDNoutputValue
whismanoid	53:3d5a3d241a5e	489	// TODO1: CODE GENERATOR: gpio pin SHDN assuming member function m_SHDN_pin
whismanoid	53:3d5a3d241a5e	490	// TODO1: CODE GENERATOR: gpio direction output
whismanoid	53:3d5a3d241a5e	491	// m_SHDN_pin.output(); // only applicable to DigitalInOut
whismanoid	53:3d5a3d241a5e	492	// TODO1: CODE GENERATOR: gpio function Value
whismanoid	53:3d5a3d241a5e	493	m_SHDN_pin = isLogicHigh;
whismanoid	53:3d5a3d241a5e	494	}
whismanoid	52:607010f0c54e	495
whismanoid	53:3d5a3d241a5e	496	// TODO1: CODE GENERATOR: extern function GPIOoutputCONVRUN alias CONVRUNoutputValue
whismanoid	53:3d5a3d241a5e	497	// CODE GENERATOR: extern function requirement MAX11043::CONVRUNoutputValue
whismanoid	58:2fea32db466b	498	// Assert MAX11043 CONVRUN pin : High = start continuous conversions on all 4 channels, Low = Idle.
whismanoid	53:3d5a3d241a5e	499	//
whismanoid	53:3d5a3d241a5e	500	void MAX11043::CONVRUNoutputValue(int isLogicHigh)
whismanoid	53:3d5a3d241a5e	501	{
whismanoid	53:3d5a3d241a5e	502	// CODE GENERATOR: extern function definition for function CONVRUNoutputValue
whismanoid	53:3d5a3d241a5e	503	// TODO1: CODE GENERATOR: extern function definition for gpio interface function CONVRUNoutputValue
whismanoid	53:3d5a3d241a5e	504	// TODO1: CODE GENERATOR: gpio pin CONVRUN assuming member function m_CONVRUN_pin
whismanoid	53:3d5a3d241a5e	505	// TODO1: CODE GENERATOR: gpio direction output
whismanoid	53:3d5a3d241a5e	506	// m_CONVRUN_pin.output(); // only applicable to DigitalInOut
whismanoid	53:3d5a3d241a5e	507	// TODO1: CODE GENERATOR: gpio function Value
whismanoid	53:3d5a3d241a5e	508	m_CONVRUN_pin = isLogicHigh;
whismanoid	53:3d5a3d241a5e	509	}
whismanoid	53:3d5a3d241a5e	510
whismanoid	53:3d5a3d241a5e	511	// TODO1: CODE GENERATOR: extern function GPIOoutputDACSTEP alias DACSTEPoutputValue
whismanoid	53:3d5a3d241a5e	512	// CODE GENERATOR: extern function requirement MAX11043::DACSTEPoutputValue
whismanoid	58:2fea32db466b	513	// Assert MAX11043 DACSTEP pin : High = Active, Low = Idle.
whismanoid	53:3d5a3d241a5e	514	//
whismanoid	53:3d5a3d241a5e	515	void MAX11043::DACSTEPoutputValue(int isLogicHigh)
whismanoid	53:3d5a3d241a5e	516	{
whismanoid	53:3d5a3d241a5e	517	// CODE GENERATOR: extern function definition for function DACSTEPoutputValue
whismanoid	53:3d5a3d241a5e	518	// TODO1: CODE GENERATOR: extern function definition for gpio interface function DACSTEPoutputValue
whismanoid	53:3d5a3d241a5e	519	// TODO1: CODE GENERATOR: gpio pin DACSTEP assuming member function m_DACSTEP_pin
whismanoid	53:3d5a3d241a5e	520	// TODO1: CODE GENERATOR: gpio direction output
whismanoid	53:3d5a3d241a5e	521	// m_DACSTEP_pin.output(); // only applicable to DigitalInOut
whismanoid	53:3d5a3d241a5e	522	// TODO1: CODE GENERATOR: gpio function Value
whismanoid	53:3d5a3d241a5e	523	m_DACSTEP_pin = isLogicHigh;
whismanoid	53:3d5a3d241a5e	524	}
whismanoid	53:3d5a3d241a5e	525
whismanoid	53:3d5a3d241a5e	526	// TODO1: CODE GENERATOR: extern function GPIOoutputUP_slash_DWNb alias UP_slash_DWNboutputValue
whismanoid	53:3d5a3d241a5e	527	// CODE GENERATOR: extern function requirement MAX11043::UP_slash_DWNboutputValue
whismanoid	58:2fea32db466b	528	// Assert MAX11043 UP_slash_DWNb pin : High = Up, Low = Down.
whismanoid	53:3d5a3d241a5e	529	//
whismanoid	53:3d5a3d241a5e	530	void MAX11043::UP_slash_DWNboutputValue(int isLogicHigh)
whismanoid	53:3d5a3d241a5e	531	{
whismanoid	53:3d5a3d241a5e	532	// CODE GENERATOR: extern function definition for function UP_slash_DWNboutputValue
whismanoid	53:3d5a3d241a5e	533	// TODO1: CODE GENERATOR: extern function definition for gpio interface function UP_slash_DWNboutputValue
whismanoid	53:3d5a3d241a5e	534	// TODO1: CODE GENERATOR: gpio pin UP_slash_DWNb assuming member function m_UP_slash_DWNb_pin
whismanoid	53:3d5a3d241a5e	535	// TODO1: CODE GENERATOR: gpio direction output
whismanoid	53:3d5a3d241a5e	536	// m_UP_slash_DWNb_pin.output(); // only applicable to DigitalInOut
whismanoid	53:3d5a3d241a5e	537	// TODO1: CODE GENERATOR: gpio function Value
whismanoid	53:3d5a3d241a5e	538	m_UP_slash_DWNb_pin = isLogicHigh;
whismanoid	53:3d5a3d241a5e	539	}
whismanoid	53:3d5a3d241a5e	540
whismanoid	53:3d5a3d241a5e	541	// CODE GENERATOR: extern function requirement MAX11043::EOCinputWaitUntilLow
whismanoid	53:3d5a3d241a5e	542	// Wait for MAX11043 EOC pin low, indicating end of conversion.
whismanoid	53:3d5a3d241a5e	543	// Required when using any of the InternalClock modes.
whismanoid	53:3d5a3d241a5e	544	//
whismanoid	53:3d5a3d241a5e	545	void MAX11043::EOCinputWaitUntilLow()
whismanoid	53:3d5a3d241a5e	546	{
whismanoid	53:3d5a3d241a5e	547	// CODE GENERATOR: extern function definition for function EOCinputWaitUntilLow
whismanoid	53:3d5a3d241a5e	548	// TODO1: CODE GENERATOR: extern function definition for gpio interface function EOCinputWaitUntilLow
whismanoid	53:3d5a3d241a5e	549	// TODO1: CODE GENERATOR: gpio pin EOC assuming member function m_EOC_pin
whismanoid	53:3d5a3d241a5e	550	// TODO1: CODE GENERATOR: gpio direction input
whismanoid	53:3d5a3d241a5e	551	// m_EOC_pin.input(); // only applicable to DigitalInOut
whismanoid	53:3d5a3d241a5e	552	// TODO1: CODE GENERATOR: gpio function WaitUntilLow
whismanoid	53:3d5a3d241a5e	553	while (m_EOC_pin != 0)
whismanoid	53:3d5a3d241a5e	554	{
whismanoid	53:3d5a3d241a5e	555	// spinlock waiting for logic low pin state
whismanoid	53:3d5a3d241a5e	556	}
whismanoid	53:3d5a3d241a5e	557	}
whismanoid	53:3d5a3d241a5e	558
whismanoid	53:3d5a3d241a5e	559	// CODE GENERATOR: extern function requirement MAX11043::EOCinputValue
whismanoid	53:3d5a3d241a5e	560	// Return the status of the MAX11043 EOC pin.
whismanoid	53:3d5a3d241a5e	561	//
whismanoid	53:3d5a3d241a5e	562	int MAX11043::EOCinputValue()
whismanoid	53:3d5a3d241a5e	563	{
whismanoid	53:3d5a3d241a5e	564	// CODE GENERATOR: extern function definition for function EOCinputValue
whismanoid	53:3d5a3d241a5e	565	// TODO1: CODE GENERATOR: extern function definition for gpio interface function EOCinputValue
whismanoid	53:3d5a3d241a5e	566	// TODO1: CODE GENERATOR: gpio pin EOC assuming member function m_EOC_pin
whismanoid	53:3d5a3d241a5e	567	// TODO1: CODE GENERATOR: gpio direction input
whismanoid	53:3d5a3d241a5e	568	// m_EOC_pin.input(); // only applicable to DigitalInOut
whismanoid	53:3d5a3d241a5e	569	// TODO1: CODE GENERATOR: gpio function Value
whismanoid	53:3d5a3d241a5e	570	return m_EOC_pin.read();
whismanoid	53:3d5a3d241a5e	571	}
whismanoid	53:3d5a3d241a5e	572
whismanoid	53:3d5a3d241a5e	573	// CODE GENERATOR: class member function definitions
whismanoid	53:3d5a3d241a5e	574	//----------------------------------------
whismanoid	53:3d5a3d241a5e	575	// Menu item '!'
whismanoid	53:3d5a3d241a5e	576	// Initialize device
whismanoid	53:3d5a3d241a5e	577	// @return 1 on success; 0 on failure
whismanoid	53:3d5a3d241a5e	578	uint8_t MAX11043::Init(void)
whismanoid	53:3d5a3d241a5e	579	{
whismanoid	53:3d5a3d241a5e	580
whismanoid	53:3d5a3d241a5e	581	//----------------------------------------
whismanoid	59:47538bcf6cda	582	// reference voltage, in Volts
whismanoid	59:47538bcf6cda	583	VRef = 2.500;
whismanoid	59:47538bcf6cda	584
whismanoid	59:47538bcf6cda	585	//----------------------------------------
whismanoid	59:47538bcf6cda	586	// shadow of register config CMD_0010_0010_d16_Rd08_Configuration
whismanoid	59:47538bcf6cda	587	config = 0x6000;
whismanoid	59:47538bcf6cda	588
whismanoid	59:47538bcf6cda	589	//----------------------------------------
whismanoid	59:47538bcf6cda	590	// shadow of register status CMD_0001_1110_d8_Rd07_Status
whismanoid	59:47538bcf6cda	591	status = 0x00;
whismanoid	53:3d5a3d241a5e	592
whismanoid	53:3d5a3d241a5e	593	//----------------------------------------
whismanoid	59:47538bcf6cda	594	// shadow of register ADCa CMD_0000_0010_d16o8_Rd00_ADCa
whismanoid	59:47538bcf6cda	595	adca = 0x0000;
whismanoid	53:3d5a3d241a5e	596
whismanoid	53:3d5a3d241a5e	597	//----------------------------------------
whismanoid	59:47538bcf6cda	598	// shadow of register ADCb CMD_0000_0110_d16o8_Rd01_ADCb
whismanoid	59:47538bcf6cda	599	adcb = 0x0000;
whismanoid	59:47538bcf6cda	600
whismanoid	59:47538bcf6cda	601	//----------------------------------------
whismanoid	59:47538bcf6cda	602	// shadow of register ADCc CMD_0000_1010_d16o8_Rd02_ADCc
whismanoid	59:47538bcf6cda	603	adcc = 0x0000;
whismanoid	59:47538bcf6cda	604
whismanoid	59:47538bcf6cda	605	//----------------------------------------
whismanoid	59:47538bcf6cda	606	// shadow of register ADCd CMD_0000_1110_d16o8_Rd03_ADCd
whismanoid	59:47538bcf6cda	607	adcd = 0x0000;
whismanoid	53:3d5a3d241a5e	608
whismanoid	53:3d5a3d241a5e	609	//----------------------------------------
whismanoid	53:3d5a3d241a5e	610	// init (based on old EV kit GUI)
whismanoid	53:3d5a3d241a5e	611	#warning "Not Implemented Yet: MAX11043::Init init..."
whismanoid	53:3d5a3d241a5e	612	// bool bOpResult = false;
whismanoid	53:3d5a3d241a5e	613	// String FWVersionString = "00";
whismanoid	53:3d5a3d241a5e	614	// bool bDemoMode = true;
whismanoid	53:3d5a3d241a5e	615	// int scan_resolution = 0;
whismanoid	53:3d5a3d241a5e	616	// int scan_channels = 0;
whismanoid	53:3d5a3d241a5e	617	// int scan_bits = 0;
whismanoid	53:3d5a3d241a5e	618	// int sampleRateFactore = 0;
whismanoid	53:3d5a3d241a5e	619	// double sampleRate = 0;
whismanoid	53:3d5a3d241a5e	620	// unsigned long banks_requested = 0;
whismanoid	53:3d5a3d241a5e	621	// bool bScanMode = 0;
whismanoid	53:3d5a3d241a5e	622
whismanoid	53:3d5a3d241a5e	623	//----------------------------------------
whismanoid	59:47538bcf6cda	624	// Device ID Validation -- not used, no device ID register
whismanoid	53:3d5a3d241a5e	625	#warning "Not Implemented Yet: MAX11043::Init Device ID Validation..."
whismanoid	53:3d5a3d241a5e	626	// const uint32_t part_id_expect = 0x000F02;
whismanoid	53:3d5a3d241a5e	627	// uint32_t part_id_readback;
whismanoid	53:3d5a3d241a5e	628	// RegRead(xxxxxxxxxxxxCMD_r001_0001_xxxx_xxxx_xxxx_xxxx_xxxx_xddd_PART_ID, &part_id_readback);
whismanoid	53:3d5a3d241a5e	629	// if (part_id_readback != part_id_expect) return 0;
whismanoid	53:3d5a3d241a5e	630
whismanoid	53:3d5a3d241a5e	631	//----------------------------------------
whismanoid	58:2fea32db466b	632	// Active-High Shutdown Input. Drive high to shut down the MAX11043.
whismanoid	58:2fea32db466b	633	SHDNoutputValue(0); // SHDN Inactive
whismanoid	58:2fea32db466b	634
whismanoid	58:2fea32db466b	635	//----------------------------------------
whismanoid	58:2fea32db466b	636	// Convert Run. Drive high to start continuous conversions on all 4 channels. The device is idle when
whismanoid	58:2fea32db466b	637	// CONVRUN is low.
whismanoid	58:2fea32db466b	638	CONVRUNoutputValue(0); // CONVRUN Idle
whismanoid	58:2fea32db466b	639
whismanoid	58:2fea32db466b	640	//----------------------------------------
whismanoid	58:2fea32db466b	641	// DAC Step Input. Drive high to move the DAC output in the direction of UP/DWN on the next rising
whismanoid	58:2fea32db466b	642	// edge of the system clock.
whismanoid	58:2fea32db466b	643	DACSTEPoutputValue(0); // DACSTEP Idle
whismanoid	58:2fea32db466b	644
whismanoid	58:2fea32db466b	645	//----------------------------------------
whismanoid	58:2fea32db466b	646	// DAC Step Direction Select. Drive high to step up, drive low to step down when DACSTEP is toggled.
whismanoid	58:2fea32db466b	647	UP_slash_DWNboutputValue(0); // UP/DWN# Down
whismanoid	58:2fea32db466b	648
whismanoid	58:2fea32db466b	649	//----------------------------------------
whismanoid	53:3d5a3d241a5e	650	// success
whismanoid	53:3d5a3d241a5e	651	return 1;
whismanoid	53:3d5a3d241a5e	652	}
whismanoid	53:3d5a3d241a5e	653
whismanoid	53:3d5a3d241a5e	654	//----------------------------------------
whismanoid	53:3d5a3d241a5e	655	// Write a MAX11043 register.
whismanoid	53:3d5a3d241a5e	656	//
whismanoid	57:1c9da8e90737	657	// CMDOP_1aaa_aaaa_ReadRegister bit is cleared 0 indicating a write operation.
whismanoid	53:3d5a3d241a5e	658	//
whismanoid	53:3d5a3d241a5e	659	// MAX11043 register length can be determined by function RegSize.
whismanoid	53:3d5a3d241a5e	660	//
whismanoid	53:3d5a3d241a5e	661	// For 8-bit register size:
whismanoid	53:3d5a3d241a5e	662	//
whismanoid	53:3d5a3d241a5e	663	// SPI 16-bit transfer
whismanoid	53:3d5a3d241a5e	664	//
whismanoid	53:3d5a3d241a5e	665	// SPI MOSI = 0aaa_aaaa_dddd_dddd
whismanoid	53:3d5a3d241a5e	666	//
whismanoid	53:3d5a3d241a5e	667	// SPI MISO = xxxx_xxxx_xxxx_xxxx
whismanoid	53:3d5a3d241a5e	668	//
whismanoid	53:3d5a3d241a5e	669	// For 16-bit register size:
whismanoid	53:3d5a3d241a5e	670	//
whismanoid	53:3d5a3d241a5e	671	// SPI 24-bit or 32-bit transfer
whismanoid	53:3d5a3d241a5e	672	//
whismanoid	53:3d5a3d241a5e	673	// SPI MOSI = 0aaa_aaaa_dddd_dddd_dddd_dddd
whismanoid	53:3d5a3d241a5e	674	//
whismanoid	53:3d5a3d241a5e	675	// SPI MISO = xxxx_xxxx_xxxx_xxxx_xxxx_xxxx
whismanoid	53:3d5a3d241a5e	676	//
whismanoid	53:3d5a3d241a5e	677	// For 24-bit register size:
whismanoid	53:3d5a3d241a5e	678	//
whismanoid	53:3d5a3d241a5e	679	// SPI 32-bit transfer
whismanoid	53:3d5a3d241a5e	680	//
whismanoid	53:3d5a3d241a5e	681	// SPI MOSI = 0aaa_aaaa_dddd_dddd_dddd_dddd_dddd_dddd
whismanoid	53:3d5a3d241a5e	682	//
whismanoid	53:3d5a3d241a5e	683	// SPI MISO = xxxx_xxxx_xxxx_xxxx_xxxx_xxxx_xxxx_xxxx
whismanoid	53:3d5a3d241a5e	684	//
whismanoid	53:3d5a3d241a5e	685	// @return 1 on success; 0 on failure
whismanoid	53:3d5a3d241a5e	686	uint8_t MAX11043::RegWrite(MAX11043_CMD_enum_t commandByte, uint32_t regData)
whismanoid	53:3d5a3d241a5e	687	{
whismanoid	53:3d5a3d241a5e	688
whismanoid	53:3d5a3d241a5e	689	//----------------------------------------
whismanoid	53:3d5a3d241a5e	690	// switch based on register address szie RegSize(commandByte)
whismanoid	57:1c9da8e90737	691	//commandByte = (MAX11043_CMD_enum_t)((commandByte &~ CMDOP_0aaa_aa10_ReadRegister) & 0xFF);
whismanoid	53:3d5a3d241a5e	692	switch(RegSize(commandByte))
whismanoid	53:3d5a3d241a5e	693	{
whismanoid	53:3d5a3d241a5e	694	case 8: // 8-bit register size
whismanoid	53:3d5a3d241a5e	695	{
whismanoid	53:3d5a3d241a5e	696	// SPI 16-bit transfer
whismanoid	53:3d5a3d241a5e	697	// SPI MOSI = 0aaa_aaaa_dddd_dddd
whismanoid	53:3d5a3d241a5e	698	// SPI MISO = xxxx_xxxx_xxxx_xxxx
whismanoid	53:3d5a3d241a5e	699	int16_t mosiData16 = ((int16_t)commandByte << 8) \| ((int16_t)regData & 0xFF);
whismanoid	53:3d5a3d241a5e	700	SPIoutputCS(0);
whismanoid	53:3d5a3d241a5e	701	SPIwrite16bits(mosiData16);
whismanoid	53:3d5a3d241a5e	702	SPIoutputCS(1);
whismanoid	53:3d5a3d241a5e	703	}
whismanoid	53:3d5a3d241a5e	704	break;
whismanoid	53:3d5a3d241a5e	705	case 16: // 16-bit register size
whismanoid	53:3d5a3d241a5e	706	#warning "Not Verified Yet: MAX11043::RegWrite 16-bit SPIreadWrite32bits"
whismanoid	53:3d5a3d241a5e	707	{
whismanoid	53:3d5a3d241a5e	708	// SPI 24-bit or 32-bit transfer
whismanoid	53:3d5a3d241a5e	709	// SPI MOSI = 0aaa_aaaa_dddd_dddd_dddd_dddd
whismanoid	53:3d5a3d241a5e	710	// SPI MISO = xxxx_xxxx_xxxx_xxxx_xxxx_xxxx
whismanoid	53:3d5a3d241a5e	711	// SPI MOSI = 0aaa_aaaa_dddd_dddd_dddd_dddd_0000_0000
whismanoid	53:3d5a3d241a5e	712	// SPI MISO = xxxx_xxxx_xxxx_xxxx_xxxx_xxxx_xxxx_xxxx
whismanoid	53:3d5a3d241a5e	713	int32_t mosiData32 = ((int32_t)commandByte << 24) \| (((int32_t)regData & 0xFFFF) << 8);
whismanoid	53:3d5a3d241a5e	714	SPIoutputCS(0);
whismanoid	53:3d5a3d241a5e	715	SPIreadWrite32bits(mosiData32);
whismanoid	53:3d5a3d241a5e	716	SPIoutputCS(1);
whismanoid	53:3d5a3d241a5e	717	}
whismanoid	53:3d5a3d241a5e	718	break;
whismanoid	53:3d5a3d241a5e	719	case 24: // 24-bit register size
whismanoid	53:3d5a3d241a5e	720	{
whismanoid	53:3d5a3d241a5e	721	// SPI 32-bit transfer
whismanoid	53:3d5a3d241a5e	722	// SPI MOSI = 0aaa_aaaa_dddd_dddd_dddd_dddd_dddd_dddd
whismanoid	53:3d5a3d241a5e	723	// SPI MISO = xxxx_xxxx_xxxx_xxxx_xxxx_xxxx_xxxx_xxxx
whismanoid	53:3d5a3d241a5e	724	int32_t mosiData32 = ((int32_t)commandByte << 24) \| ((int32_t)regData & 0x00FFFFFF);
whismanoid	53:3d5a3d241a5e	725	SPIoutputCS(0);
whismanoid	53:3d5a3d241a5e	726	SPIreadWrite32bits(mosiData32);
whismanoid	53:3d5a3d241a5e	727	SPIoutputCS(1);
whismanoid	53:3d5a3d241a5e	728	}
whismanoid	53:3d5a3d241a5e	729	break;
whismanoid	53:3d5a3d241a5e	730	}
whismanoid	53:3d5a3d241a5e	731
whismanoid	53:3d5a3d241a5e	732	//----------------------------------------
whismanoid	53:3d5a3d241a5e	733	// success
whismanoid	53:3d5a3d241a5e	734	return 1;
whismanoid	53:3d5a3d241a5e	735	}
whismanoid	53:3d5a3d241a5e	736
whismanoid	53:3d5a3d241a5e	737	//----------------------------------------
whismanoid	53:3d5a3d241a5e	738	// Read an 8-bit MAX11043 register
whismanoid	53:3d5a3d241a5e	739	//
whismanoid	57:1c9da8e90737	740	// CMDOP_1aaa_aaaa_ReadRegister bit is set 1 indicating a read operation.
whismanoid	53:3d5a3d241a5e	741	//
whismanoid	53:3d5a3d241a5e	742	// MAX11043 register length can be determined by function RegSize.
whismanoid	53:3d5a3d241a5e	743	//
whismanoid	53:3d5a3d241a5e	744	// For 8-bit register size:
whismanoid	53:3d5a3d241a5e	745	//
whismanoid	53:3d5a3d241a5e	746	// SPI 16-bit transfer
whismanoid	53:3d5a3d241a5e	747	//
whismanoid	53:3d5a3d241a5e	748	// SPI MOSI = 1aaa_aaaa_0000_0000
whismanoid	53:3d5a3d241a5e	749	//
whismanoid	53:3d5a3d241a5e	750	// SPI MISO = xxxx_xxxx_dddd_dddd
whismanoid	53:3d5a3d241a5e	751	//
whismanoid	53:3d5a3d241a5e	752	// For 16-bit register size:
whismanoid	53:3d5a3d241a5e	753	//
whismanoid	53:3d5a3d241a5e	754	// SPI 24-bit or 32-bit transfer
whismanoid	53:3d5a3d241a5e	755	//
whismanoid	53:3d5a3d241a5e	756	// SPI MOSI = 1aaa_aaaa_0000_0000_0000_0000
whismanoid	53:3d5a3d241a5e	757	//
whismanoid	53:3d5a3d241a5e	758	// SPI MISO = xxxx_xxxx_dddd_dddd_dddd_dddd
whismanoid	53:3d5a3d241a5e	759	//
whismanoid	53:3d5a3d241a5e	760	// For 24-bit register size:
whismanoid	53:3d5a3d241a5e	761	//
whismanoid	53:3d5a3d241a5e	762	// SPI 32-bit transfer
whismanoid	53:3d5a3d241a5e	763	//
whismanoid	53:3d5a3d241a5e	764	// SPI MOSI = 1aaa_aaaa_0000_0000_0000_0000_0000_0000
whismanoid	53:3d5a3d241a5e	765	//
whismanoid	53:3d5a3d241a5e	766	// SPI MISO = xxxx_xxxx_dddd_dddd_dddd_dddd_dddd_dddd
whismanoid	53:3d5a3d241a5e	767	//
whismanoid	53:3d5a3d241a5e	768	//
whismanoid	53:3d5a3d241a5e	769	// @return 1 on success; 0 on failure
whismanoid	53:3d5a3d241a5e	770	uint8_t MAX11043::RegRead(MAX11043_CMD_enum_t commandByte, uint32_t* ptrRegData)
whismanoid	53:3d5a3d241a5e	771	{
whismanoid	53:3d5a3d241a5e	772
whismanoid	53:3d5a3d241a5e	773	//----------------------------------------
whismanoid	53:3d5a3d241a5e	774	// switch based on register address szie RegSize(regAddress)
whismanoid	57:1c9da8e90737	775	//commandByte = (MAX11043_CMD_enum_t)((commandByte &~ CMDOP_0aaa_aa10_ReadRegister) & 0xFF);
whismanoid	53:3d5a3d241a5e	776	switch(RegSize(commandByte))
whismanoid	53:3d5a3d241a5e	777	{
whismanoid	53:3d5a3d241a5e	778	case 8: // 8-bit register size
whismanoid	53:3d5a3d241a5e	779	{
whismanoid	53:3d5a3d241a5e	780	// SPI 16-bit transfer
whismanoid	53:3d5a3d241a5e	781	// SPI MOSI = 1aaa_aaaa_0000_0000
whismanoid	53:3d5a3d241a5e	782	// SPI MISO = xxxx_xxxx_dddd_dddd
whismanoid	57:1c9da8e90737	783	int16_t mosiData16 = ((CMDOP_0aaa_aa10_ReadRegister \| (int16_t)commandByte) << 8) \| ((int16_t)0);
whismanoid	53:3d5a3d241a5e	784	SPIoutputCS(0);
whismanoid	53:3d5a3d241a5e	785	int16_t misoData16 = SPIreadWrite16bits(mosiData16);
whismanoid	53:3d5a3d241a5e	786	SPIoutputCS(1);
whismanoid	59:47538bcf6cda	787	if (ptrRegData) { (*ptrRegData) = (misoData16 & 0x00FF); }
whismanoid	59:47538bcf6cda	788	if (commandByte == CMD_0001_1110_d8_Rd07_Status) {
whismanoid	59:47538bcf6cda	789	// TODO1: update status
whismanoid	59:47538bcf6cda	790	}
whismanoid	53:3d5a3d241a5e	791	}
whismanoid	53:3d5a3d241a5e	792	break;
whismanoid	53:3d5a3d241a5e	793	case 16: // 16-bit register size
whismanoid	53:3d5a3d241a5e	794	#warning "Not Verified Yet: MAX11043::RegRead 16-bit SPIreadWrite32bits"
whismanoid	53:3d5a3d241a5e	795	{
whismanoid	53:3d5a3d241a5e	796	// SPI 24-bit or 32-bit transfer
whismanoid	53:3d5a3d241a5e	797	// SPI MOSI = 1aaa_aaaa_0000_0000_0000_0000
whismanoid	53:3d5a3d241a5e	798	// SPI MISO = xxxx_xxxx_dddd_dddd_dddd_dddd
whismanoid	53:3d5a3d241a5e	799	// SPI MOSI = 1aaa_aaaa_0000_0000_0000_0000_0000_0000
whismanoid	53:3d5a3d241a5e	800	// SPI MISO = xxxx_xxxx_dddd_dddd_dddd_dddd_xxxx_xxxx
whismanoid	57:1c9da8e90737	801	int32_t mosiData32 = ((CMDOP_0aaa_aa10_ReadRegister \| (int32_t)commandByte) << 24);
whismanoid	53:3d5a3d241a5e	802	SPIoutputCS(0);
whismanoid	53:3d5a3d241a5e	803	int32_t misoData32 = SPIreadWrite32bits(mosiData32);
whismanoid	53:3d5a3d241a5e	804	SPIoutputCS(1);
whismanoid	59:47538bcf6cda	805	if (ptrRegData) { (*ptrRegData) = ((misoData32 >> 8) & 0x00FFFF); }
whismanoid	59:47538bcf6cda	806	if (commandByte == CMD_0010_0010_d16_Rd08_Configuration) {
whismanoid	59:47538bcf6cda	807	// TODO1: update config
whismanoid	59:47538bcf6cda	808	}
whismanoid	59:47538bcf6cda	809	if (commandByte == CMD_0000_0010_d16o8_Rd00_ADCa) {
whismanoid	59:47538bcf6cda	810	// TODO1: update adca
whismanoid	59:47538bcf6cda	811	}
whismanoid	59:47538bcf6cda	812	if (commandByte == CMD_0000_0110_d16o8_Rd01_ADCb) {
whismanoid	59:47538bcf6cda	813	// TODO1: update adcb
whismanoid	59:47538bcf6cda	814	}
whismanoid	59:47538bcf6cda	815	if (commandByte == CMD_0000_1010_d16o8_Rd02_ADCc) {
whismanoid	59:47538bcf6cda	816	// TODO1: update adcc
whismanoid	59:47538bcf6cda	817	}
whismanoid	59:47538bcf6cda	818	if (commandByte == CMD_0000_1110_d16o8_Rd03_ADCd) {
whismanoid	59:47538bcf6cda	819	// TODO1: update adcd
whismanoid	59:47538bcf6cda	820	}
whismanoid	53:3d5a3d241a5e	821	}
whismanoid	53:3d5a3d241a5e	822	break;
whismanoid	53:3d5a3d241a5e	823	case 24: // 24-bit register size
whismanoid	53:3d5a3d241a5e	824	{
whismanoid	53:3d5a3d241a5e	825	// SPI 32-bit transfer
whismanoid	53:3d5a3d241a5e	826	// SPI MOSI = 1aaa_aaaa_0000_0000_0000_0000_0000_0000
whismanoid	53:3d5a3d241a5e	827	// SPI MISO = xxxx_xxxx_dddd_dddd_dddd_dddd_dddd_dddd
whismanoid	57:1c9da8e90737	828	int32_t mosiData32 = ((CMDOP_0aaa_aa10_ReadRegister \| (int32_t)commandByte) << 24);
whismanoid	53:3d5a3d241a5e	829	SPIoutputCS(0);
whismanoid	53:3d5a3d241a5e	830	int32_t misoData32 = SPIreadWrite32bits(mosiData32);
whismanoid	53:3d5a3d241a5e	831	SPIoutputCS(1);
whismanoid	59:47538bcf6cda	832	if (ptrRegData) { (*ptrRegData) = (misoData32 & 0x00FFFFFF); }
whismanoid	59:47538bcf6cda	833	if (commandByte == CMD_0000_0010_d16o8_Rd00_ADCa) {
whismanoid	59:47538bcf6cda	834	// TODO1: update adca
whismanoid	59:47538bcf6cda	835	}
whismanoid	59:47538bcf6cda	836	if (commandByte == CMD_0000_0110_d16o8_Rd01_ADCb) {
whismanoid	59:47538bcf6cda	837	// TODO1: update adcb
whismanoid	59:47538bcf6cda	838	}
whismanoid	59:47538bcf6cda	839	if (commandByte == CMD_0000_1010_d16o8_Rd02_ADCc) {
whismanoid	59:47538bcf6cda	840	// TODO1: update adcc
whismanoid	59:47538bcf6cda	841	}
whismanoid	59:47538bcf6cda	842	if (commandByte == CMD_0000_1110_d16o8_Rd03_ADCd) {
whismanoid	59:47538bcf6cda	843	// TODO1: update adcd
whismanoid	59:47538bcf6cda	844	}
whismanoid	59:47538bcf6cda	845	}
whismanoid	59:47538bcf6cda	846	break;
whismanoid	59:47538bcf6cda	847	case 32: // 32-bit register size CMD_0001_0010_d24_d24_Rd04_ADCab, CMD_0001_0110_d24_d24_Rd05_ADCcd
whismanoid	59:47538bcf6cda	848	//
whismanoid	59:47538bcf6cda	849	#warning "Not Implemented Yet: MAX11043::RegRead 32-bit CMD_0001_0010_d24_d24_Rd04_ADCab"
whismanoid	59:47538bcf6cda	850	// TODO: support long SPI read CMD_0001_0010_d24_d24_Rd04_ADCab
whismanoid	59:47538bcf6cda	851	// %SW 0x12 (0 0) (0 0) -- for 16-bit read A,B
whismanoid	59:47538bcf6cda	852	// update adca, adcb
whismanoid	59:47538bcf6cda	853	//
whismanoid	59:47538bcf6cda	854	// TODO: support long SPI read CMD_0001_0110_d24_d24_Rd05_ADCcd
whismanoid	59:47538bcf6cda	855	// %SW 0x16 (0 0) (0 0) -- for 16-bit read C,D
whismanoid	59:47538bcf6cda	856	// update adcc, adcd
whismanoid	59:47538bcf6cda	857	//
whismanoid	59:47538bcf6cda	858	{
whismanoid	59:47538bcf6cda	859	// SPI 32-bit transfer
whismanoid	59:47538bcf6cda	860	// SPI MOSI = 1aaa_aaaa_0000_0000_0000_0000_0000_0000
whismanoid	59:47538bcf6cda	861	// SPI MISO = xxxx_xxxx_dddd_dddd_dddd_dddd_dddd_dddd
whismanoid	59:47538bcf6cda	862	int32_t mosiData32 = ((CMDOP_0aaa_aa10_ReadRegister \| (int32_t)commandByte) << 24);
whismanoid	59:47538bcf6cda	863	SPIoutputCS(0);
whismanoid	59:47538bcf6cda	864	int32_t misoData32 = SPIreadWrite32bits(mosiData32);
whismanoid	59:47538bcf6cda	865	SPIoutputCS(1);
whismanoid	59:47538bcf6cda	866	if (ptrRegData) { (*ptrRegData) = (misoData32 & 0x00FFFFFF); }
whismanoid	59:47538bcf6cda	867	if (commandByte == CMD_0001_0010_d24_d24_Rd04_ADCab) {
whismanoid	59:47538bcf6cda	868	// TODO1: update adca
whismanoid	59:47538bcf6cda	869	// TODO1: update adcb
whismanoid	59:47538bcf6cda	870	}
whismanoid	59:47538bcf6cda	871	if (commandByte == CMD_0001_0110_d24_d24_Rd05_ADCcd) {
whismanoid	59:47538bcf6cda	872	// TODO1: update adcc
whismanoid	59:47538bcf6cda	873	// TODO1: update adcd
whismanoid	59:47538bcf6cda	874	}
whismanoid	59:47538bcf6cda	875	}
whismanoid	59:47538bcf6cda	876	break;
whismanoid	59:47538bcf6cda	877	case 48: // 48-bit register size CMD_0001_0010_d24_d24_Rd04_ADCab, CMD_0001_0110_d24_d24_Rd05_ADCcd
whismanoid	59:47538bcf6cda	878	//
whismanoid	59:47538bcf6cda	879	#warning "Not Implemented Yet: MAX11043::RegRead 48-bit CMD_0001_0010_d24_d24_Rd04_ADCab"
whismanoid	59:47538bcf6cda	880	// TODO: support long SPI read CMD_0001_0010_d24_d24_Rd04_ADCab
whismanoid	59:47538bcf6cda	881	// %SW 0x12 (0 0 0) (0 0 0) -- for 24-bit read A,B
whismanoid	59:47538bcf6cda	882	// update adca, adcb
whismanoid	59:47538bcf6cda	883	//
whismanoid	59:47538bcf6cda	884	// TODO: support long SPI read CMD_0001_0110_d24_d24_Rd05_ADCcd
whismanoid	59:47538bcf6cda	885	// %SW 0x16 (0 0 0) (0 0 0) -- for 24-bit read C,D
whismanoid	59:47538bcf6cda	886	// update adcc, adcd
whismanoid	59:47538bcf6cda	887	//
whismanoid	59:47538bcf6cda	888	{
whismanoid	59:47538bcf6cda	889	// SPI 32-bit transfer
whismanoid	59:47538bcf6cda	890	// SPI MOSI = 1aaa_aaaa_0000_0000_0000_0000_0000_0000
whismanoid	59:47538bcf6cda	891	// SPI MISO = xxxx_xxxx_dddd_dddd_dddd_dddd_dddd_dddd
whismanoid	59:47538bcf6cda	892	int32_t mosiData32 = ((CMDOP_0aaa_aa10_ReadRegister \| (int32_t)commandByte) << 24);
whismanoid	59:47538bcf6cda	893	SPIoutputCS(0);
whismanoid	59:47538bcf6cda	894	int32_t misoData32 = SPIreadWrite32bits(mosiData32);
whismanoid	59:47538bcf6cda	895	SPIoutputCS(1);
whismanoid	59:47538bcf6cda	896	if (ptrRegData) { (*ptrRegData) = (misoData32 & 0x00FFFFFF); }
whismanoid	59:47538bcf6cda	897	if (commandByte == CMD_0001_0010_d24_d24_Rd04_ADCab) {
whismanoid	59:47538bcf6cda	898	// TODO1: update adca
whismanoid	59:47538bcf6cda	899	// TODO1: update adcb
whismanoid	59:47538bcf6cda	900	}
whismanoid	59:47538bcf6cda	901	if (commandByte == CMD_0001_0110_d24_d24_Rd05_ADCcd) {
whismanoid	59:47538bcf6cda	902	// TODO1: update adcc
whismanoid	59:47538bcf6cda	903	// TODO1: update adcd
whismanoid	59:47538bcf6cda	904	}
whismanoid	59:47538bcf6cda	905	}
whismanoid	59:47538bcf6cda	906	break;
whismanoid	59:47538bcf6cda	907	case 64: // 64-bit register size CMD_0001_1010_d24_d24_d24_d24_Rd06_ADCabcd
whismanoid	59:47538bcf6cda	908	//
whismanoid	59:47538bcf6cda	909	#warning "Not Implemented Yet: MAX11043::RegRead 64-bit CMD_0001_1010_d24_d24_d24_d24_Rd06_ADCabcd"
whismanoid	59:47538bcf6cda	910	// TODO: support long SPI read CMD_0001_1010_d24_d24_d24_d24_Rd06_ADCabcd
whismanoid	59:47538bcf6cda	911	// %SW 0x1A (0 0) (0 0) (0 0) (0 0) -- for 16-bit read A,B,C,D
whismanoid	59:47538bcf6cda	912	// update adca, adcb, adcc, adcd
whismanoid	59:47538bcf6cda	913	//
whismanoid	59:47538bcf6cda	914	{
whismanoid	59:47538bcf6cda	915	// SPI 32-bit transfer
whismanoid	59:47538bcf6cda	916	// SPI MOSI = 1aaa_aaaa_0000_0000_0000_0000_0000_0000
whismanoid	59:47538bcf6cda	917	// SPI MISO = xxxx_xxxx_dddd_dddd_dddd_dddd_dddd_dddd
whismanoid	59:47538bcf6cda	918	int32_t mosiData32 = ((CMDOP_0aaa_aa10_ReadRegister \| (int32_t)commandByte) << 24);
whismanoid	59:47538bcf6cda	919	SPIoutputCS(0);
whismanoid	59:47538bcf6cda	920	int32_t misoData32 = SPIreadWrite32bits(mosiData32);
whismanoid	59:47538bcf6cda	921	SPIoutputCS(1);
whismanoid	59:47538bcf6cda	922	if (ptrRegData) { (*ptrRegData) = (misoData32 & 0x00FFFFFF); }
whismanoid	59:47538bcf6cda	923	if (commandByte == CMD_0001_1010_d24_d24_d24_d24_Rd06_ADCabcd) {
whismanoid	59:47538bcf6cda	924	// TODO1: update adca
whismanoid	59:47538bcf6cda	925	// TODO1: update adcb
whismanoid	59:47538bcf6cda	926	// TODO1: update adcc
whismanoid	59:47538bcf6cda	927	// TODO1: update adcd
whismanoid	59:47538bcf6cda	928	}
whismanoid	59:47538bcf6cda	929	}
whismanoid	59:47538bcf6cda	930	break;
whismanoid	59:47538bcf6cda	931	case 96: // 96-bit register size CMD_0001_1010_d24_d24_d24_d24_Rd06_ADCabcd
whismanoid	59:47538bcf6cda	932	//
whismanoid	59:47538bcf6cda	933	#warning "Not Implemented Yet: MAX11043::RegRead 96-bit CMD_0001_1010_d24_d24_d24_d24_Rd06_ADCabcd"
whismanoid	59:47538bcf6cda	934	// TODO: support long SPI read CMD_0001_1010_d24_d24_d24_d24_Rd06_ADCabcd
whismanoid	59:47538bcf6cda	935	// %SW 0x1A (0 0 0) (0 0 0) (0 0 0) (0 0 0) -- for 24-bit read A,B,C,D
whismanoid	59:47538bcf6cda	936	// update adca, adcb, adcc, adcd
whismanoid	59:47538bcf6cda	937	//
whismanoid	59:47538bcf6cda	938	{
whismanoid	59:47538bcf6cda	939	// SPI 32-bit transfer
whismanoid	59:47538bcf6cda	940	// SPI MOSI = 1aaa_aaaa_0000_0000_0000_0000_0000_0000
whismanoid	59:47538bcf6cda	941	// SPI MISO = xxxx_xxxx_dddd_dddd_dddd_dddd_dddd_dddd
whismanoid	59:47538bcf6cda	942	int32_t mosiData32 = ((CMDOP_0aaa_aa10_ReadRegister \| (int32_t)commandByte) << 24);
whismanoid	59:47538bcf6cda	943	SPIoutputCS(0);
whismanoid	59:47538bcf6cda	944	int32_t misoData32 = SPIreadWrite32bits(mosiData32);
whismanoid	59:47538bcf6cda	945	SPIoutputCS(1);
whismanoid	59:47538bcf6cda	946	if (ptrRegData) { (*ptrRegData) = (misoData32 & 0x00FFFFFF); }
whismanoid	59:47538bcf6cda	947	if (commandByte == CMD_0001_1010_d24_d24_d24_d24_Rd06_ADCabcd) {
whismanoid	59:47538bcf6cda	948	// TODO1: update adca
whismanoid	59:47538bcf6cda	949	// TODO1: update adcb
whismanoid	59:47538bcf6cda	950	// TODO1: update adcc
whismanoid	59:47538bcf6cda	951	// TODO1: update adcd
whismanoid	59:47538bcf6cda	952	}
whismanoid	53:3d5a3d241a5e	953	}
whismanoid	53:3d5a3d241a5e	954	break;
whismanoid	53:3d5a3d241a5e	955	}
whismanoid	53:3d5a3d241a5e	956
whismanoid	53:3d5a3d241a5e	957	//----------------------------------------
whismanoid	53:3d5a3d241a5e	958	// success
whismanoid	53:3d5a3d241a5e	959	return 1;
whismanoid	53:3d5a3d241a5e	960	}
whismanoid	53:3d5a3d241a5e	961
whismanoid	53:3d5a3d241a5e	962	//----------------------------------------
whismanoid	53:3d5a3d241a5e	963	// Return the size of a MAX11043 register
whismanoid	53:3d5a3d241a5e	964	//
whismanoid	53:3d5a3d241a5e	965	// @return 8 for 8-bit, 16 for 16-bit, 24 for 24-bit, else 0 for undefined register size
whismanoid	53:3d5a3d241a5e	966	uint8_t MAX11043::RegSize(MAX11043_CMD_enum_t commandByte)
whismanoid	53:3d5a3d241a5e	967	{
whismanoid	53:3d5a3d241a5e	968
whismanoid	53:3d5a3d241a5e	969	//----------------------------------------
whismanoid	53:3d5a3d241a5e	970	// switch based on register address value regAddress
whismanoid	57:1c9da8e90737	971	// commandByte = (MAX11043_CMD_enum_t)((commandByte &~ CMDOP_0aaa_aa10_ReadRegister) & 0xFF);
whismanoid	53:3d5a3d241a5e	972	switch(commandByte)
whismanoid	53:3d5a3d241a5e	973	{
whismanoid	53:3d5a3d241a5e	974	default:
whismanoid	57:1c9da8e90737	975	// case CMDOP_0aaa_aa00_WriteRegister:
whismanoid	57:1c9da8e90737	976	// case CMDOP_0aaa_aa10_ReadRegister:
whismanoid	57:1c9da8e90737	977	// case CMDOP_1111_1111_NoOperationMOSIidleHigh:
whismanoid	53:3d5a3d241a5e	978	return 0; // undefined register size
whismanoid	53:3d5a3d241a5e	979	case CMD_0001_1110_d8_Rd07_Status:
whismanoid	53:3d5a3d241a5e	980	case CMD_0101_0100_d8_Wr15_FilterCAddress:
whismanoid	53:3d5a3d241a5e	981	case CMD_0101_0110_d8_Rd15_FilterCAddress:
whismanoid	53:3d5a3d241a5e	982	case CMD_0110_0000_d8_Wr18_FlashMode:
whismanoid	53:3d5a3d241a5e	983	case CMD_0110_0010_d8_Rd18_FlashMode:
whismanoid	53:3d5a3d241a5e	984	return 8; // 8-bit register size
whismanoid	53:3d5a3d241a5e	985	case CMD_0010_0000_d16_Wr08_Configuration:
whismanoid	53:3d5a3d241a5e	986	case CMD_0010_0010_d16_Rd08_Configuration:
whismanoid	53:3d5a3d241a5e	987	case CMD_0010_0100_d16_Wr09_DAC:
whismanoid	53:3d5a3d241a5e	988	case CMD_0010_0110_d16_Rd09_DAC:
whismanoid	53:3d5a3d241a5e	989	case CMD_0010_1000_d16_Wr0A_DACStep:
whismanoid	53:3d5a3d241a5e	990	case CMD_0010_1010_d16_Rd0A_DACStep:
whismanoid	53:3d5a3d241a5e	991	case CMD_0010_1100_d16_Wr0B_DACHDACL:
whismanoid	53:3d5a3d241a5e	992	case CMD_0010_1110_d16_Rd0B_DACHDACL:
whismanoid	53:3d5a3d241a5e	993	case CMD_0011_0000_d16_Wr0C_ConfigA:
whismanoid	53:3d5a3d241a5e	994	case CMD_0011_0010_d16_Rd0C_ConfigA:
whismanoid	53:3d5a3d241a5e	995	case CMD_0011_0100_d16_Wr0D_ConfigB:
whismanoid	53:3d5a3d241a5e	996	case CMD_0011_0110_d16_Rd0D_ConfigB:
whismanoid	53:3d5a3d241a5e	997	case CMD_0011_1000_d16_Wr0E_ConfigC:
whismanoid	53:3d5a3d241a5e	998	case CMD_0011_1010_d16_Rd0E_ConfigC:
whismanoid	53:3d5a3d241a5e	999	case CMD_0011_1100_d16_Wr0F_ConfigD:
whismanoid	53:3d5a3d241a5e	1000	case CMD_0011_1110_d16_Rd0F_ConfigD:
whismanoid	53:3d5a3d241a5e	1001	case CMD_0100_0000_d16_Wr10_Reference:
whismanoid	53:3d5a3d241a5e	1002	case CMD_0100_0010_d16_Rd10_Reference:
whismanoid	53:3d5a3d241a5e	1003	case CMD_0100_0100_d16_Wr11_AGain:
whismanoid	53:3d5a3d241a5e	1004	case CMD_0100_0110_d16_Rd11_AGain:
whismanoid	53:3d5a3d241a5e	1005	case CMD_0100_1000_d16_Wr12_BGain:
whismanoid	53:3d5a3d241a5e	1006	case CMD_0100_1010_d16_Rd12_BGain:
whismanoid	53:3d5a3d241a5e	1007	case CMD_0100_1100_d16_Wr13_CGain:
whismanoid	53:3d5a3d241a5e	1008	case CMD_0100_1110_d16_Rd13_CGain:
whismanoid	53:3d5a3d241a5e	1009	case CMD_0101_0000_d16_Wr14_DGain:
whismanoid	53:3d5a3d241a5e	1010	case CMD_0101_0010_d16_Rd14_DGain:
whismanoid	53:3d5a3d241a5e	1011	case CMD_0110_0100_d16_Wr19_FlashAddr:
whismanoid	53:3d5a3d241a5e	1012	case CMD_0110_0110_d16_Rd19_FlashAddr:
whismanoid	53:3d5a3d241a5e	1013	case CMD_0110_1000_d16_Wr1A_FlashDataIn:
whismanoid	53:3d5a3d241a5e	1014	case CMD_0110_1010_d16_Rd1A_FlashDataIn:
whismanoid	53:3d5a3d241a5e	1015	case CMD_0110_1110_d16_Rd1B_FlashDataOut:
whismanoid	53:3d5a3d241a5e	1016	return 16; // 16-bit register size
whismanoid	59:47538bcf6cda	1017	case CMD_0000_0010_d16o8_Rd00_ADCa:
whismanoid	59:47538bcf6cda	1018	case CMD_0000_0110_d16o8_Rd01_ADCb:
whismanoid	59:47538bcf6cda	1019	case CMD_0000_1010_d16o8_Rd02_ADCc:
whismanoid	59:47538bcf6cda	1020	case CMD_0000_1110_d16o8_Rd03_ADCd:
whismanoid	59:47538bcf6cda	1021	if (config & CONFIG_xxxx_xxxx_xx1x_xxxx_24BIT)
whismanoid	59:47538bcf6cda	1022	{
whismanoid	59:47538bcf6cda	1023	// %SW 0x02 (0 0 0) -- for 24-bit read
whismanoid	59:47538bcf6cda	1024	return 24; // 24-bit register size
whismanoid	59:47538bcf6cda	1025	}
whismanoid	59:47538bcf6cda	1026	// %SW 0x02 (0 0) -- for 16-bit read
whismanoid	59:47538bcf6cda	1027	//
whismanoid	59:47538bcf6cda	1028	return 16; // 16-bit register size
whismanoid	53:3d5a3d241a5e	1029	case CMD_0001_0010_d24_d24_Rd04_ADCab:
whismanoid	53:3d5a3d241a5e	1030	case CMD_0001_0110_d24_d24_Rd05_ADCcd:
whismanoid	59:47538bcf6cda	1031	//
whismanoid	59:47538bcf6cda	1032	// TODO: support long SPI read
whismanoid	59:47538bcf6cda	1033	if (config & CONFIG_xxxx_xxxx_xx1x_xxxx_24BIT)
whismanoid	59:47538bcf6cda	1034	{
whismanoid	59:47538bcf6cda	1035	// %SW 0x12 (0 0 0) (0 0 0) -- for 24-bit read A,B
whismanoid	59:47538bcf6cda	1036	// %SW 0x16 (0 0 0) (0 0 0) -- for 24-bit read C,D
whismanoid	59:47538bcf6cda	1037	return 48; // 48-bit register size: 2*(24)
whismanoid	59:47538bcf6cda	1038	}
whismanoid	59:47538bcf6cda	1039	// %SW 0x12 (0 0) (0 0) -- for 16-bit read A,B
whismanoid	59:47538bcf6cda	1040	// %SW 0x16 (0 0) (0 0) -- for 16-bit read C,D
whismanoid	59:47538bcf6cda	1041	//
whismanoid	59:47538bcf6cda	1042	return 32; // 32-bit register size: 2*(16)
whismanoid	53:3d5a3d241a5e	1043	case CMD_0001_1010_d24_d24_d24_d24_Rd06_ADCabcd:
whismanoid	59:47538bcf6cda	1044	//
whismanoid	59:47538bcf6cda	1045	// TODO: support long SPI read
whismanoid	59:47538bcf6cda	1046	if (config & CONFIG_xxxx_xxxx_xx1x_xxxx_24BIT)
whismanoid	59:47538bcf6cda	1047	{
whismanoid	59:47538bcf6cda	1048	// %SW 0x1A (0 0 0) (0 0 0) (0 0 0) (0 0 0) -- for 24-bit read A,B,C,D
whismanoid	59:47538bcf6cda	1049	return 96; // 96-bit register size: 4*(24)
whismanoid	59:47538bcf6cda	1050	}
whismanoid	59:47538bcf6cda	1051	// %SW 0x1A (0 0) (0 0) (0 0) (0 0) -- for 16-bit read A,B,C,D
whismanoid	59:47538bcf6cda	1052	//
whismanoid	59:47538bcf6cda	1053	return 64; // 64-bit register size: 4*(16)
whismanoid	53:3d5a3d241a5e	1054	case CMD_0101_1000_d32_Wr16_FilterCDataOut:
whismanoid	53:3d5a3d241a5e	1055	case CMD_0101_1010_d32_Rd16_FilterCDataOut:
whismanoid	53:3d5a3d241a5e	1056	case CMD_0101_1100_d32_Wr17_FilterCDataIn:
whismanoid	53:3d5a3d241a5e	1057	case CMD_0101_1110_d32_Rd17_FilterCDataIn:
whismanoid	53:3d5a3d241a5e	1058	return 32; // 32-bit register size
whismanoid	53:3d5a3d241a5e	1059	}
whismanoid	53:3d5a3d241a5e	1060	}
whismanoid	53:3d5a3d241a5e	1061
whismanoid	53:3d5a3d241a5e	1062	//----------------------------------------
whismanoid	57:1c9da8e90737	1063	// Decode operation from commandByte
whismanoid	57:1c9da8e90737	1064	//
whismanoid	57:1c9da8e90737	1065	// @return operation such as idle, read register, write register, etc.
whismanoid	57:1c9da8e90737	1066	MAX11043::MAX11043_CMDOP_enum_t MAX11043::DecodeCommand(MAX11043_CMD_enum_t commandByte)
whismanoid	57:1c9da8e90737	1067	{
whismanoid	57:1c9da8e90737	1068
whismanoid	57:1c9da8e90737	1069	//----------------------------------------
whismanoid	57:1c9da8e90737	1070	// decode operation from command byte
whismanoid	57:1c9da8e90737	1071	switch (commandByte & 0x83)
whismanoid	57:1c9da8e90737	1072	{
whismanoid	57:1c9da8e90737	1073	case CMDOP_0aaa_aa10_ReadRegister:
whismanoid	57:1c9da8e90737	1074	return CMDOP_0aaa_aa10_ReadRegister;
whismanoid	57:1c9da8e90737	1075	case CMDOP_0aaa_aa00_WriteRegister:
whismanoid	57:1c9da8e90737	1076	return CMDOP_0aaa_aa00_WriteRegister;
whismanoid	57:1c9da8e90737	1077	default:
whismanoid	57:1c9da8e90737	1078	return CMDOP_1111_1111_NoOperationMOSIidleHigh;
whismanoid	57:1c9da8e90737	1079	}
whismanoid	57:1c9da8e90737	1080	}
whismanoid	57:1c9da8e90737	1081
whismanoid	57:1c9da8e90737	1082	//----------------------------------------
whismanoid	53:3d5a3d241a5e	1083	// Return the address field of a MAX11043 register
whismanoid	53:3d5a3d241a5e	1084	//
whismanoid	53:3d5a3d241a5e	1085	// @return register address field as given in datasheet
whismanoid	53:3d5a3d241a5e	1086	uint8_t MAX11043::RegAddrOfCommand(MAX11043_CMD_enum_t commandByte)
whismanoid	53:3d5a3d241a5e	1087	{
whismanoid	53:3d5a3d241a5e	1088
whismanoid	53:3d5a3d241a5e	1089	//----------------------------------------
whismanoid	53:3d5a3d241a5e	1090	// extract register address value from command byte
whismanoid	57:1c9da8e90737	1091	return (uint8_t)((commandByte &~ 0x83) >> 2); // CMDOP_0aaa_aa10_ReadRegister
whismanoid	53:3d5a3d241a5e	1092	}
whismanoid	53:3d5a3d241a5e	1093
whismanoid	53:3d5a3d241a5e	1094	//----------------------------------------
whismanoid	53:3d5a3d241a5e	1095	// Test whether a command byte is a register read command
whismanoid	53:3d5a3d241a5e	1096	//
whismanoid	53:3d5a3d241a5e	1097	// @return true if command byte is a register read command
whismanoid	53:3d5a3d241a5e	1098	uint8_t MAX11043::IsRegReadCommand(MAX11043_CMD_enum_t commandByte)
whismanoid	53:3d5a3d241a5e	1099	{
whismanoid	53:3d5a3d241a5e	1100
whismanoid	53:3d5a3d241a5e	1101	//----------------------------------------
whismanoid	53:3d5a3d241a5e	1102	// Test whether a command byte is a register read command
whismanoid	57:1c9da8e90737	1103	return (commandByte &~ 0x02) ? 1 : 0; // CMDOP_0aaa_aa10_ReadRegister
whismanoid	53:3d5a3d241a5e	1104	}
whismanoid	53:3d5a3d241a5e	1105
whismanoid	53:3d5a3d241a5e	1106	//----------------------------------------
whismanoid	53:3d5a3d241a5e	1107	// Return the name of a MAX11043 register
whismanoid	53:3d5a3d241a5e	1108	//
whismanoid	53:3d5a3d241a5e	1109	// @return null-terminated constant C string containing register name or empty string
whismanoid	53:3d5a3d241a5e	1110	const char* MAX11043::RegName(MAX11043_CMD_enum_t commandByte)
whismanoid	53:3d5a3d241a5e	1111	{
whismanoid	53:3d5a3d241a5e	1112
whismanoid	53:3d5a3d241a5e	1113	//----------------------------------------
whismanoid	53:3d5a3d241a5e	1114	// switch based on register address value regAddress
whismanoid	57:1c9da8e90737	1115	// commandByte = (MAX11043_CMD_enum_t)((commandByte &~ CMDOP_0aaa_aa10_ReadRegister) & 0xFF);
whismanoid	53:3d5a3d241a5e	1116	switch(commandByte)
whismanoid	53:3d5a3d241a5e	1117	{
whismanoid	53:3d5a3d241a5e	1118	default:
whismanoid	53:3d5a3d241a5e	1119	return ""; // undefined register
whismanoid	57:1c9da8e90737	1120	// case CMDOP_0aaa_aa00_WriteRegister: return "_______";
whismanoid	57:1c9da8e90737	1121	// case CMDOP_0aaa_aa10_ReadRegister: return "_______";
whismanoid	57:1c9da8e90737	1122	// case CMDOP_1111_1111_NoOperationMOSIidleHigh: return "_______";
whismanoid	59:47538bcf6cda	1123	case CMD_0000_0010_d16o8_Rd00_ADCa: return "ADCa";
whismanoid	59:47538bcf6cda	1124	case CMD_0000_0110_d16o8_Rd01_ADCb: return "ADCb";
whismanoid	59:47538bcf6cda	1125	case CMD_0000_1010_d16o8_Rd02_ADCc: return "ADCc";
whismanoid	59:47538bcf6cda	1126	case CMD_0000_1110_d16o8_Rd03_ADCd: return "ADCd";
whismanoid	53:3d5a3d241a5e	1127	case CMD_0001_0010_d24_d24_Rd04_ADCab: return "ADCab";
whismanoid	53:3d5a3d241a5e	1128	case CMD_0001_0110_d24_d24_Rd05_ADCcd: return "ADCcd";
whismanoid	53:3d5a3d241a5e	1129	case CMD_0001_1010_d24_d24_d24_d24_Rd06_ADCabcd: return "ADCabcd";
whismanoid	53:3d5a3d241a5e	1130	case CMD_0001_1110_d8_Rd07_Status: return "Status";
whismanoid	53:3d5a3d241a5e	1131	case CMD_0010_0000_d16_Wr08_Configuration: return "Configuration";
whismanoid	53:3d5a3d241a5e	1132	case CMD_0010_0010_d16_Rd08_Configuration: return "Configuration";
whismanoid	53:3d5a3d241a5e	1133	case CMD_0010_0100_d16_Wr09_DAC: return "DAC";
whismanoid	53:3d5a3d241a5e	1134	case CMD_0010_0110_d16_Rd09_DAC: return "DAC";
whismanoid	53:3d5a3d241a5e	1135	case CMD_0010_1000_d16_Wr0A_DACStep: return "DACStep";
whismanoid	53:3d5a3d241a5e	1136	case CMD_0010_1010_d16_Rd0A_DACStep: return "DACStep";
whismanoid	53:3d5a3d241a5e	1137	case CMD_0010_1100_d16_Wr0B_DACHDACL: return "DACHDACL";
whismanoid	53:3d5a3d241a5e	1138	case CMD_0010_1110_d16_Rd0B_DACHDACL: return "DACHDACL";
whismanoid	53:3d5a3d241a5e	1139	case CMD_0011_0000_d16_Wr0C_ConfigA: return "ConfigA";
whismanoid	53:3d5a3d241a5e	1140	case CMD_0011_0010_d16_Rd0C_ConfigA: return "ConfigA";
whismanoid	53:3d5a3d241a5e	1141	case CMD_0011_0100_d16_Wr0D_ConfigB: return "ConfigB";
whismanoid	53:3d5a3d241a5e	1142	case CMD_0011_0110_d16_Rd0D_ConfigB: return "ConfigB";
whismanoid	53:3d5a3d241a5e	1143	case CMD_0011_1000_d16_Wr0E_ConfigC: return "ConfigC";
whismanoid	53:3d5a3d241a5e	1144	case CMD_0011_1010_d16_Rd0E_ConfigC: return "ConfigC";
whismanoid	53:3d5a3d241a5e	1145	case CMD_0011_1100_d16_Wr0F_ConfigD: return "ConfigD";
whismanoid	53:3d5a3d241a5e	1146	case CMD_0011_1110_d16_Rd0F_ConfigD: return "ConfigD";
whismanoid	53:3d5a3d241a5e	1147	case CMD_0100_0000_d16_Wr10_Reference: return "Reference";
whismanoid	53:3d5a3d241a5e	1148	case CMD_0100_0010_d16_Rd10_Reference: return "Reference";
whismanoid	53:3d5a3d241a5e	1149	case CMD_0100_0100_d16_Wr11_AGain: return "AGain";
whismanoid	53:3d5a3d241a5e	1150	case CMD_0100_0110_d16_Rd11_AGain: return "AGain";
whismanoid	53:3d5a3d241a5e	1151	case CMD_0100_1000_d16_Wr12_BGain: return "BGain";
whismanoid	53:3d5a3d241a5e	1152	case CMD_0100_1010_d16_Rd12_BGain: return "BGain";
whismanoid	53:3d5a3d241a5e	1153	case CMD_0100_1100_d16_Wr13_CGain: return "CGain";
whismanoid	53:3d5a3d241a5e	1154	case CMD_0100_1110_d16_Rd13_CGain: return "CGain";
whismanoid	53:3d5a3d241a5e	1155	case CMD_0101_0000_d16_Wr14_DGain: return "DGain";
whismanoid	53:3d5a3d241a5e	1156	case CMD_0101_0010_d16_Rd14_DGain: return "DGain";
whismanoid	53:3d5a3d241a5e	1157	case CMD_0101_0100_d8_Wr15_FilterCAddress: return "FilterCAddress";
whismanoid	53:3d5a3d241a5e	1158	case CMD_0101_0110_d8_Rd15_FilterCAddress: return "FilterCAddress";
whismanoid	53:3d5a3d241a5e	1159	case CMD_0101_1000_d32_Wr16_FilterCDataOut: return "FilterCDataOut";
whismanoid	53:3d5a3d241a5e	1160	case CMD_0101_1010_d32_Rd16_FilterCDataOut: return "FilterCDataOut";
whismanoid	53:3d5a3d241a5e	1161	case CMD_0101_1100_d32_Wr17_FilterCDataIn: return "FilterCDataIn";
whismanoid	53:3d5a3d241a5e	1162	case CMD_0101_1110_d32_Rd17_FilterCDataIn: return "FilterCDataIn";
whismanoid	53:3d5a3d241a5e	1163	case CMD_0110_0000_d8_Wr18_FlashMode: return "FlashMode";
whismanoid	53:3d5a3d241a5e	1164	case CMD_0110_0010_d8_Rd18_FlashMode: return "FlashMode";
whismanoid	53:3d5a3d241a5e	1165	case CMD_0110_0100_d16_Wr19_FlashAddr: return "FlashAddr";
whismanoid	53:3d5a3d241a5e	1166	case CMD_0110_0110_d16_Rd19_FlashAddr: return "FlashAddr";
whismanoid	53:3d5a3d241a5e	1167	case CMD_0110_1000_d16_Wr1A_FlashDataIn: return "FlashDataIn";
whismanoid	53:3d5a3d241a5e	1168	case CMD_0110_1010_d16_Rd1A_FlashDataIn: return "FlashDataIn";
whismanoid	53:3d5a3d241a5e	1169	case CMD_0110_1110_d16_Rd1B_FlashDataOut: return "FlashDataOut";
whismanoid	53:3d5a3d241a5e	1170	}
whismanoid	53:3d5a3d241a5e	1171	}
whismanoid	53:3d5a3d241a5e	1172
whismanoid	59:47538bcf6cda	1173	//----------------------------------------
whismanoid	59:47538bcf6cda	1174	// Menu item 'XX'
whismanoid	59:47538bcf6cda	1175	//
whismanoid	59:47538bcf6cda	1176	// @return 1 on success; 0 on failure
whismanoid	59:47538bcf6cda	1177	uint8_t MAX11043::Configure_XXXXX(uint8_t linef, uint8_t rate)
whismanoid	59:47538bcf6cda	1178	{
whismanoid	59:47538bcf6cda	1179
whismanoid	59:47538bcf6cda	1180	//----------------------------------------
whismanoid	59:47538bcf6cda	1181	// warning -- WIP work in progress
whismanoid	59:47538bcf6cda	1182	#warning "Not Tested Yet: MAX11043::Configure_XXXXX..."
whismanoid	59:47538bcf6cda	1183
whismanoid	59:47538bcf6cda	1184	//----------------------------------------
whismanoid	59:47538bcf6cda	1185	// read register
whismanoid	59:47538bcf6cda	1186	RegRead(CMD_0000_0010_d16o8_Rd00_ADCa, &adca);
whismanoid	59:47538bcf6cda	1187
whismanoid	59:47538bcf6cda	1188	//----------------------------------------
whismanoid	59:47538bcf6cda	1189	// success
whismanoid	59:47538bcf6cda	1190	return 1;
whismanoid	59:47538bcf6cda	1191	}
whismanoid	59:47538bcf6cda	1192
whismanoid	59:47538bcf6cda	1193	//----------------------------------------
whismanoid	59:47538bcf6cda	1194	// Menu item 'XY'
whismanoid	59:47538bcf6cda	1195	//
whismanoid	59:47538bcf6cda	1196	// @return 1 on success; 0 on failure
whismanoid	59:47538bcf6cda	1197	uint8_t MAX11043::Configure_XXXXY(uint8_t linef, uint8_t rate)
whismanoid	59:47538bcf6cda	1198	{
whismanoid	59:47538bcf6cda	1199
whismanoid	59:47538bcf6cda	1200	//----------------------------------------
whismanoid	59:47538bcf6cda	1201	// warning -- WIP work in progress
whismanoid	59:47538bcf6cda	1202	#warning "Not Tested Yet: MAX11043::Configure_XXXXY..."
whismanoid	59:47538bcf6cda	1203
whismanoid	59:47538bcf6cda	1204	//----------------------------------------
whismanoid	59:47538bcf6cda	1205	// read register
whismanoid	59:47538bcf6cda	1206	RegRead(CMD_0001_1110_d8_Rd07_Status, &status);
whismanoid	59:47538bcf6cda	1207
whismanoid	59:47538bcf6cda	1208	//----------------------------------------
whismanoid	59:47538bcf6cda	1209	// success
whismanoid	59:47538bcf6cda	1210	return 1;
whismanoid	59:47538bcf6cda	1211	}
whismanoid	59:47538bcf6cda	1212
whismanoid	53:3d5a3d241a5e	1213
whismanoid	53:3d5a3d241a5e	1214	// End of file

Repository toolbox

Export to desktop IDE

Build repository

Repository details

Type:	Program
Mbed OS support:	Mbed OS
Created:	11 Feb 2020
Imports:	2
Forks:	0
Commits:	94
Dependents:	0
Dependencies:	4
Followers:	1

The code in this repository is Apache licensed.

MAX11043/MAX11043.cpp@59:47538bcf6cda, 2020-02-17 (annotated)

Who changed what in which revision?

Repository toolbox

Repository details

Important Information for this Arm website

Access Warning