maxim_dev - Maxim mbed development library

Users » switches » Code » maxim_dev

Maxim mbed development library

targets/targets.json@0:0e018d759a2a, 2016-11-08 (annotated)

Committer:: switches
Date:: Tue Nov 08 18:27:11 2016 +0000
Revision:: 0:0e018d759a2a

Initial commit

Who changed what in which revision?

User	Revision	Line number	New contents of line
switches	0:0e018d759a2a	1	{
switches	0:0e018d759a2a	2	"Target": {
switches	0:0e018d759a2a	3	"core": null,
switches	0:0e018d759a2a	4	"default_toolchain": "ARM",
switches	0:0e018d759a2a	5	"supported_toolchains": null,
switches	0:0e018d759a2a	6	"extra_labels": [],
switches	0:0e018d759a2a	7	"is_disk_virtual": false,
switches	0:0e018d759a2a	8	"macros": [],
switches	0:0e018d759a2a	9	"device_has": [],
switches	0:0e018d759a2a	10	"features": [],
switches	0:0e018d759a2a	11	"detect_code": [],
switches	0:0e018d759a2a	12	"public": false,
switches	0:0e018d759a2a	13	"default_lib": "std"
switches	0:0e018d759a2a	14	},
switches	0:0e018d759a2a	15	"Super_Target": {
switches	0:0e018d759a2a	16	"inherits": ["Target"],
switches	0:0e018d759a2a	17	"core": "Cortex-M4",
switches	0:0e018d759a2a	18	"features_add": ["UVISOR", "BLE", "CLIENT", "IPV4", "IPV6"],
switches	0:0e018d759a2a	19	"supported_toolchains": ["ARM"]
switches	0:0e018d759a2a	20	},
switches	0:0e018d759a2a	21	"CM4_UARM": {
switches	0:0e018d759a2a	22	"inherits": ["Target"],
switches	0:0e018d759a2a	23	"core": "Cortex-M4",
switches	0:0e018d759a2a	24	"default_toolchain": "uARM",
switches	0:0e018d759a2a	25	"public": false,
switches	0:0e018d759a2a	26	"supported_toolchains": ["uARM"],
switches	0:0e018d759a2a	27	"default_lib": "small"
switches	0:0e018d759a2a	28	},
switches	0:0e018d759a2a	29	"CM4_ARM": {
switches	0:0e018d759a2a	30	"inherits": ["Target"],
switches	0:0e018d759a2a	31	"core": "Cortex-M4",
switches	0:0e018d759a2a	32	"public": false,
switches	0:0e018d759a2a	33	"supported_toolchains": ["ARM"]
switches	0:0e018d759a2a	34	},
switches	0:0e018d759a2a	35	"CM4F_UARM": {
switches	0:0e018d759a2a	36	"inherits": ["Target"],
switches	0:0e018d759a2a	37	"core": "Cortex-M4F",
switches	0:0e018d759a2a	38	"default_toolchain": "uARM",
switches	0:0e018d759a2a	39	"public": false,
switches	0:0e018d759a2a	40	"supported_toolchains": ["uARM"],
switches	0:0e018d759a2a	41	"default_lib": "small"
switches	0:0e018d759a2a	42	},
switches	0:0e018d759a2a	43	"CM4F_ARM": {
switches	0:0e018d759a2a	44	"inherits": ["Target"],
switches	0:0e018d759a2a	45	"core": "Cortex-M4F",
switches	0:0e018d759a2a	46	"public": false,
switches	0:0e018d759a2a	47	"supported_toolchains": ["ARM"]
switches	0:0e018d759a2a	48	},
switches	0:0e018d759a2a	49	"LPCTarget": {
switches	0:0e018d759a2a	50	"inherits": ["Target"],
switches	0:0e018d759a2a	51	"post_binary_hook": {"function": "LPCTargetCode.lpc_patch"},
switches	0:0e018d759a2a	52	"public": false
switches	0:0e018d759a2a	53	},
switches	0:0e018d759a2a	54	"LPC11C24": {
switches	0:0e018d759a2a	55	"inherits": ["LPCTarget"],
switches	0:0e018d759a2a	56	"core": "Cortex-M0",
switches	0:0e018d759a2a	57	"extra_labels": ["NXP", "LPC11XX_11CXX", "LPC11CXX"],
switches	0:0e018d759a2a	58	"supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	59	"device_has": ["ANALOGIN", "CAN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	60	"device_name": "LPC11C24FBD48/301"
switches	0:0e018d759a2a	61	},
switches	0:0e018d759a2a	62	"LPC1114": {
switches	0:0e018d759a2a	63	"inherits": ["LPCTarget"],
switches	0:0e018d759a2a	64	"core": "Cortex-M0",
switches	0:0e018d759a2a	65	"default_toolchain": "uARM",
switches	0:0e018d759a2a	66	"extra_labels": ["NXP", "LPC11XX_11CXX", "LPC11XX"],
switches	0:0e018d759a2a	67	"supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
switches	0:0e018d759a2a	68	"device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	69	"default_lib": "small",
switches	0:0e018d759a2a	70	"release_versions": ["2"],
switches	0:0e018d759a2a	71	"device_name": "LPC1114FN28/102"
switches	0:0e018d759a2a	72	},
switches	0:0e018d759a2a	73	"LPC11U24": {
switches	0:0e018d759a2a	74	"inherits": ["LPCTarget"],
switches	0:0e018d759a2a	75	"core": "Cortex-M0",
switches	0:0e018d759a2a	76	"default_toolchain": "uARM",
switches	0:0e018d759a2a	77	"extra_labels": ["NXP", "LPC11UXX", "LPC11U24_401"],
switches	0:0e018d759a2a	78	"supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	79	"detect_code": ["1040"],
switches	0:0e018d759a2a	80	"device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOCALFILESYSTEM", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SEMIHOST", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	81	"default_lib": "small",
switches	0:0e018d759a2a	82	"release_versions": ["2"],
switches	0:0e018d759a2a	83	"device_name": "LPC11U24FBD48/401"
switches	0:0e018d759a2a	84	},
switches	0:0e018d759a2a	85	"OC_MBUINO": {
switches	0:0e018d759a2a	86	"inherits": ["LPC11U24"],
switches	0:0e018d759a2a	87	"macros": ["TARGET_LPC11U24"],
switches	0:0e018d759a2a	88	"extra_labels": ["NXP", "LPC11UXX"],
switches	0:0e018d759a2a	89	"device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	90	"release_versions": ["2"]
switches	0:0e018d759a2a	91	},
switches	0:0e018d759a2a	92	"LPC11U24_301": {
switches	0:0e018d759a2a	93	"inherits": ["LPCTarget"],
switches	0:0e018d759a2a	94	"core": "Cortex-M0",
switches	0:0e018d759a2a	95	"extra_labels": ["NXP", "LPC11UXX"],
switches	0:0e018d759a2a	96	"supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	97	"device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOCALFILESYSTEM", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SEMIHOST", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	98	"device_name": "LPC11U24FHI33/301"
switches	0:0e018d759a2a	99	},
switches	0:0e018d759a2a	100	"LPC11U34_421": {
switches	0:0e018d759a2a	101	"inherits": ["LPCTarget"],
switches	0:0e018d759a2a	102	"core": "Cortex-M0",
switches	0:0e018d759a2a	103	"default_toolchain": "uARM",
switches	0:0e018d759a2a	104	"extra_labels": ["NXP", "LPC11UXX"],
switches	0:0e018d759a2a	105	"supported_toolchains": ["ARM", "uARM", "GCC_ARM"],
switches	0:0e018d759a2a	106	"device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
switches	0:0e018d759a2a	107	"default_lib": "small",
switches	0:0e018d759a2a	108	"device_name": "LPC11U34FBD48/311"
switches	0:0e018d759a2a	109	},
switches	0:0e018d759a2a	110	"MICRONFCBOARD": {
switches	0:0e018d759a2a	111	"inherits": ["LPC11U34_421"],
switches	0:0e018d759a2a	112	"macros": ["LPC11U34_421", "APPNEARME_MICRONFCBOARD"],
switches	0:0e018d759a2a	113	"extra_labels_add": ["APPNEARME_MICRONFCBOARD"],
switches	0:0e018d759a2a	114	"release_versions": ["2"],
switches	0:0e018d759a2a	115	"device_name": "LPC11U34FBD48/311"
switches	0:0e018d759a2a	116	},
switches	0:0e018d759a2a	117	"LPC11U35_401": {
switches	0:0e018d759a2a	118	"inherits": ["LPCTarget"],
switches	0:0e018d759a2a	119	"core": "Cortex-M0",
switches	0:0e018d759a2a	120	"default_toolchain": "uARM",
switches	0:0e018d759a2a	121	"extra_labels": ["NXP", "LPC11UXX"],
switches	0:0e018d759a2a	122	"supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
switches	0:0e018d759a2a	123	"device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
switches	0:0e018d759a2a	124	"default_lib": "small",
switches	0:0e018d759a2a	125	"release_versions": ["2"],
switches	0:0e018d759a2a	126	"device_name": "LPC11U35FBD48/401"
switches	0:0e018d759a2a	127	},
switches	0:0e018d759a2a	128	"LPC11U35_501": {
switches	0:0e018d759a2a	129	"inherits": ["LPCTarget"],
switches	0:0e018d759a2a	130	"core": "Cortex-M0",
switches	0:0e018d759a2a	131	"default_toolchain": "uARM",
switches	0:0e018d759a2a	132	"extra_labels": ["NXP", "LPC11UXX", "MCU_LPC11U35_501"],
switches	0:0e018d759a2a	133	"supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
switches	0:0e018d759a2a	134	"device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
switches	0:0e018d759a2a	135	"default_lib": "small",
switches	0:0e018d759a2a	136	"release_versions": ["2"],
switches	0:0e018d759a2a	137	"device_name": "LPC11U35FHI33/501"
switches	0:0e018d759a2a	138	},
switches	0:0e018d759a2a	139	"LPC11U35_501_IBDAP": {
switches	0:0e018d759a2a	140	"inherits": ["LPCTarget"],
switches	0:0e018d759a2a	141	"core": "Cortex-M0",
switches	0:0e018d759a2a	142	"default_toolchain": "uARM",
switches	0:0e018d759a2a	143	"extra_labels": ["NXP", "LPC11UXX", "MCU_LPC11U35_501"],
switches	0:0e018d759a2a	144	"supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
switches	0:0e018d759a2a	145	"device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
switches	0:0e018d759a2a	146	"default_lib": "small",
switches	0:0e018d759a2a	147	"device_name": "LPC11U35FHI33/501"
switches	0:0e018d759a2a	148	},
switches	0:0e018d759a2a	149	"XADOW_M0": {
switches	0:0e018d759a2a	150	"inherits": ["LPCTarget"],
switches	0:0e018d759a2a	151	"core": "Cortex-M0",
switches	0:0e018d759a2a	152	"default_toolchain": "uARM",
switches	0:0e018d759a2a	153	"extra_labels": ["NXP", "LPC11UXX", "MCU_LPC11U35_501"],
switches	0:0e018d759a2a	154	"supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
switches	0:0e018d759a2a	155	"device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
switches	0:0e018d759a2a	156	"default_lib": "small",
switches	0:0e018d759a2a	157	"release_versions": ["2"],
switches	0:0e018d759a2a	158	"device_name": "LPC11U35FHI33/501"
switches	0:0e018d759a2a	159	},
switches	0:0e018d759a2a	160	"LPC11U35_Y5_MBUG": {
switches	0:0e018d759a2a	161	"inherits": ["LPCTarget"],
switches	0:0e018d759a2a	162	"core": "Cortex-M0",
switches	0:0e018d759a2a	163	"default_toolchain": "uARM",
switches	0:0e018d759a2a	164	"extra_labels": ["NXP", "LPC11UXX", "MCU_LPC11U35_501"],
switches	0:0e018d759a2a	165	"supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
switches	0:0e018d759a2a	166	"device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
switches	0:0e018d759a2a	167	"default_lib": "small",
switches	0:0e018d759a2a	168	"device_name": "LPC11U35FHI33/501"
switches	0:0e018d759a2a	169	},
switches	0:0e018d759a2a	170	"LPC11U37_501": {
switches	0:0e018d759a2a	171	"inherits": ["LPCTarget"],
switches	0:0e018d759a2a	172	"core": "Cortex-M0",
switches	0:0e018d759a2a	173	"default_toolchain": "uARM",
switches	0:0e018d759a2a	174	"extra_labels": ["NXP", "LPC11UXX"],
switches	0:0e018d759a2a	175	"supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
switches	0:0e018d759a2a	176	"default_lib": "small",
switches	0:0e018d759a2a	177	"device_name": "LPC11U37FBD64/501"
switches	0:0e018d759a2a	178	},
switches	0:0e018d759a2a	179	"LPCCAPPUCCINO": {
switches	0:0e018d759a2a	180	"inherits": ["LPC11U37_501"],
switches	0:0e018d759a2a	181	"device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
switches	0:0e018d759a2a	182	"device_name": "LPC11U37FBD64/501"
switches	0:0e018d759a2a	183	},
switches	0:0e018d759a2a	184	"ARCH_GPRS": {
switches	0:0e018d759a2a	185	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	186	"core": "Cortex-M0",
switches	0:0e018d759a2a	187	"default_toolchain": "uARM",
switches	0:0e018d759a2a	188	"extra_labels": ["NXP", "LPC11UXX", "LPC11U37_501"],
switches	0:0e018d759a2a	189	"supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
switches	0:0e018d759a2a	190	"inherits": ["LPCTarget"],
switches	0:0e018d759a2a	191	"device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
switches	0:0e018d759a2a	192	"default_lib": "small",
switches	0:0e018d759a2a	193	"release_versions": ["2"],
switches	0:0e018d759a2a	194	"device_name": "LPC11U37FBD64/501"
switches	0:0e018d759a2a	195	},
switches	0:0e018d759a2a	196	"LPC11U68": {
switches	0:0e018d759a2a	197	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	198	"core": "Cortex-M0+",
switches	0:0e018d759a2a	199	"default_toolchain": "uARM",
switches	0:0e018d759a2a	200	"extra_labels": ["NXP", "LPC11U6X"],
switches	0:0e018d759a2a	201	"supported_toolchains": ["ARM", "uARM", "GCC_CR", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	202	"inherits": ["LPCTarget"],
switches	0:0e018d759a2a	203	"detect_code": ["1168"],
switches	0:0e018d759a2a	204	"device_has": ["ANALOGIN", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI"],
switches	0:0e018d759a2a	205	"default_lib": "small",
switches	0:0e018d759a2a	206	"release_versions": ["2"],
switches	0:0e018d759a2a	207	"device_name": "LPC11U68JBD100"
switches	0:0e018d759a2a	208	},
switches	0:0e018d759a2a	209	"LPC1347": {
switches	0:0e018d759a2a	210	"inherits": ["LPCTarget"],
switches	0:0e018d759a2a	211	"core": "Cortex-M3",
switches	0:0e018d759a2a	212	"extra_labels": ["NXP", "LPC13XX"],
switches	0:0e018d759a2a	213	"supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	214	"device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	215	"release_versions": ["2"],
switches	0:0e018d759a2a	216	"device_name": "LPC1347FBD48"
switches	0:0e018d759a2a	217	},
switches	0:0e018d759a2a	218	"LPC1549": {
switches	0:0e018d759a2a	219	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	220	"core": "Cortex-M3",
switches	0:0e018d759a2a	221	"default_toolchain": "uARM",
switches	0:0e018d759a2a	222	"extra_labels": ["NXP", "LPC15XX"],
switches	0:0e018d759a2a	223	"supported_toolchains": ["uARM", "GCC_CR", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	224	"inherits": ["LPCTarget"],
switches	0:0e018d759a2a	225	"detect_code": ["1549"],
switches	0:0e018d759a2a	226	"device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "INTERRUPTIN", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SPI", "SPISLAVE"],
switches	0:0e018d759a2a	227	"default_lib": "small",
switches	0:0e018d759a2a	228	"release_versions": ["2"],
switches	0:0e018d759a2a	229	"device_name": "lpc1549"
switches	0:0e018d759a2a	230	},
switches	0:0e018d759a2a	231	"LPC1768": {
switches	0:0e018d759a2a	232	"inherits": ["LPCTarget"],
switches	0:0e018d759a2a	233	"core": "Cortex-M3",
switches	0:0e018d759a2a	234	"extra_labels": ["NXP", "LPC176X", "MBED_LPC1768"],
switches	0:0e018d759a2a	235	"supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
switches	0:0e018d759a2a	236	"detect_code": ["1010"],
switches	0:0e018d759a2a	237	"device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "DEBUG_AWARENESS", "ERROR_PATTERN", "ETHERNET", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOCALFILESYSTEM", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SEMIHOST", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	238	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	239	"features": ["LWIP"],
switches	0:0e018d759a2a	240	"device_name": "LPC1768"
switches	0:0e018d759a2a	241	},
switches	0:0e018d759a2a	242	"ARCH_PRO": {
switches	0:0e018d759a2a	243	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	244	"core": "Cortex-M3",
switches	0:0e018d759a2a	245	"supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
switches	0:0e018d759a2a	246	"extra_labels": ["NXP", "LPC176X"],
switches	0:0e018d759a2a	247	"macros": ["TARGET_LPC1768"],
switches	0:0e018d759a2a	248	"inherits": ["LPCTarget"],
switches	0:0e018d759a2a	249	"device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "DEBUG_AWARENESS", "ERROR_PATTERN", "ETHERNET", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	250	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	251	"features": ["LWIP"],
switches	0:0e018d759a2a	252	"device_name": "LPC1768"
switches	0:0e018d759a2a	253	},
switches	0:0e018d759a2a	254	"UBLOX_C027": {
switches	0:0e018d759a2a	255	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	256	"core": "Cortex-M3",
switches	0:0e018d759a2a	257	"supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
switches	0:0e018d759a2a	258	"extra_labels": ["NXP", "LPC176X"],
switches	0:0e018d759a2a	259	"macros": ["TARGET_LPC1768"],
switches	0:0e018d759a2a	260	"inherits": ["LPCTarget"],
switches	0:0e018d759a2a	261	"device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "DEBUG_AWARENESS", "ERROR_RED", "ETHERNET", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	262	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	263	"features": ["LWIP"],
switches	0:0e018d759a2a	264	"device_name": "LPC1768"
switches	0:0e018d759a2a	265	},
switches	0:0e018d759a2a	266	"XBED_LPC1768": {
switches	0:0e018d759a2a	267	"inherits": ["LPCTarget"],
switches	0:0e018d759a2a	268	"core": "Cortex-M3",
switches	0:0e018d759a2a	269	"supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
switches	0:0e018d759a2a	270	"extra_labels": ["NXP", "LPC176X", "XBED_LPC1768"],
switches	0:0e018d759a2a	271	"macros": ["TARGET_LPC1768"],
switches	0:0e018d759a2a	272	"detect_code": ["1010"],
switches	0:0e018d759a2a	273	"device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "DEBUG_AWARENESS", "ERROR_PATTERN", "ETHERNET", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOCALFILESYSTEM", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SEMIHOST", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	274	"device_name": "LPC1768"
switches	0:0e018d759a2a	275	},
switches	0:0e018d759a2a	276	"LPC2368": {
switches	0:0e018d759a2a	277	"inherits": ["LPCTarget"],
switches	0:0e018d759a2a	278	"core": "ARM7TDMI-S",
switches	0:0e018d759a2a	279	"extra_labels": ["NXP", "LPC23XX"],
switches	0:0e018d759a2a	280	"supported_toolchains": ["GCC_ARM", "GCC_CR"],
switches	0:0e018d759a2a	281	"device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "ERROR_PATTERN", "ETHERNET", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOCALFILESYSTEM", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SEMIHOST", "SERIAL", "SPI", "SPISLAVE", "STDIO_MESSAGES"]
switches	0:0e018d759a2a	282	},
switches	0:0e018d759a2a	283	"LPC2460": {
switches	0:0e018d759a2a	284	"inherits": ["LPCTarget"],
switches	0:0e018d759a2a	285	"core": "ARM7TDMI-S",
switches	0:0e018d759a2a	286	"extra_labels": ["NXP", "LPC2460"],
switches	0:0e018d759a2a	287	"supported_toolchains": ["GCC_ARM"],
switches	0:0e018d759a2a	288	"device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "ERROR_PATTERN", "ETHERNET", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SPI", "SPISLAVE", "STDIO_MESSAGES"]
switches	0:0e018d759a2a	289	},
switches	0:0e018d759a2a	290	"LPC810": {
switches	0:0e018d759a2a	291	"inherits": ["LPCTarget"],
switches	0:0e018d759a2a	292	"core": "Cortex-M0+",
switches	0:0e018d759a2a	293	"default_toolchain": "uARM",
switches	0:0e018d759a2a	294	"extra_labels": ["NXP", "LPC81X"],
switches	0:0e018d759a2a	295	"is_disk_virtual": true,
switches	0:0e018d759a2a	296	"supported_toolchains": ["uARM", "IAR", "GCC_ARM"],
switches	0:0e018d759a2a	297	"device_has": ["ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PWMOUT", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE"],
switches	0:0e018d759a2a	298	"default_lib": "small",
switches	0:0e018d759a2a	299	"device_name": "LPC810M021FN8"
switches	0:0e018d759a2a	300	},
switches	0:0e018d759a2a	301	"LPC812": {
switches	0:0e018d759a2a	302	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	303	"core": "Cortex-M0+",
switches	0:0e018d759a2a	304	"default_toolchain": "uARM",
switches	0:0e018d759a2a	305	"extra_labels": ["NXP", "LPC81X"],
switches	0:0e018d759a2a	306	"is_disk_virtual": true,
switches	0:0e018d759a2a	307	"supported_toolchains": ["uARM", "IAR", "GCC_ARM"],
switches	0:0e018d759a2a	308	"inherits": ["LPCTarget"],
switches	0:0e018d759a2a	309	"detect_code": ["1050"],
switches	0:0e018d759a2a	310	"device_has": ["ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PWMOUT", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE"],
switches	0:0e018d759a2a	311	"default_lib": "small",
switches	0:0e018d759a2a	312	"release_versions": ["2"],
switches	0:0e018d759a2a	313	"device_name": "LPC812M101JDH20"
switches	0:0e018d759a2a	314	},
switches	0:0e018d759a2a	315	"LPC824": {
switches	0:0e018d759a2a	316	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	317	"core": "Cortex-M0+",
switches	0:0e018d759a2a	318	"default_toolchain": "uARM",
switches	0:0e018d759a2a	319	"extra_labels": ["NXP", "LPC82X"],
switches	0:0e018d759a2a	320	"is_disk_virtual": true,
switches	0:0e018d759a2a	321	"supported_toolchains": ["uARM", "GCC_ARM", "GCC_CR", "IAR"],
switches	0:0e018d759a2a	322	"inherits": ["LPCTarget"],
switches	0:0e018d759a2a	323	"device_has": ["ANALOGIN", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
switches	0:0e018d759a2a	324	"default_lib": "small",
switches	0:0e018d759a2a	325	"release_versions": ["2"],
switches	0:0e018d759a2a	326	"device_name": "LPC824M201JDH20"
switches	0:0e018d759a2a	327	},
switches	0:0e018d759a2a	328	"SSCI824": {
switches	0:0e018d759a2a	329	"inherits": ["LPCTarget"],
switches	0:0e018d759a2a	330	"core": "Cortex-M0+",
switches	0:0e018d759a2a	331	"default_toolchain": "uARM",
switches	0:0e018d759a2a	332	"extra_labels": ["NXP", "LPC82X"],
switches	0:0e018d759a2a	333	"is_disk_virtual": true,
switches	0:0e018d759a2a	334	"supported_toolchains": ["uARM", "GCC_ARM"],
switches	0:0e018d759a2a	335	"device_has": ["ANALOGIN", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
switches	0:0e018d759a2a	336	"default_lib": "small",
switches	0:0e018d759a2a	337	"release_versions": ["2"]
switches	0:0e018d759a2a	338	},
switches	0:0e018d759a2a	339	"LPC4088": {
switches	0:0e018d759a2a	340	"inherits": ["LPCTarget"],
switches	0:0e018d759a2a	341	"core": "Cortex-M4F",
switches	0:0e018d759a2a	342	"extra_labels": ["NXP", "LPC408X"],
switches	0:0e018d759a2a	343	"is_disk_virtual": true,
switches	0:0e018d759a2a	344	"supported_toolchains": ["ARM", "GCC_CR", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	345	"post_binary_hook": {
switches	0:0e018d759a2a	346	"function": "LPC4088Code.binary_hook",
switches	0:0e018d759a2a	347	"toolchains": ["ARM_STD", "ARM_MICRO"]
switches	0:0e018d759a2a	348	},
switches	0:0e018d759a2a	349	"device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "DEBUG_AWARENESS", "ERROR_PATTERN", "ETHERNET", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	350	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	351	"device_name": "LPC4088FBD144"
switches	0:0e018d759a2a	352	},
switches	0:0e018d759a2a	353	"LPC4088_DM": {
switches	0:0e018d759a2a	354	"inherits": ["LPC4088"],
switches	0:0e018d759a2a	355	"release_versions": ["2", "5"]
switches	0:0e018d759a2a	356	},
switches	0:0e018d759a2a	357	"LPC4330_M4": {
switches	0:0e018d759a2a	358	"inherits": ["LPCTarget"],
switches	0:0e018d759a2a	359	"core": "Cortex-M4F",
switches	0:0e018d759a2a	360	"extra_labels": ["NXP", "LPC43XX", "LPC4330"],
switches	0:0e018d759a2a	361	"supported_toolchains": ["ARM", "GCC_CR", "IAR", "GCC_ARM"],
switches	0:0e018d759a2a	362	"device_has": ["ANALOGIN", "ANALOGOUT", "DEBUG_AWARENESS", "ERROR_PATTERN", "ETHERNET", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	363	"device_name": "LPC4330"
switches	0:0e018d759a2a	364	},
switches	0:0e018d759a2a	365	"LPC4330_M0": {
switches	0:0e018d759a2a	366	"inherits": ["LPCTarget"],
switches	0:0e018d759a2a	367	"core": "Cortex-M0",
switches	0:0e018d759a2a	368	"extra_labels": ["NXP", "LPC43XX", "LPC4330"],
switches	0:0e018d759a2a	369	"supported_toolchains": ["ARM", "GCC_CR", "IAR"],
switches	0:0e018d759a2a	370	"device_has": ["ANALOGIN", "ANALOGOUT", "DEBUG_AWARENESS", "ERROR_PATTERN", "ETHERNET", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"]
switches	0:0e018d759a2a	371	},
switches	0:0e018d759a2a	372	"LPC4337": {
switches	0:0e018d759a2a	373	"inherits": ["LPCTarget"],
switches	0:0e018d759a2a	374	"core": "Cortex-M4F",
switches	0:0e018d759a2a	375	"extra_labels": ["NXP", "LPC43XX", "LPC4337"],
switches	0:0e018d759a2a	376	"supported_toolchains": ["ARM"],
switches	0:0e018d759a2a	377	"device_has": ["ANALOGIN", "ANALOGOUT", "DEBUG_AWARENESS", "ERROR_RED", "ETHERNET", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	378	"release_versions": ["2"],
switches	0:0e018d759a2a	379	"device_name": "LPC4337"
switches	0:0e018d759a2a	380	},
switches	0:0e018d759a2a	381	"LPC1800": {
switches	0:0e018d759a2a	382	"inherits": ["LPCTarget"],
switches	0:0e018d759a2a	383	"core": "Cortex-M3",
switches	0:0e018d759a2a	384	"extra_labels": ["NXP", "LPC43XX"],
switches	0:0e018d759a2a	385	"public": false,
switches	0:0e018d759a2a	386	"supported_toolchains": ["ARM", "GCC_CR", "IAR"]
switches	0:0e018d759a2a	387	},
switches	0:0e018d759a2a	388	"LPC11U37H_401": {
switches	0:0e018d759a2a	389	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	390	"core": "Cortex-M0",
switches	0:0e018d759a2a	391	"default_toolchain": "uARM",
switches	0:0e018d759a2a	392	"extra_labels": ["NXP", "LPC11UXX"],
switches	0:0e018d759a2a	393	"supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR"],
switches	0:0e018d759a2a	394	"inherits": ["LPCTarget"],
switches	0:0e018d759a2a	395	"device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
switches	0:0e018d759a2a	396	"default_lib": "small",
switches	0:0e018d759a2a	397	"release_versions": ["2"],
switches	0:0e018d759a2a	398	"device_name": "LPC11U37HFBD64/401"
switches	0:0e018d759a2a	399	},
switches	0:0e018d759a2a	400	"ELEKTOR_COCORICO": {
switches	0:0e018d759a2a	401	"core": "Cortex-M0+",
switches	0:0e018d759a2a	402	"default_toolchain": "uARM",
switches	0:0e018d759a2a	403	"extra_labels": ["NXP", "LPC81X"],
switches	0:0e018d759a2a	404	"supported_toolchains": ["uARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	405	"inherits": ["LPCTarget"],
switches	0:0e018d759a2a	406	"is_disk_virtual": true,
switches	0:0e018d759a2a	407	"detect_code": ["C000"],
switches	0:0e018d759a2a	408	"default_lib": "small",
switches	0:0e018d759a2a	409	"device_name": "LPC812M101JDH16"
switches	0:0e018d759a2a	410	},
switches	0:0e018d759a2a	411	"KL05Z": {
switches	0:0e018d759a2a	412	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	413	"core": "Cortex-M0+",
switches	0:0e018d759a2a	414	"default_toolchain": "uARM",
switches	0:0e018d759a2a	415	"extra_labels": ["Freescale", "KLXX"],
switches	0:0e018d759a2a	416	"is_disk_virtual": true,
switches	0:0e018d759a2a	417	"supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	418	"inherits": ["Target"],
switches	0:0e018d759a2a	419	"device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SEMIHOST", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	420	"default_lib": "small",
switches	0:0e018d759a2a	421	"release_versions": ["2"],
switches	0:0e018d759a2a	422	"device_name": "MKL05Z32xxx4"
switches	0:0e018d759a2a	423	},
switches	0:0e018d759a2a	424	"KL25Z": {
switches	0:0e018d759a2a	425	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	426	"core": "Cortex-M0+",
switches	0:0e018d759a2a	427	"extra_labels": ["Freescale", "KLXX"],
switches	0:0e018d759a2a	428	"is_disk_virtual": true,
switches	0:0e018d759a2a	429	"supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	430	"inherits": ["Target"],
switches	0:0e018d759a2a	431	"detect_code": ["0200"],
switches	0:0e018d759a2a	432	"device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SEMIHOST", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	433	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	434	"device_name": "MKL25Z128xxx4"
switches	0:0e018d759a2a	435	},
switches	0:0e018d759a2a	436	"KL26Z": {
switches	0:0e018d759a2a	437	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	438	"core": "Cortex-M0+",
switches	0:0e018d759a2a	439	"extra_labels": ["Freescale", "KLXX"],
switches	0:0e018d759a2a	440	"is_disk_virtual": true,
switches	0:0e018d759a2a	441	"supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	442	"inherits": ["Target"],
switches	0:0e018d759a2a	443	"device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SEMIHOST", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	444	"device_name": "MKL26Z128xxx4"
switches	0:0e018d759a2a	445	},
switches	0:0e018d759a2a	446	"KL46Z": {
switches	0:0e018d759a2a	447	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	448	"core": "Cortex-M0+",
switches	0:0e018d759a2a	449	"extra_labels": ["Freescale", "KLXX"],
switches	0:0e018d759a2a	450	"is_disk_virtual": true,
switches	0:0e018d759a2a	451	"supported_toolchains": ["GCC_ARM", "ARM", "IAR"],
switches	0:0e018d759a2a	452	"inherits": ["Target"],
switches	0:0e018d759a2a	453	"detect_code": ["0220"],
switches	0:0e018d759a2a	454	"device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SEMIHOST", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	455	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	456	"device_name": "MKL46Z256xxx4"
switches	0:0e018d759a2a	457	},
switches	0:0e018d759a2a	458	"K20D50M": {
switches	0:0e018d759a2a	459	"inherits": ["Target"],
switches	0:0e018d759a2a	460	"core": "Cortex-M4",
switches	0:0e018d759a2a	461	"extra_labels": ["Freescale", "K20XX"],
switches	0:0e018d759a2a	462	"is_disk_virtual": true,
switches	0:0e018d759a2a	463	"supported_toolchains": ["GCC_ARM", "ARM", "IAR"],
switches	0:0e018d759a2a	464	"detect_code": ["0230"],
switches	0:0e018d759a2a	465	"device_has": ["ANALOGIN", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SEMIHOST", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	466	"release_versions": ["2"],
switches	0:0e018d759a2a	467	"device_name": "MK20DX128xxx5"
switches	0:0e018d759a2a	468	},
switches	0:0e018d759a2a	469	"TEENSY3_1": {
switches	0:0e018d759a2a	470	"inherits": ["Target"],
switches	0:0e018d759a2a	471	"core": "Cortex-M4",
switches	0:0e018d759a2a	472	"extra_labels": ["Freescale", "K20XX", "K20DX256"],
switches	0:0e018d759a2a	473	"OUTPUT_EXT": "hex",
switches	0:0e018d759a2a	474	"is_disk_virtual": true,
switches	0:0e018d759a2a	475	"supported_toolchains": ["GCC_ARM", "ARM"],
switches	0:0e018d759a2a	476	"post_binary_hook": {
switches	0:0e018d759a2a	477	"function": "TEENSY3_1Code.binary_hook",
switches	0:0e018d759a2a	478	"toolchains": ["ARM_STD", "ARM_MICRO", "GCC_ARM"]
switches	0:0e018d759a2a	479	},
switches	0:0e018d759a2a	480	"detect_code": ["0230"],
switches	0:0e018d759a2a	481	"device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SEMIHOST", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	482	"release_versions": ["2"],
switches	0:0e018d759a2a	483	"device_name": "MK20DX256xxx7"
switches	0:0e018d759a2a	484	},
switches	0:0e018d759a2a	485	"MCU_K22F512": {
switches	0:0e018d759a2a	486	"core": "Cortex-M4F",
switches	0:0e018d759a2a	487	"supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	488	"extra_labels": ["Freescale", "KSDK2_MCUS", "MCU_K22F", "MCU_K22F512", "FRDM", "KPSDK_MCUS", "KPSDK_CODE"],
switches	0:0e018d759a2a	489	"is_disk_virtual": true,
switches	0:0e018d759a2a	490	"public": false,
switches	0:0e018d759a2a	491	"macros": ["CPU_MK22FN512VLH12", "FSL_RTOS_MBED"],
switches	0:0e018d759a2a	492	"inherits": ["Target"],
switches	0:0e018d759a2a	493	"detect_code": ["0231"],
switches	0:0e018d759a2a	494	"device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	495	"device_name": "MK22DN512xxx5"
switches	0:0e018d759a2a	496	},
switches	0:0e018d759a2a	497	"K22F": {
switches	0:0e018d759a2a	498	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	499	"inherits": ["MCU_K22F512"],
switches	0:0e018d759a2a	500	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	501	"extra_labels_add": ["FRDM"]
switches	0:0e018d759a2a	502	},
switches	0:0e018d759a2a	503	"KL27Z": {
switches	0:0e018d759a2a	504	"inherits": ["Target"],
switches	0:0e018d759a2a	505	"core": "Cortex-M0+",
switches	0:0e018d759a2a	506	"extra_labels": ["Freescale", "KSDK2_MCUS", "FRDM"],
switches	0:0e018d759a2a	507	"macros": ["CPU_MKL27Z64VLH4", "FSL_RTOS_MBED"],
switches	0:0e018d759a2a	508	"supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	509	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	510	"is_disk_virtual": true,
switches	0:0e018d759a2a	511	"default_toolchain": "ARM",
switches	0:0e018d759a2a	512	"detect_code": ["0261"],
switches	0:0e018d759a2a	513	"device_has": ["ANALOGIN", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	514	"default_lib": "std",
switches	0:0e018d759a2a	515	"release_versions": ["2"],
switches	0:0e018d759a2a	516	"device_name": "MKL27Z64xxx4"
switches	0:0e018d759a2a	517	},
switches	0:0e018d759a2a	518	"KL43Z": {
switches	0:0e018d759a2a	519	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	520	"core": "Cortex-M0+",
switches	0:0e018d759a2a	521	"supported_toolchains": ["GCC_ARM", "ARM", "IAR"],
switches	0:0e018d759a2a	522	"extra_labels": ["Freescale", "KSDK2_MCUS", "FRDM"],
switches	0:0e018d759a2a	523	"macros": ["CPU_MKL43Z256VLH4", "FSL_RTOS_MBED"],
switches	0:0e018d759a2a	524	"is_disk_virtual": true,
switches	0:0e018d759a2a	525	"inherits": ["Target"],
switches	0:0e018d759a2a	526	"detect_code": ["0262"],
switches	0:0e018d759a2a	527	"device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SEMIHOST", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	528	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	529	"device_name": "MKL43Z256xxx4"
switches	0:0e018d759a2a	530	},
switches	0:0e018d759a2a	531	"KL82Z": {
switches	0:0e018d759a2a	532	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	533	"core": "Cortex-M0+",
switches	0:0e018d759a2a	534	"supported_toolchains": ["GCC_ARM", "ARM", "IAR"],
switches	0:0e018d759a2a	535	"extra_labels": ["Freescale", "KSDK2_MCUS", "FRDM"],
switches	0:0e018d759a2a	536	"macros": ["CPU_MKL82Z128VLK7", "FSL_RTOS_MBED"],
switches	0:0e018d759a2a	537	"is_disk_virtual": true,
switches	0:0e018d759a2a	538	"inherits": ["Target"],
switches	0:0e018d759a2a	539	"detect_code": ["0218"],
switches	0:0e018d759a2a	540	"device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SEMIHOST", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	541	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	542	"device_name": "MKL82Z128xxx7"
switches	0:0e018d759a2a	543	},
switches	0:0e018d759a2a	544	"KW24D": {
switches	0:0e018d759a2a	545	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	546	"core": "Cortex-M4",
switches	0:0e018d759a2a	547	"supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	548	"extra_labels": ["Freescale", "KSDK2_MCUS", "FRDM"],
switches	0:0e018d759a2a	549	"is_disk_virtual": true,
switches	0:0e018d759a2a	550	"macros": ["CPU_MKW24D512VHA5", "FSL_RTOS_MBED"],
switches	0:0e018d759a2a	551	"inherits": ["Target"],
switches	0:0e018d759a2a	552	"detect_code": ["0250"],
switches	0:0e018d759a2a	553	"device_has": ["ANALOGIN", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES", "TRNG"],
switches	0:0e018d759a2a	554	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	555	"device_name": "MKW24D512xxx5"
switches	0:0e018d759a2a	556	},
switches	0:0e018d759a2a	557	"K64F": {
switches	0:0e018d759a2a	558	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	559	"core": "Cortex-M4F",
switches	0:0e018d759a2a	560	"supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	561	"extra_labels": ["Freescale", "KSDK2_MCUS", "FRDM", "KPSDK_MCUS", "KPSDK_CODE", "MCU_K64F"],
switches	0:0e018d759a2a	562	"is_disk_virtual": true,
switches	0:0e018d759a2a	563	"macros": ["CPU_MK64FN1M0VMD12", "FSL_RTOS_MBED"],
switches	0:0e018d759a2a	564	"inherits": ["Target"],
switches	0:0e018d759a2a	565	"detect_code": ["0240"],
switches	0:0e018d759a2a	566	"device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES", "STORAGE", "TRNG"],
switches	0:0e018d759a2a	567	"features": ["LWIP", "STORAGE"],
switches	0:0e018d759a2a	568	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	569	"device_name": "MK64FN1M0xxx12"
switches	0:0e018d759a2a	570	},
switches	0:0e018d759a2a	571	"MTS_GAMBIT": {
switches	0:0e018d759a2a	572	"inherits": ["Target"],
switches	0:0e018d759a2a	573	"core": "Cortex-M4F",
switches	0:0e018d759a2a	574	"supported_toolchains": ["ARM", "GCC_ARM"],
switches	0:0e018d759a2a	575	"extra_labels": ["Freescale", "KSDK2_MCUS", "KPSDK_MCUS", "KPSDK_CODE", "MCU_K64F"],
switches	0:0e018d759a2a	576	"is_disk_virtual": true,
switches	0:0e018d759a2a	577	"macros": ["CPU_MK64FN1M0VMD12", "FSL_RTOS_MBED", "TARGET_K64F"],
switches	0:0e018d759a2a	578	"device_has": ["I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	579	"device_name": "MK64FN1M0xxx12"
switches	0:0e018d759a2a	580	},
switches	0:0e018d759a2a	581	"HEXIWEAR": {
switches	0:0e018d759a2a	582	"inherits": ["Target"],
switches	0:0e018d759a2a	583	"core": "Cortex-M4F",
switches	0:0e018d759a2a	584	"extra_labels": ["Freescale", "KSDK2_MCUS", "MCU_K64F"],
switches	0:0e018d759a2a	585	"supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	586	"macros": ["CPU_MK64FN1M0VMD12", "FSL_RTOS_MBED", "TARGET_K64F"],
switches	0:0e018d759a2a	587	"is_disk_virtual": true,
switches	0:0e018d759a2a	588	"default_toolchain": "ARM",
switches	0:0e018d759a2a	589	"detect_code": ["0214"],
switches	0:0e018d759a2a	590	"device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES", "TRNG"],
switches	0:0e018d759a2a	591	"default_lib": "std",
switches	0:0e018d759a2a	592	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	593	"device_name": "MK64FN1M0xxx12"
switches	0:0e018d759a2a	594	},
switches	0:0e018d759a2a	595	"K66F": {
switches	0:0e018d759a2a	596	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	597	"core": "Cortex-M4F",
switches	0:0e018d759a2a	598	"supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	599	"extra_labels": ["Freescale", "KSDK2_MCUS", "FRDM"],
switches	0:0e018d759a2a	600	"is_disk_virtual": true,
switches	0:0e018d759a2a	601	"macros": ["CPU_MK66FN2M0VMD18", "FSL_RTOS_MBED"],
switches	0:0e018d759a2a	602	"inherits": ["Target"],
switches	0:0e018d759a2a	603	"detect_code": ["0311"],
switches	0:0e018d759a2a	604	"device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES", "TRNG"],
switches	0:0e018d759a2a	605	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	606	"device_name" : "MK66FN2M0xxx18"
switches	0:0e018d759a2a	607	},
switches	0:0e018d759a2a	608	"K82F": {
switches	0:0e018d759a2a	609	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	610	"core": "Cortex-M4F",
switches	0:0e018d759a2a	611	"supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	612	"extra_labels": ["Freescale", "KSDK2_MCUS", "FRDM"],
switches	0:0e018d759a2a	613	"is_disk_virtual": true,
switches	0:0e018d759a2a	614	"macros": ["CPU_MK82FN256VDC15", "FSL_RTOS_MBED"],
switches	0:0e018d759a2a	615	"inherits": ["Target"],
switches	0:0e018d759a2a	616	"detect_code": ["0217"],
switches	0:0e018d759a2a	617	"device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	618	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	619	"device_name" : "MK66FN256xxx15"
switches	0:0e018d759a2a	620	},
switches	0:0e018d759a2a	621	"NUCLEO_F030R8": {
switches	0:0e018d759a2a	622	"supported_form_factors": ["ARDUINO", "MORPHO"],
switches	0:0e018d759a2a	623	"core": "Cortex-M0",
switches	0:0e018d759a2a	624	"default_toolchain": "ARM",
switches	0:0e018d759a2a	625	"extra_labels": ["STM", "STM32F0", "STM32F030R8"],
switches	0:0e018d759a2a	626	"supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
switches	0:0e018d759a2a	627	"inherits": ["Target"],
switches	0:0e018d759a2a	628	"detect_code": ["0725"],
switches	0:0e018d759a2a	629	"macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	630	"device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	631	"default_lib": "small",
switches	0:0e018d759a2a	632	"release_versions": ["2"],
switches	0:0e018d759a2a	633	"device_name": "STM32F030R8"
switches	0:0e018d759a2a	634	},
switches	0:0e018d759a2a	635	"NUCLEO_F031K6": {
switches	0:0e018d759a2a	636	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	637	"core": "Cortex-M0",
switches	0:0e018d759a2a	638	"default_toolchain": "uARM",
switches	0:0e018d759a2a	639	"extra_labels": ["STM", "STM32F0", "STM32F031K6"],
switches	0:0e018d759a2a	640	"supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
switches	0:0e018d759a2a	641	"inherits": ["Target"],
switches	0:0e018d759a2a	642	"detect_code": ["0791"],
switches	0:0e018d759a2a	643	"macros": ["RTC_LSI=1", "TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	644	"device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	645	"default_lib": "small",
switches	0:0e018d759a2a	646	"release_versions": ["2"],
switches	0:0e018d759a2a	647	"device_name": "STM32F031K6"
switches	0:0e018d759a2a	648	},
switches	0:0e018d759a2a	649	"NUCLEO_F042K6": {
switches	0:0e018d759a2a	650	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	651	"core": "Cortex-M0",
switches	0:0e018d759a2a	652	"default_toolchain": "uARM",
switches	0:0e018d759a2a	653	"extra_labels": ["STM", "STM32F0", "STM32F042K6"],
switches	0:0e018d759a2a	654	"supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
switches	0:0e018d759a2a	655	"inherits": ["Target"],
switches	0:0e018d759a2a	656	"detect_code": ["0785"],
switches	0:0e018d759a2a	657	"macros": ["RTC_LSI=1", "TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	658	"device_has": ["ANALOGIN", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	659	"default_lib": "small",
switches	0:0e018d759a2a	660	"release_versions": ["2"],
switches	0:0e018d759a2a	661	"device_name": "STM32F042K6"
switches	0:0e018d759a2a	662	},
switches	0:0e018d759a2a	663	"NUCLEO_F070RB": {
switches	0:0e018d759a2a	664	"supported_form_factors": ["ARDUINO", "MORPHO"],
switches	0:0e018d759a2a	665	"core": "Cortex-M0",
switches	0:0e018d759a2a	666	"default_toolchain": "ARM",
switches	0:0e018d759a2a	667	"extra_labels": ["STM", "STM32F0", "STM32F070RB"],
switches	0:0e018d759a2a	668	"supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
switches	0:0e018d759a2a	669	"inherits": ["Target"],
switches	0:0e018d759a2a	670	"detect_code": ["0755"],
switches	0:0e018d759a2a	671	"macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	672	"device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	673	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	674	"device_name": "STM32F070RB"
switches	0:0e018d759a2a	675	},
switches	0:0e018d759a2a	676	"NUCLEO_F072RB": {
switches	0:0e018d759a2a	677	"supported_form_factors": ["ARDUINO", "MORPHO"],
switches	0:0e018d759a2a	678	"core": "Cortex-M0",
switches	0:0e018d759a2a	679	"default_toolchain": "ARM",
switches	0:0e018d759a2a	680	"extra_labels": ["STM", "STM32F0", "STM32F072RB"],
switches	0:0e018d759a2a	681	"supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
switches	0:0e018d759a2a	682	"inherits": ["Target"],
switches	0:0e018d759a2a	683	"detect_code": ["0730"],
switches	0:0e018d759a2a	684	"macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	685	"device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	686	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	687	"device_name": "STM32F072RB"
switches	0:0e018d759a2a	688	},
switches	0:0e018d759a2a	689	"NUCLEO_F091RC": {
switches	0:0e018d759a2a	690	"supported_form_factors": ["ARDUINO", "MORPHO"],
switches	0:0e018d759a2a	691	"core": "Cortex-M0",
switches	0:0e018d759a2a	692	"default_toolchain": "ARM",
switches	0:0e018d759a2a	693	"extra_labels": ["STM", "STM32F0", "STM32F091RC"],
switches	0:0e018d759a2a	694	"supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
switches	0:0e018d759a2a	695	"inherits": ["Target"],
switches	0:0e018d759a2a	696	"detect_code": ["0750"],
switches	0:0e018d759a2a	697	"macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	698	"device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	699	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	700	"device_name": "STM32F091RC"
switches	0:0e018d759a2a	701	},
switches	0:0e018d759a2a	702	"NUCLEO_F103RB": {
switches	0:0e018d759a2a	703	"supported_form_factors": ["ARDUINO", "MORPHO"],
switches	0:0e018d759a2a	704	"core": "Cortex-M3",
switches	0:0e018d759a2a	705	"default_toolchain": "ARM",
switches	0:0e018d759a2a	706	"extra_labels": ["STM", "STM32F1", "STM32F103RB"],
switches	0:0e018d759a2a	707	"supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	708	"inherits": ["Target"],
switches	0:0e018d759a2a	709	"detect_code": ["0700"],
switches	0:0e018d759a2a	710	"macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	711	"device_has": ["ANALOGIN", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	712	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	713	"device_name": "STM32F103RB"
switches	0:0e018d759a2a	714	},
switches	0:0e018d759a2a	715	"NUCLEO_F207ZG": {
switches	0:0e018d759a2a	716	"supported_form_factors": ["ARDUINO", "MORPHO"],
switches	0:0e018d759a2a	717	"core": "Cortex-M3",
switches	0:0e018d759a2a	718	"default_toolchain": "ARM",
switches	0:0e018d759a2a	719	"extra_labels": ["STM", "STM32F2", "STM32F207ZG"],
switches	0:0e018d759a2a	720	"supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
switches	0:0e018d759a2a	721	"inherits": ["Target"],
switches	0:0e018d759a2a	722	"detect_code": ["0835"],
switches	0:0e018d759a2a	723	"macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	724	"device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	725	"features": ["LWIP"],
switches	0:0e018d759a2a	726	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	727	"device_name" : "STM32F207ZG"
switches	0:0e018d759a2a	728	},
switches	0:0e018d759a2a	729	"NUCLEO_F302R8": {
switches	0:0e018d759a2a	730	"supported_form_factors": ["ARDUINO", "MORPHO"],
switches	0:0e018d759a2a	731	"core": "Cortex-M4F",
switches	0:0e018d759a2a	732	"default_toolchain": "ARM",
switches	0:0e018d759a2a	733	"extra_labels": ["STM", "STM32F3", "STM32F302R8"],
switches	0:0e018d759a2a	734	"supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
switches	0:0e018d759a2a	735	"inherits": ["Target"],
switches	0:0e018d759a2a	736	"detect_code": ["0705"],
switches	0:0e018d759a2a	737	"macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	738	"device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	739	"default_lib": "small",
switches	0:0e018d759a2a	740	"release_versions": ["2"],
switches	0:0e018d759a2a	741	"device_name": "STM32F302R8"
switches	0:0e018d759a2a	742	},
switches	0:0e018d759a2a	743	"NUCLEO_F303K8": {
switches	0:0e018d759a2a	744	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	745	"core": "Cortex-M4F",
switches	0:0e018d759a2a	746	"default_toolchain": "ARM",
switches	0:0e018d759a2a	747	"extra_labels": ["STM", "STM32F3", "STM32F303K8"],
switches	0:0e018d759a2a	748	"macros": ["RTC_LSI=1", "TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	749	"supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
switches	0:0e018d759a2a	750	"inherits": ["Target"],
switches	0:0e018d759a2a	751	"detect_code": ["0775"],
switches	0:0e018d759a2a	752	"default_lib": "small",
switches	0:0e018d759a2a	753	"device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	754	"release_versions": ["2"],
switches	0:0e018d759a2a	755	"device_name": "STM32F303K8"
switches	0:0e018d759a2a	756	},
switches	0:0e018d759a2a	757	"NUCLEO_F303RE": {
switches	0:0e018d759a2a	758	"supported_form_factors": ["ARDUINO", "MORPHO"],
switches	0:0e018d759a2a	759	"core": "Cortex-M4F",
switches	0:0e018d759a2a	760	"default_toolchain": "ARM",
switches	0:0e018d759a2a	761	"extra_labels": ["STM", "STM32F3", "STM32F303RE"],
switches	0:0e018d759a2a	762	"supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
switches	0:0e018d759a2a	763	"inherits": ["Target"],
switches	0:0e018d759a2a	764	"detect_code": ["0745"],
switches	0:0e018d759a2a	765	"macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	766	"device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	767	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	768	"device_name": "STM32F303RE"
switches	0:0e018d759a2a	769	},
switches	0:0e018d759a2a	770	"NUCLEO_F303ZE": {
switches	0:0e018d759a2a	771	"supported_form_factors": ["ARDUINO", "MORPHO"],
switches	0:0e018d759a2a	772	"core": "Cortex-M4F",
switches	0:0e018d759a2a	773	"default_toolchain": "ARM",
switches	0:0e018d759a2a	774	"extra_labels": ["STM", "STM32F3", "STM32F303ZE"],
switches	0:0e018d759a2a	775	"supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
switches	0:0e018d759a2a	776	"inherits": ["Target"],
switches	0:0e018d759a2a	777	"detect_code": ["0747"],
switches	0:0e018d759a2a	778	"macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	779	"device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES", "LOWPOWERTIMER"],
switches	0:0e018d759a2a	780	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	781	"device_name": "STM32F303ZE"
switches	0:0e018d759a2a	782	},
switches	0:0e018d759a2a	783	"NUCLEO_F334R8": {
switches	0:0e018d759a2a	784	"supported_form_factors": ["ARDUINO", "MORPHO"],
switches	0:0e018d759a2a	785	"core": "Cortex-M4F",
switches	0:0e018d759a2a	786	"default_toolchain": "ARM",
switches	0:0e018d759a2a	787	"extra_labels": ["STM", "STM32F3", "STM32F334R8"],
switches	0:0e018d759a2a	788	"supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
switches	0:0e018d759a2a	789	"inherits": ["Target"],
switches	0:0e018d759a2a	790	"detect_code": ["0735"],
switches	0:0e018d759a2a	791	"macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	792	"device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	793	"default_lib": "small",
switches	0:0e018d759a2a	794	"release_versions": ["2"],
switches	0:0e018d759a2a	795	"device_name": "STM32F334R8"
switches	0:0e018d759a2a	796	},
switches	0:0e018d759a2a	797	"NUCLEO_F401RE": {
switches	0:0e018d759a2a	798	"supported_form_factors": ["ARDUINO", "MORPHO"],
switches	0:0e018d759a2a	799	"core": "Cortex-M4F",
switches	0:0e018d759a2a	800	"default_toolchain": "ARM",
switches	0:0e018d759a2a	801	"extra_labels": ["STM", "STM32F4", "STM32F401RE"],
switches	0:0e018d759a2a	802	"supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	803	"inherits": ["Target"],
switches	0:0e018d759a2a	804	"detect_code": ["0720"],
switches	0:0e018d759a2a	805	"macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	806	"device_has": ["ANALOGIN", "ERROR_RED", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	807	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	808	"device_name": "STM32F401RE"
switches	0:0e018d759a2a	809	},
switches	0:0e018d759a2a	810	"NUCLEO_F410RB": {
switches	0:0e018d759a2a	811	"supported_form_factors": ["ARDUINO", "MORPHO"],
switches	0:0e018d759a2a	812	"core": "Cortex-M4F",
switches	0:0e018d759a2a	813	"default_toolchain": "ARM",
switches	0:0e018d759a2a	814	"extra_labels": ["STM", "STM32F4", "STM32F410RB","STM32F410Rx"],
switches	0:0e018d759a2a	815	"supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	816	"inherits": ["Target"],
switches	0:0e018d759a2a	817	"macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	818	"detect_code": ["0740"],
switches	0:0e018d759a2a	819	"device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES", "TRNG"],
switches	0:0e018d759a2a	820	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	821	"device_name": "STM32F410RB"
switches	0:0e018d759a2a	822	},
switches	0:0e018d759a2a	823	"NUCLEO_F411RE": {
switches	0:0e018d759a2a	824	"supported_form_factors": ["ARDUINO", "MORPHO"],
switches	0:0e018d759a2a	825	"core": "Cortex-M4F",
switches	0:0e018d759a2a	826	"default_toolchain": "ARM",
switches	0:0e018d759a2a	827	"extra_labels": ["STM", "STM32F4", "STM32F411RE"],
switches	0:0e018d759a2a	828	"supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	829	"inherits": ["Target"],
switches	0:0e018d759a2a	830	"detect_code": ["0740"],
switches	0:0e018d759a2a	831	"macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	832	"device_has": ["ANALOGIN", "ERROR_RED", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	833	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	834	"device_name": "STM32F411RE"
switches	0:0e018d759a2a	835	},
switches	0:0e018d759a2a	836	"ELMO_F411RE": {
switches	0:0e018d759a2a	837	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	838	"core": "Cortex-M4F",
switches	0:0e018d759a2a	839	"default_toolchain": "uARM",
switches	0:0e018d759a2a	840	"extra_labels": ["STM", "STM32F4", "STM32F411RE"],
switches	0:0e018d759a2a	841	"supported_toolchains": ["ARM", "uARM", "GCC_ARM"],
switches	0:0e018d759a2a	842	"inherits": ["Target"],
switches	0:0e018d759a2a	843	"detect_code": ["----"],
switches	0:0e018d759a2a	844	"macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	845	"device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	846	"default_lib": "small",
switches	0:0e018d759a2a	847	"release_versions": ["2"],
switches	0:0e018d759a2a	848	"device_name": "STM32F411RE"
switches	0:0e018d759a2a	849	},
switches	0:0e018d759a2a	850	"NUCLEO_F429ZI": {
switches	0:0e018d759a2a	851	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	852	"inherits": ["Target"],
switches	0:0e018d759a2a	853	"core": "Cortex-M4F",
switches	0:0e018d759a2a	854	"default_toolchain": "ARM",
switches	0:0e018d759a2a	855	"extra_labels": ["STM", "STM32F4", "STM32F429", "STM32F429ZI", "STM32F429xx", "F429_F439"],
switches	0:0e018d759a2a	856	"supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	857	"progen": {"target": "nucleo-f429zi"},
switches	0:0e018d759a2a	858	"macros": ["RTC_LSI=1", "TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	859	"device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "ERROR_RED", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES", "TRNG"],
switches	0:0e018d759a2a	860	"detect_code": ["0796"],
switches	0:0e018d759a2a	861	"features": ["LWIP"],
switches	0:0e018d759a2a	862	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	863	"device_name" : "STM32F429ZI"
switches	0:0e018d759a2a	864	},
switches	0:0e018d759a2a	865	"NUCLEO_F439ZI": {
switches	0:0e018d759a2a	866	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	867	"inherits": ["Target"],
switches	0:0e018d759a2a	868	"core": "Cortex-M4F",
switches	0:0e018d759a2a	869	"default_toolchain": "ARM",
switches	0:0e018d759a2a	870	"extra_labels": ["STM", "STM32F4", "STM32F439", "STM32F439ZI", "STM32F439xx", "F429_F439"],
switches	0:0e018d759a2a	871	"supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	872	"progen": {"target": "nucleo-f439zi"},
switches	0:0e018d759a2a	873	"macros": ["RTC_LSI=1", "TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	874	"device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "ERROR_RED", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES", "TRNG"],
switches	0:0e018d759a2a	875	"detect_code": ["0797"],
switches	0:0e018d759a2a	876	"features": ["LWIP"],
switches	0:0e018d759a2a	877	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	878	"device_name" : "STM32F429ZI"
switches	0:0e018d759a2a	879	},
switches	0:0e018d759a2a	880	"NUCLEO_F446RE": {
switches	0:0e018d759a2a	881	"supported_form_factors": ["ARDUINO", "MORPHO"],
switches	0:0e018d759a2a	882	"core": "Cortex-M4F",
switches	0:0e018d759a2a	883	"default_toolchain": "ARM",
switches	0:0e018d759a2a	884	"extra_labels": ["STM", "STM32F4", "STM32F446RE"],
switches	0:0e018d759a2a	885	"supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	886	"inherits": ["Target"],
switches	0:0e018d759a2a	887	"detect_code": ["0777"],
switches	0:0e018d759a2a	888	"macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	889	"device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "ERROR_RED", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	890	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	891	"device_name": "STM32F446RE"
switches	0:0e018d759a2a	892	},
switches	0:0e018d759a2a	893	"NUCLEO_F446ZE": {
switches	0:0e018d759a2a	894	"supported_form_factors": ["ARDUINO", "MORPHO"],
switches	0:0e018d759a2a	895	"core": "Cortex-M4F",
switches	0:0e018d759a2a	896	"default_toolchain": "ARM",
switches	0:0e018d759a2a	897	"extra_labels": ["STM", "STM32F4", "STM32F446ZE"],
switches	0:0e018d759a2a	898	"supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	899	"inherits": ["Target"],
switches	0:0e018d759a2a	900	"detect_code": ["0778"],
switches	0:0e018d759a2a	901	"macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	902	"device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "ERROR_RED", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	903	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	904	"device_name" : "STM32F446ZE"
switches	0:0e018d759a2a	905	},
switches	0:0e018d759a2a	906	"B96B_F446VE": {
switches	0:0e018d759a2a	907	"supported_form_factors": ["ARDUINO", "MORPHO"],
switches	0:0e018d759a2a	908	"core": "Cortex-M4F",
switches	0:0e018d759a2a	909	"default_toolchain": "ARM",
switches	0:0e018d759a2a	910	"extra_labels": ["STM", "STM32F4", "STM32F446VE"],
switches	0:0e018d759a2a	911	"supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	912	"inherits": ["Target"],
switches	0:0e018d759a2a	913	"detect_code": ["0840"],
switches	0:0e018d759a2a	914	"macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	915	"device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	916	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	917	"device_name":"STM32F446VE"
switches	0:0e018d759a2a	918	},
switches	0:0e018d759a2a	919	"NUCLEO_F746ZG": {
switches	0:0e018d759a2a	920	"inherits": ["Target"],
switches	0:0e018d759a2a	921	"core": "Cortex-M7F",
switches	0:0e018d759a2a	922	"extra_labels": ["STM", "STM32F7", "STM32F746", "STM32F746ZG", "F746_F756"],
switches	0:0e018d759a2a	923	"supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	924	"default_toolchain": "ARM",
switches	0:0e018d759a2a	925	"macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	926	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	927	"detect_code": ["0816"],
switches	0:0e018d759a2a	928	"device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES", "TRNG"],
switches	0:0e018d759a2a	929	"features": ["LWIP"],
switches	0:0e018d759a2a	930	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	931	"device_name": "STM32F746ZG"
switches	0:0e018d759a2a	932	},
switches	0:0e018d759a2a	933	"NUCLEO_F756ZG": {
switches	0:0e018d759a2a	934	"inherits": ["Target"],
switches	0:0e018d759a2a	935	"core": "Cortex-M7F",
switches	0:0e018d759a2a	936	"extra_labels": ["STM", "STM32F7", "STM32F756", "STM32F756ZG", "F746_F756"],
switches	0:0e018d759a2a	937	"supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	938	"default_toolchain": "ARM",
switches	0:0e018d759a2a	939	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	940	"detect_code": ["0819"],
switches	0:0e018d759a2a	941	"device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES", "TRNG"],
switches	0:0e018d759a2a	942	"features": ["LWIP"],
switches	0:0e018d759a2a	943	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	944	"device_name": "STM32F756ZG"
switches	0:0e018d759a2a	945	},
switches	0:0e018d759a2a	946	"NUCLEO_F767ZI": {
switches	0:0e018d759a2a	947	"inherits": ["Target"],
switches	0:0e018d759a2a	948	"core": "Cortex-M7FD",
switches	0:0e018d759a2a	949	"extra_labels": ["STM", "STM32F7", "STM32F767", "STM32F767ZI"],
switches	0:0e018d759a2a	950	"supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	951	"default_toolchain": "ARM",
switches	0:0e018d759a2a	952	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	953	"macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	954	"detect_code": ["0818"],
switches	0:0e018d759a2a	955	"device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES", "TRNG"],
switches	0:0e018d759a2a	956	"features": ["LWIP"],
switches	0:0e018d759a2a	957	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	958	"device_name" : "STM32F767ZI"
switches	0:0e018d759a2a	959	},
switches	0:0e018d759a2a	960	"NUCLEO_L011K4": {
switches	0:0e018d759a2a	961	"inherits": ["Target"],
switches	0:0e018d759a2a	962	"core": "Cortex-M0+",
switches	0:0e018d759a2a	963	"extra_labels": ["STM", "STM32L0", "STM32L011K4"],
switches	0:0e018d759a2a	964	"supported_toolchains": ["uARM"],
switches	0:0e018d759a2a	965	"default_toolchain": "uARM",
switches	0:0e018d759a2a	966	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	967	"detect_code": ["0780"],
switches	0:0e018d759a2a	968	"device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	969	"default_lib": "small",
switches	0:0e018d759a2a	970	"release_versions": ["2"],
switches	0:0e018d759a2a	971	"device_name": "STM32L011K4"
switches	0:0e018d759a2a	972	},
switches	0:0e018d759a2a	973	"NUCLEO_L031K6": {
switches	0:0e018d759a2a	974	"inherits": ["Target"],
switches	0:0e018d759a2a	975	"core": "Cortex-M0",
switches	0:0e018d759a2a	976	"extra_labels": ["STM", "STM32L0", "STM32L031K6"],
switches	0:0e018d759a2a	977	"supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
switches	0:0e018d759a2a	978	"default_toolchain": "uARM",
switches	0:0e018d759a2a	979	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	980	"detect_code": ["0790"],
switches	0:0e018d759a2a	981	"device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	982	"default_lib": "small",
switches	0:0e018d759a2a	983	"release_versions": ["2"],
switches	0:0e018d759a2a	984	"device_name": "STM32L031K6"
switches	0:0e018d759a2a	985	},
switches	0:0e018d759a2a	986	"NUCLEO_L053R8": {
switches	0:0e018d759a2a	987	"supported_form_factors": ["ARDUINO", "MORPHO"],
switches	0:0e018d759a2a	988	"core": "Cortex-M0+",
switches	0:0e018d759a2a	989	"default_toolchain": "ARM",
switches	0:0e018d759a2a	990	"extra_labels": ["STM", "STM32L0", "STM32L053R8"],
switches	0:0e018d759a2a	991	"supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	992	"inherits": ["Target"],
switches	0:0e018d759a2a	993	"detect_code": ["0715"],
switches	0:0e018d759a2a	994	"device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	995	"default_lib": "small",
switches	0:0e018d759a2a	996	"release_versions": ["2"],
switches	0:0e018d759a2a	997	"device_name": "STM32L053R8"
switches	0:0e018d759a2a	998	},
switches	0:0e018d759a2a	999	"NUCLEO_L073RZ": {
switches	0:0e018d759a2a	1000	"supported_form_factors": ["ARDUINO", "MORPHO"],
switches	0:0e018d759a2a	1001	"core": "Cortex-M0+",
switches	0:0e018d759a2a	1002	"default_toolchain": "ARM",
switches	0:0e018d759a2a	1003	"extra_labels": ["STM", "STM32L0", "STM32L073RZ", "STM32L073xx"],
switches	0:0e018d759a2a	1004	"supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	1005	"inherits": ["Target"],
switches	0:0e018d759a2a	1006	"detect_code": ["0760"],
switches	0:0e018d759a2a	1007	"device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES", "TRNG"],
switches	0:0e018d759a2a	1008	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	1009	"device_name": "STM32L073RZ"
switches	0:0e018d759a2a	1010	},
switches	0:0e018d759a2a	1011	"NUCLEO_L152RE": {
switches	0:0e018d759a2a	1012	"supported_form_factors": ["ARDUINO", "MORPHO"],
switches	0:0e018d759a2a	1013	"core": "Cortex-M3",
switches	0:0e018d759a2a	1014	"default_toolchain": "ARM",
switches	0:0e018d759a2a	1015	"extra_labels": ["STM", "STM32L1", "STM32L152RE"],
switches	0:0e018d759a2a	1016	"supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
switches	0:0e018d759a2a	1017	"inherits": ["Target"],
switches	0:0e018d759a2a	1018	"detect_code": ["0710"],
switches	0:0e018d759a2a	1019	"device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	1020	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	1021	"device_name": "STM32L152RE"
switches	0:0e018d759a2a	1022	},
switches	0:0e018d759a2a	1023	"NUCLEO_L432KC": {
switches	0:0e018d759a2a	1024	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	1025	"core": "Cortex-M4F",
switches	0:0e018d759a2a	1026	"default_toolchain": "ARM",
switches	0:0e018d759a2a	1027	"extra_labels": ["STM", "STM32L4", "STM32L432KC"],
switches	0:0e018d759a2a	1028	"supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
switches	0:0e018d759a2a	1029	"inherits": ["Target"],
switches	0:0e018d759a2a	1030	"detect_code": ["0770"],
switches	0:0e018d759a2a	1031	"macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	1032	"device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "CAN", "SPI_ASYNCH", "STDIO_MESSAGES", "TRNG"],
switches	0:0e018d759a2a	1033	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	1034	"device_name" : "STM32L432KC"
switches	0:0e018d759a2a	1035	},
switches	0:0e018d759a2a	1036	"NUCLEO_L476RG": {
switches	0:0e018d759a2a	1037	"supported_form_factors": ["ARDUINO", "MORPHO"],
switches	0:0e018d759a2a	1038	"core": "Cortex-M4F",
switches	0:0e018d759a2a	1039	"default_toolchain": "ARM",
switches	0:0e018d759a2a	1040	"extra_labels": ["STM", "STM32L4", "STM32L476RG", "L476_L486"],
switches	0:0e018d759a2a	1041	"supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
switches	0:0e018d759a2a	1042	"inherits": ["Target"],
switches	0:0e018d759a2a	1043	"detect_code": ["0765"],
switches	0:0e018d759a2a	1044	"macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	1045	"device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES", "TRNG"],
switches	0:0e018d759a2a	1046	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	1047	"device_name": "stm32l476rg"
switches	0:0e018d759a2a	1048	},
switches	0:0e018d759a2a	1049	"NUCLEO_L486RG": {
switches	0:0e018d759a2a	1050	"supported_form_factors": ["ARDUINO", "MORPHO"],
switches	0:0e018d759a2a	1051	"core": "Cortex-M4F",
switches	0:0e018d759a2a	1052	"default_toolchain": "ARM",
switches	0:0e018d759a2a	1053	"extra_labels": ["STM", "STM32L4", "STM32L486RG", "L476_L486"],
switches	0:0e018d759a2a	1054	"supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
switches	0:0e018d759a2a	1055	"inherits": ["Target"],
switches	0:0e018d759a2a	1056	"detect_code": ["0827"],
switches	0:0e018d759a2a	1057	"device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	1058	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	1059	"device_name": "stm32l486rg"
switches	0:0e018d759a2a	1060	},
switches	0:0e018d759a2a	1061	"STM32F3XX": {
switches	0:0e018d759a2a	1062	"inherits": ["Target"],
switches	0:0e018d759a2a	1063	"core": "Cortex-M4",
switches	0:0e018d759a2a	1064	"default_toolchain": "ARM",
switches	0:0e018d759a2a	1065	"extra_labels": ["STM", "STM32F3XX"],
switches	0:0e018d759a2a	1066	"supported_toolchains": ["ARM", "uARM", "GCC_ARM"]
switches	0:0e018d759a2a	1067	},
switches	0:0e018d759a2a	1068	"STM32F407": {
switches	0:0e018d759a2a	1069	"inherits": ["Target"],
switches	0:0e018d759a2a	1070	"core": "Cortex-M4F",
switches	0:0e018d759a2a	1071	"extra_labels": ["STM", "STM32F4", "STM32F4XX"],
switches	0:0e018d759a2a	1072	"supported_toolchains": ["ARM", "GCC_ARM", "IAR"]
switches	0:0e018d759a2a	1073	},
switches	0:0e018d759a2a	1074	"ARCH_MAX": {
switches	0:0e018d759a2a	1075	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	1076	"core": "Cortex-M4F",
switches	0:0e018d759a2a	1077	"supported_toolchains": ["ARM", "uARM", "GCC_ARM"],
switches	0:0e018d759a2a	1078	"program_cycle_s": 2,
switches	0:0e018d759a2a	1079	"extra_labels": ["STM", "STM32F4", "STM32F407", "STM32F407VG"],
switches	0:0e018d759a2a	1080	"macros": ["LSI_VALUE=32000"],
switches	0:0e018d759a2a	1081	"inherits": ["Target"],
switches	0:0e018d759a2a	1082	"macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	1083	"device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	1084	"release_versions": ["2"],
switches	0:0e018d759a2a	1085	"device_name": "STM32F407VG"
switches	0:0e018d759a2a	1086	},
switches	0:0e018d759a2a	1087	"DISCO_F051R8": {
switches	0:0e018d759a2a	1088	"inherits": ["Target"],
switches	0:0e018d759a2a	1089	"core": "Cortex-M0",
switches	0:0e018d759a2a	1090	"default_toolchain": "ARM",
switches	0:0e018d759a2a	1091	"extra_labels": ["STM", "STM32F0", "STM32F051", "STM32F051R8"],
switches	0:0e018d759a2a	1092	"supported_toolchains": ["GCC_ARM"],
switches	0:0e018d759a2a	1093	"macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	1094	"device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	1095	"device_name": "STM32F051R8"
switches	0:0e018d759a2a	1096	},
switches	0:0e018d759a2a	1097	"DISCO_F100RB": {
switches	0:0e018d759a2a	1098	"inherits": ["Target"],
switches	0:0e018d759a2a	1099	"core": "Cortex-M3",
switches	0:0e018d759a2a	1100	"default_toolchain": "ARM",
switches	0:0e018d759a2a	1101	"extra_labels": ["STM", "STM32F1", "STM32F100RB"],
switches	0:0e018d759a2a	1102	"supported_toolchains": ["GCC_ARM"],
switches	0:0e018d759a2a	1103	"macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	1104	"device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	1105	"device_name": "STM32F100RB"
switches	0:0e018d759a2a	1106	},
switches	0:0e018d759a2a	1107	"DISCO_F303VC": {
switches	0:0e018d759a2a	1108	"inherits": ["Target"],
switches	0:0e018d759a2a	1109	"core": "Cortex-M4F",
switches	0:0e018d759a2a	1110	"default_toolchain": "ARM",
switches	0:0e018d759a2a	1111	"extra_labels": ["STM", "STM32F3", "STM32F303", "STM32F303VC"],
switches	0:0e018d759a2a	1112	"macros": ["RTC_LSI=1", "TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	1113	"supported_toolchains": ["GCC_ARM"],
switches	0:0e018d759a2a	1114	"device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	1115	"device_name": "STM32F303VC"
switches	0:0e018d759a2a	1116	},
switches	0:0e018d759a2a	1117	"DISCO_F334C8": {
switches	0:0e018d759a2a	1118	"inherits": ["Target"],
switches	0:0e018d759a2a	1119	"core": "Cortex-M4F",
switches	0:0e018d759a2a	1120	"default_toolchain": "ARM",
switches	0:0e018d759a2a	1121	"extra_labels": ["STM", "STM32F3", "STM32F334C8"],
switches	0:0e018d759a2a	1122	"macros": ["RTC_LSI=1", "TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	1123	"supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
switches	0:0e018d759a2a	1124	"detect_code": ["0810"],
switches	0:0e018d759a2a	1125	"device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	1126	"default_lib": "small",
switches	0:0e018d759a2a	1127	"release_versions": ["2"],
switches	0:0e018d759a2a	1128	"device_name": "STM32F334C8"
switches	0:0e018d759a2a	1129	},
switches	0:0e018d759a2a	1130	"DISCO_F407VG": {
switches	0:0e018d759a2a	1131	"inherits": ["Target"],
switches	0:0e018d759a2a	1132	"core": "Cortex-M4F",
switches	0:0e018d759a2a	1133	"extra_labels": ["STM", "STM32F4", "STM32F407", "STM32F407VG"],
switches	0:0e018d759a2a	1134	"supported_toolchains": ["ARM", "uARM", "GCC_ARM"],
switches	0:0e018d759a2a	1135	"macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	1136	"device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	1137	"device_name": "STM32F407VG"
switches	0:0e018d759a2a	1138	},
switches	0:0e018d759a2a	1139	"DISCO_F429ZI": {
switches	0:0e018d759a2a	1140	"inherits": ["Target"],
switches	0:0e018d759a2a	1141	"core": "Cortex-M4F",
switches	0:0e018d759a2a	1142	"default_toolchain": "ARM",
switches	0:0e018d759a2a	1143	"extra_labels": ["STM", "STM32F4", "STM32F429", "STM32F429ZI", "STM32F429xx"],
switches	0:0e018d759a2a	1144	"macros": ["RTC_LSI=1","TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	1145	"supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	1146	"device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "ERROR_RED", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES", "TRNG"],
switches	0:0e018d759a2a	1147	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	1148	"device_name": "STM32F429ZI"
switches	0:0e018d759a2a	1149	},
switches	0:0e018d759a2a	1150	"DISCO_F469NI": {
switches	0:0e018d759a2a	1151	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	1152	"core": "Cortex-M4F",
switches	0:0e018d759a2a	1153	"default_toolchain": "ARM",
switches	0:0e018d759a2a	1154	"extra_labels": ["STM", "STM32F4", "STM32F469", "STM32F469NI", "STM32F469xx"],
switches	0:0e018d759a2a	1155	"supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
switches	0:0e018d759a2a	1156	"inherits": ["Target"],
switches	0:0e018d759a2a	1157	"macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	1158	"detect_code": ["0788"],
switches	0:0e018d759a2a	1159	"device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES", "TRNG"],
switches	0:0e018d759a2a	1160	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	1161	"device_name": "STM32F469NI"
switches	0:0e018d759a2a	1162	},
switches	0:0e018d759a2a	1163	"DISCO_L053C8": {
switches	0:0e018d759a2a	1164	"inherits": ["Target"],
switches	0:0e018d759a2a	1165	"core": "Cortex-M0+",
switches	0:0e018d759a2a	1166	"default_toolchain": "ARM",
switches	0:0e018d759a2a	1167	"extra_labels": ["STM", "STM32L0", "STM32L053C8"],
switches	0:0e018d759a2a	1168	"supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
switches	0:0e018d759a2a	1169	"device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	1170	"default_lib": "small",
switches	0:0e018d759a2a	1171	"release_versions": ["2"],
switches	0:0e018d759a2a	1172	"device_name": "STM32L053C8"
switches	0:0e018d759a2a	1173	},
switches	0:0e018d759a2a	1174	"DISCO_F746NG": {
switches	0:0e018d759a2a	1175	"inherits": ["Target"],
switches	0:0e018d759a2a	1176	"core": "Cortex-M7F",
switches	0:0e018d759a2a	1177	"extra_labels": ["STM", "STM32F7", "STM32F746", "STM32F746NG"],
switches	0:0e018d759a2a	1178	"supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	1179	"default_toolchain": "ARM",
switches	0:0e018d759a2a	1180	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	1181	"detect_code": ["0815"],
switches	0:0e018d759a2a	1182	"macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	1183	"device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES", "TRNG"],
switches	0:0e018d759a2a	1184	"features": ["LWIP"],
switches	0:0e018d759a2a	1185	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	1186	"device_name": "STM32F746NG"
switches	0:0e018d759a2a	1187	},
switches	0:0e018d759a2a	1188	"DISCO_F769NI": {
switches	0:0e018d759a2a	1189	"inherits": ["Target"],
switches	0:0e018d759a2a	1190	"core": "Cortex-M7FD",
switches	0:0e018d759a2a	1191	"extra_labels": ["STM", "STM32F7", "STM32F769", "STM32F769NI"],
switches	0:0e018d759a2a	1192	"supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	1193	"default_toolchain": "ARM",
switches	0:0e018d759a2a	1194	"detect_code": ["0817"],
switches	0:0e018d759a2a	1195	"macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	1196	"device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	1197	"features": ["LWIP"],
switches	0:0e018d759a2a	1198	"release_versions": ["2"],
switches	0:0e018d759a2a	1199	"device_name": "STM32F769NI"
switches	0:0e018d759a2a	1200	},
switches	0:0e018d759a2a	1201	"DISCO_L476VG": {
switches	0:0e018d759a2a	1202	"inherits": ["Target"],
switches	0:0e018d759a2a	1203	"core": "Cortex-M4F",
switches	0:0e018d759a2a	1204	"default_toolchain": "ARM",
switches	0:0e018d759a2a	1205	"extra_labels": ["STM", "STM32L4", "STM32L476VG"],
switches	0:0e018d759a2a	1206	"supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
switches	0:0e018d759a2a	1207	"detect_code": ["0820"],
switches	0:0e018d759a2a	1208	"macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	1209	"device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES", "TRNG"],
switches	0:0e018d759a2a	1210	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	1211	"device_name": "stm32l476vg"
switches	0:0e018d759a2a	1212	},
switches	0:0e018d759a2a	1213	"MTS_MDOT_F405RG": {
switches	0:0e018d759a2a	1214	"inherits": ["Target"],
switches	0:0e018d759a2a	1215	"core": "Cortex-M4F",
switches	0:0e018d759a2a	1216	"supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	1217	"extra_labels": ["STM", "STM32F4", "STM32F405RG"],
switches	0:0e018d759a2a	1218	"is_disk_virtual": true,
switches	0:0e018d759a2a	1219	"macros": ["HSE_VALUE=26000000", "TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	1220	"progen": {"target": "mts-mdot-f405rg"},
switches	0:0e018d759a2a	1221	"device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	1222	"release_versions": ["2"],
switches	0:0e018d759a2a	1223	"device_name": "STM32F405RG"
switches	0:0e018d759a2a	1224	},
switches	0:0e018d759a2a	1225	"MTS_MDOT_F411RE": {
switches	0:0e018d759a2a	1226	"inherits": ["Target"],
switches	0:0e018d759a2a	1227	"core": "Cortex-M4F",
switches	0:0e018d759a2a	1228	"supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	1229	"extra_labels": ["STM", "STM32F4", "STM32F411RE"],
switches	0:0e018d759a2a	1230	"macros": ["HSE_VALUE=26000000", "USE_PLL_HSE_EXTC=0", "VECT_TAB_OFFSET=0x00010000","TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	1231	"post_binary_hook": {
switches	0:0e018d759a2a	1232	"function": "MTSCode.combine_bins_mts_dot",
switches	0:0e018d759a2a	1233	"toolchains": ["GCC_ARM", "ARM_STD", "ARM_MICRO"]
switches	0:0e018d759a2a	1234	},
switches	0:0e018d759a2a	1235	"device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	1236	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	1237	"device_name": "STM32F411RE"
switches	0:0e018d759a2a	1238	},
switches	0:0e018d759a2a	1239	"MTS_DRAGONFLY_F411RE": {
switches	0:0e018d759a2a	1240	"inherits": ["Target"],
switches	0:0e018d759a2a	1241	"core": "Cortex-M4F",
switches	0:0e018d759a2a	1242	"supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	1243	"extra_labels": ["STM", "STM32F4", "STM32F411RE"],
switches	0:0e018d759a2a	1244	"macros": ["HSE_VALUE=26000000", "VECT_TAB_OFFSET=0x08010000","TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	1245	"post_binary_hook": {
switches	0:0e018d759a2a	1246	"function": "MTSCode.combine_bins_mts_dragonfly",
switches	0:0e018d759a2a	1247	"toolchains": ["GCC_ARM", "ARM_STD", "ARM_MICRO"]
switches	0:0e018d759a2a	1248	},
switches	0:0e018d759a2a	1249	"device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	1250	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	1251	"device_name": "STM32F411RE"
switches	0:0e018d759a2a	1252	},
switches	0:0e018d759a2a	1253	"XDOT_L151CC": {
switches	0:0e018d759a2a	1254	"inherits": ["Target"],
switches	0:0e018d759a2a	1255	"core": "Cortex-M3",
switches	0:0e018d759a2a	1256	"default_toolchain": "ARM",
switches	0:0e018d759a2a	1257	"extra_labels": ["STM", "STM32L1", "STM32L151CC"],
switches	0:0e018d759a2a	1258	"supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	1259	"progen": {"target": "xdot-l151cc"},
switches	0:0e018d759a2a	1260	"device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	1261	"default_lib": "std",
switches	0:0e018d759a2a	1262	"release_versions": ["5"]
switches	0:0e018d759a2a	1263	},
switches	0:0e018d759a2a	1264	"MOTE_L152RC": {
switches	0:0e018d759a2a	1265	"inherits": ["Target"],
switches	0:0e018d759a2a	1266	"core": "Cortex-M3",
switches	0:0e018d759a2a	1267	"default_toolchain": "uARM",
switches	0:0e018d759a2a	1268	"extra_labels": ["STM", "STM32L1", "STM32L152RC"],
switches	0:0e018d759a2a	1269	"macros": ["RTC_LSI=1"],
switches	0:0e018d759a2a	1270	"supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
switches	0:0e018d759a2a	1271	"detect_code": ["4100"],
switches	0:0e018d759a2a	1272	"device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	1273	"default_lib": "small",
switches	0:0e018d759a2a	1274	"release_versions": ["2"],
switches	0:0e018d759a2a	1275	"device_name": "STM32L152RC"
switches	0:0e018d759a2a	1276	},
switches	0:0e018d759a2a	1277	"DISCO_F401VC": {
switches	0:0e018d759a2a	1278	"inherits": ["Target"],
switches	0:0e018d759a2a	1279	"core": "Cortex-M4F",
switches	0:0e018d759a2a	1280	"default_toolchain": "GCC_ARM",
switches	0:0e018d759a2a	1281	"extra_labels": ["STM", "STM32F4", "STM32F401", "STM32F401VC"],
switches	0:0e018d759a2a	1282	"supported_toolchains": ["GCC_ARM"],
switches	0:0e018d759a2a	1283	"macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"],
switches	0:0e018d759a2a	1284	"device_has": ["ANALOGIN", "ERROR_RED", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	1285	"device_name": "STM32F401VC"
switches	0:0e018d759a2a	1286	},
switches	0:0e018d759a2a	1287	"UBLOX_EVK_ODIN_W2": {
switches	0:0e018d759a2a	1288	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	1289	"core": "Cortex-M4F",
switches	0:0e018d759a2a	1290	"default_toolchain": "ARM",
switches	0:0e018d759a2a	1291	"supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	1292	"extra_labels": ["STM", "STM32F4", "STM32F439", "STM32F439ZI","STM32F439xx"],
switches	0:0e018d759a2a	1293	"macros": ["HSE_VALUE=24000000", "HSE_STARTUP_TIMEOUT=5000", "CB_INTERFACE_SDIO","CB_CHIP_WL18XX","SUPPORT_80211D_ALWAYS","WLAN_ENABLED","MBEDTLS_ARC4_C","MBEDTLS_DES_C","MBEDTLS_MD4_C","MBEDTLS_MD5_C","MBEDTLS_SHA1_C"],
switches	0:0e018d759a2a	1294	"inherits": ["Target"],
switches	0:0e018d759a2a	1295	"device_has": ["ANALOGIN", "CAN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES", "TRNG"],
switches	0:0e018d759a2a	1296	"features": ["LWIP"],
switches	0:0e018d759a2a	1297	"release_versions": ["5"],
switches	0:0e018d759a2a	1298	"device_name": "STM32F439ZI"
switches	0:0e018d759a2a	1299	},
switches	0:0e018d759a2a	1300	"NZ32_SC151": {
switches	0:0e018d759a2a	1301	"inherits": ["Target"],
switches	0:0e018d759a2a	1302	"core": "Cortex-M3",
switches	0:0e018d759a2a	1303	"default_toolchain": "uARM",
switches	0:0e018d759a2a	1304	"program_cycle_s": 1.5,
switches	0:0e018d759a2a	1305	"extra_labels": ["STM", "STM32L1", "STM32L151RC"],
switches	0:0e018d759a2a	1306	"macros": ["RTC_LSI=1"],
switches	0:0e018d759a2a	1307	"supported_toolchains": ["ARM", "uARM", "GCC_ARM"],
switches	0:0e018d759a2a	1308	"device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	1309	"default_lib": "small",
switches	0:0e018d759a2a	1310	"device_name": "STM32L151RC"
switches	0:0e018d759a2a	1311	},
switches	0:0e018d759a2a	1312	"MCU_NRF51": {
switches	0:0e018d759a2a	1313	"inherits": ["Target"],
switches	0:0e018d759a2a	1314	"core": "Cortex-M0",
switches	0:0e018d759a2a	1315	"OVERRIDE_BOOTLOADER_FILENAME": "nrf51822_bootloader.hex",
switches	0:0e018d759a2a	1316	"macros": ["NRF51", "TARGET_NRF51822"],
switches	0:0e018d759a2a	1317	"MERGE_BOOTLOADER": false,
switches	0:0e018d759a2a	1318	"extra_labels": ["NORDIC", "MCU_NRF51", "MCU_NRF51822"],
switches	0:0e018d759a2a	1319	"OUTPUT_EXT": "hex",
switches	0:0e018d759a2a	1320	"is_disk_virtual": true,
switches	0:0e018d759a2a	1321	"supported_toolchains": ["ARM", "GCC_ARM"],
switches	0:0e018d759a2a	1322	"public": false,
switches	0:0e018d759a2a	1323	"MERGE_SOFT_DEVICE": true,
switches	0:0e018d759a2a	1324	"EXPECTED_SOFTDEVICES_WITH_OFFSETS": [
switches	0:0e018d759a2a	1325	{
switches	0:0e018d759a2a	1326	"boot": "s130_nrf51_1.0.0_bootloader.hex",
switches	0:0e018d759a2a	1327	"name": "s130_nrf51_1.0.0_softdevice.hex",
switches	0:0e018d759a2a	1328	"offset": 114688
switches	0:0e018d759a2a	1329	},
switches	0:0e018d759a2a	1330	{
switches	0:0e018d759a2a	1331	"boot": "s110_nrf51822_8.0.0_bootloader.hex",
switches	0:0e018d759a2a	1332	"name": "s110_nrf51822_8.0.0_softdevice.hex",
switches	0:0e018d759a2a	1333	"offset": 98304
switches	0:0e018d759a2a	1334	},
switches	0:0e018d759a2a	1335	{
switches	0:0e018d759a2a	1336	"boot": "s110_nrf51822_7.1.0_bootloader.hex",
switches	0:0e018d759a2a	1337	"name": "s110_nrf51822_7.1.0_softdevice.hex",
switches	0:0e018d759a2a	1338	"offset": 90112
switches	0:0e018d759a2a	1339	},
switches	0:0e018d759a2a	1340	{
switches	0:0e018d759a2a	1341	"boot": "s110_nrf51822_7.0.0_bootloader.hex",
switches	0:0e018d759a2a	1342	"name": "s110_nrf51822_7.0.0_softdevice.hex",
switches	0:0e018d759a2a	1343	"offset": 90112
switches	0:0e018d759a2a	1344	},
switches	0:0e018d759a2a	1345	{
switches	0:0e018d759a2a	1346	"boot": "s110_nrf51822_6.0.0_bootloader.hex",
switches	0:0e018d759a2a	1347	"name": "s110_nrf51822_6.0.0_softdevice.hex",
switches	0:0e018d759a2a	1348	"offset": 81920
switches	0:0e018d759a2a	1349	}
switches	0:0e018d759a2a	1350	],
switches	0:0e018d759a2a	1351	"detect_code": ["1070"],
switches	0:0e018d759a2a	1352	"post_binary_hook": {
switches	0:0e018d759a2a	1353	"function": "MCU_NRF51Code.binary_hook",
switches	0:0e018d759a2a	1354	"toolchains": ["ARM_STD", "GCC_ARM"]
switches	0:0e018d759a2a	1355	},
switches	0:0e018d759a2a	1356	"program_cycle_s": 6,
switches	0:0e018d759a2a	1357	"features": ["BLE"],
switches	0:0e018d759a2a	1358	"device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"]
switches	0:0e018d759a2a	1359	},
switches	0:0e018d759a2a	1360	"MCU_NRF51_16K_BASE": {
switches	0:0e018d759a2a	1361	"inherits": ["MCU_NRF51"],
switches	0:0e018d759a2a	1362	"extra_labels_add": ["MCU_NORDIC_16K", "MCU_NRF51_16K"],
switches	0:0e018d759a2a	1363	"macros_add": ["TARGET_MCU_NORDIC_16K", "TARGET_MCU_NRF51_16K"],
switches	0:0e018d759a2a	1364	"public": false,
switches	0:0e018d759a2a	1365	"default_lib": "small"
switches	0:0e018d759a2a	1366	},
switches	0:0e018d759a2a	1367	"MCU_NRF51_16K_BOOT_BASE": {
switches	0:0e018d759a2a	1368	"inherits": ["MCU_NRF51_16K_BASE"],
switches	0:0e018d759a2a	1369	"MERGE_BOOTLOADER": true,
switches	0:0e018d759a2a	1370	"extra_labels_add": ["MCU_NRF51_16K_BOOT"],
switches	0:0e018d759a2a	1371	"macros_add": ["TARGET_MCU_NRF51_16K_BOOT", "TARGET_OTA_ENABLED"],
switches	0:0e018d759a2a	1372	"public": false
switches	0:0e018d759a2a	1373	},
switches	0:0e018d759a2a	1374	"MCU_NRF51_16K_OTA_BASE": {
switches	0:0e018d759a2a	1375	"inherits": ["MCU_NRF51_16K_BASE"],
switches	0:0e018d759a2a	1376	"public": false,
switches	0:0e018d759a2a	1377	"extra_labels_add": ["MCU_NRF51_16K_OTA"],
switches	0:0e018d759a2a	1378	"macros_add": ["TARGET_MCU_NRF51_16K_OTA", "TARGET_OTA_ENABLED"],
switches	0:0e018d759a2a	1379	"MERGE_SOFT_DEVICE": false
switches	0:0e018d759a2a	1380	},
switches	0:0e018d759a2a	1381	"MCU_NRF51_16K": {
switches	0:0e018d759a2a	1382	"inherits": ["MCU_NRF51_16K_BASE"],
switches	0:0e018d759a2a	1383	"extra_labels_add": ["MCU_NRF51_16K_S130"],
switches	0:0e018d759a2a	1384	"macros_add": ["TARGET_MCU_NRF51_16K_S130"],
switches	0:0e018d759a2a	1385	"public": false
switches	0:0e018d759a2a	1386	},
switches	0:0e018d759a2a	1387	"MCU_NRF51_S110": {
switches	0:0e018d759a2a	1388	"extra_labels_add": ["MCU_NRF51_16K_S110"],
switches	0:0e018d759a2a	1389	"macros_add": ["TARGET_MCU_NRF51_16K_S110"],
switches	0:0e018d759a2a	1390	"EXPECTED_SOFTDEVICES_WITH_OFFSETS": [
switches	0:0e018d759a2a	1391	{
switches	0:0e018d759a2a	1392	"name": "s110_nrf51822_8.0.0_softdevice.hex",
switches	0:0e018d759a2a	1393	"boot": "s110_nrf51822_8.0.0_bootloader.hex",
switches	0:0e018d759a2a	1394	"offset": 98304
switches	0:0e018d759a2a	1395	},
switches	0:0e018d759a2a	1396	{
switches	0:0e018d759a2a	1397	"name": "s110_nrf51822_7.1.0_softdevice.hex",
switches	0:0e018d759a2a	1398	"boot": "s110_nrf51822_7.1.0_bootloader.hex",
switches	0:0e018d759a2a	1399	"offset": 90112
switches	0:0e018d759a2a	1400	}
switches	0:0e018d759a2a	1401	],
switches	0:0e018d759a2a	1402	"public": false
switches	0:0e018d759a2a	1403	},
switches	0:0e018d759a2a	1404	"MCU_NRF51_16K_S110": {
switches	0:0e018d759a2a	1405	"inherits": ["MCU_NRF51_S110", "MCU_NRF51_16K_BASE"],
switches	0:0e018d759a2a	1406	"public": false
switches	0:0e018d759a2a	1407	},
switches	0:0e018d759a2a	1408	"MCU_NRF51_16K_BOOT": {
switches	0:0e018d759a2a	1409	"inherits": ["MCU_NRF51_16K_BOOT_BASE"],
switches	0:0e018d759a2a	1410	"extra_labels_add": ["MCU_NRF51_16K_S130"],
switches	0:0e018d759a2a	1411	"macros_add": ["TARGET_MCU_NRF51_16K_S130"],
switches	0:0e018d759a2a	1412	"public": false
switches	0:0e018d759a2a	1413	},
switches	0:0e018d759a2a	1414	"MCU_NRF51_16K_BOOT_S110": {
switches	0:0e018d759a2a	1415	"inherits": ["MCU_NRF51_S110", "MCU_NRF51_16K_BOOT_BASE"],
switches	0:0e018d759a2a	1416	"public": false
switches	0:0e018d759a2a	1417	},
switches	0:0e018d759a2a	1418	"MCU_NRF51_16K_OTA": {
switches	0:0e018d759a2a	1419	"inherits": ["MCU_NRF51_16K_OTA_BASE"],
switches	0:0e018d759a2a	1420	"extra_labels_add": ["MCU_NRF51_16K_S130"],
switches	0:0e018d759a2a	1421	"macros_add": ["TARGET_MCU_NRF51_16K_S130"],
switches	0:0e018d759a2a	1422	"public": false
switches	0:0e018d759a2a	1423	},
switches	0:0e018d759a2a	1424	"MCU_NRF51_16K_OTA_S110": {
switches	0:0e018d759a2a	1425	"inherits": ["MCU_NRF51_S110", "MCU_NRF51_16K_OTA_BASE"],
switches	0:0e018d759a2a	1426	"public": false
switches	0:0e018d759a2a	1427	},
switches	0:0e018d759a2a	1428	"MCU_NRF51_32K": {
switches	0:0e018d759a2a	1429	"inherits": ["MCU_NRF51"],
switches	0:0e018d759a2a	1430	"extra_labels_add": ["MCU_NORDIC_32K", "MCU_NRF51_32K"],
switches	0:0e018d759a2a	1431	"macros_add": ["TARGET_MCU_NORDIC_32K", "TARGET_MCU_NRF51_32K"],
switches	0:0e018d759a2a	1432	"public": false
switches	0:0e018d759a2a	1433	},
switches	0:0e018d759a2a	1434	"MCU_NRF51_32K_BOOT": {
switches	0:0e018d759a2a	1435	"inherits": ["MCU_NRF51_32K"],
switches	0:0e018d759a2a	1436	"MERGE_BOOTLOADER": true,
switches	0:0e018d759a2a	1437	"extra_labels_add": ["MCU_NRF51_32K_BOOT"],
switches	0:0e018d759a2a	1438	"macros_add": ["TARGET_MCU_NRF51_32K_BOOT", "TARGET_OTA_ENABLED"],
switches	0:0e018d759a2a	1439	"public": false
switches	0:0e018d759a2a	1440	},
switches	0:0e018d759a2a	1441	"MCU_NRF51_32K_OTA": {
switches	0:0e018d759a2a	1442	"inherits": ["MCU_NRF51_32K"],
switches	0:0e018d759a2a	1443	"public": false,
switches	0:0e018d759a2a	1444	"extra_labels_add": ["MCU_NRF51_32K_OTA"],
switches	0:0e018d759a2a	1445	"macros_add": ["TARGET_MCU_NRF51_32K_OTA", "TARGET_OTA_ENABLED"],
switches	0:0e018d759a2a	1446	"MERGE_SOFT_DEVICE": false
switches	0:0e018d759a2a	1447	},
switches	0:0e018d759a2a	1448	"NRF51822": {
switches	0:0e018d759a2a	1449	"inherits": ["MCU_NRF51_16K"],
switches	0:0e018d759a2a	1450	"extra_labels_add": ["NRF51822", "NRF51822_MKIT"],
switches	0:0e018d759a2a	1451	"macros_add": ["TARGET_NRF51822_MKIT"],
switches	0:0e018d759a2a	1452	"release_versions": ["2"],
switches	0:0e018d759a2a	1453	"device_name": "nRF51822_xxAA"
switches	0:0e018d759a2a	1454	},
switches	0:0e018d759a2a	1455	"NRF51822_BOOT": {
switches	0:0e018d759a2a	1456	"inherits": ["MCU_NRF51_16K_BOOT"],
switches	0:0e018d759a2a	1457	"extra_labels_add": ["NRF51822", "NRF51822_MKIT"],
switches	0:0e018d759a2a	1458	"macros_add": ["TARGET_NRF51822_MKIT"]
switches	0:0e018d759a2a	1459	},
switches	0:0e018d759a2a	1460	"NRF51822_OTA": {
switches	0:0e018d759a2a	1461	"inherits": ["MCU_NRF51_16K_OTA"],
switches	0:0e018d759a2a	1462	"extra_labels_add": ["NRF51822", "NRF51822_MKIT"],
switches	0:0e018d759a2a	1463	"macros_add": ["TARGET_NRF51822_MKIT"]
switches	0:0e018d759a2a	1464	},
switches	0:0e018d759a2a	1465	"ARCH_BLE": {
switches	0:0e018d759a2a	1466	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	1467	"inherits": ["MCU_NRF51_16K"],
switches	0:0e018d759a2a	1468	"release_versions": ["2"],
switches	0:0e018d759a2a	1469	"device_name": "nRF51822_xxAA"
switches	0:0e018d759a2a	1470	},
switches	0:0e018d759a2a	1471	"ARCH_BLE_BOOT": {
switches	0:0e018d759a2a	1472	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	1473	"inherits": ["MCU_NRF51_16K_BOOT"],
switches	0:0e018d759a2a	1474	"extra_labels_add": ["ARCH_BLE"],
switches	0:0e018d759a2a	1475	"macros_add": ["TARGET_ARCH_BLE"]
switches	0:0e018d759a2a	1476	},
switches	0:0e018d759a2a	1477	"ARCH_BLE_OTA": {
switches	0:0e018d759a2a	1478	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	1479	"inherits": ["MCU_NRF51_16K_OTA"],
switches	0:0e018d759a2a	1480	"extra_labels_add": ["ARCH_BLE"],
switches	0:0e018d759a2a	1481	"macros_add": ["TARGET_ARCH_BLE"]
switches	0:0e018d759a2a	1482	},
switches	0:0e018d759a2a	1483	"ARCH_LINK": {
switches	0:0e018d759a2a	1484	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	1485	"inherits": ["MCU_NRF51_16K"],
switches	0:0e018d759a2a	1486	"extra_labels_add": ["ARCH_BLE"],
switches	0:0e018d759a2a	1487	"macros_add": ["TARGET_ARCH_BLE"]
switches	0:0e018d759a2a	1488	},
switches	0:0e018d759a2a	1489	"ARCH_LINK_BOOT": {
switches	0:0e018d759a2a	1490	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	1491	"inherits": ["MCU_NRF51_16K_BOOT"],
switches	0:0e018d759a2a	1492	"extra_labels_add": ["ARCH_BLE", "ARCH_LINK"],
switches	0:0e018d759a2a	1493	"macros_add": ["TARGET_ARCH_BLE", "TARGET_ARCH_LINK"]
switches	0:0e018d759a2a	1494	},
switches	0:0e018d759a2a	1495	"ARCH_LINK_OTA": {
switches	0:0e018d759a2a	1496	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	1497	"inherits": ["MCU_NRF51_16K_OTA"],
switches	0:0e018d759a2a	1498	"extra_labels_add": ["ARCH_BLE", "ARCH_LINK"],
switches	0:0e018d759a2a	1499	"macros_add": ["TARGET_ARCH_BLE", "TARGET_ARCH_LINK"]
switches	0:0e018d759a2a	1500	},
switches	0:0e018d759a2a	1501	"SEEED_TINY_BLE": {
switches	0:0e018d759a2a	1502	"inherits": ["MCU_NRF51_16K"],
switches	0:0e018d759a2a	1503	"release_versions": ["2"],
switches	0:0e018d759a2a	1504	"device_name": "nRF51822_xxAA"
switches	0:0e018d759a2a	1505	},
switches	0:0e018d759a2a	1506	"SEEED_TINY_BLE_BOOT": {
switches	0:0e018d759a2a	1507	"inherits": ["MCU_NRF51_16K_BOOT"],
switches	0:0e018d759a2a	1508	"extra_labels_add": ["SEEED_TINY_BLE"],
switches	0:0e018d759a2a	1509	"macros_add": ["TARGET_SEEED_TINY_BLE"]
switches	0:0e018d759a2a	1510	},
switches	0:0e018d759a2a	1511	"SEEED_TINY_BLE_OTA": {
switches	0:0e018d759a2a	1512	"inherits": ["MCU_NRF51_16K_OTA"],
switches	0:0e018d759a2a	1513	"extra_labels_add": ["SEEED_TINY_BLE"],
switches	0:0e018d759a2a	1514	"macros_add": ["TARGET_SEEED_TINY_BLE"]
switches	0:0e018d759a2a	1515	},
switches	0:0e018d759a2a	1516	"HRM1017": {
switches	0:0e018d759a2a	1517	"inherits": ["MCU_NRF51_16K"],
switches	0:0e018d759a2a	1518	"macros_add": ["TARGET_NRF_LFCLK_RC"],
switches	0:0e018d759a2a	1519	"release_versions": ["2"],
switches	0:0e018d759a2a	1520	"device_name": "nRF51822_xxAA"
switches	0:0e018d759a2a	1521	},
switches	0:0e018d759a2a	1522	"HRM1017_BOOT": {
switches	0:0e018d759a2a	1523	"inherits": ["MCU_NRF51_16K_BOOT"],
switches	0:0e018d759a2a	1524	"extra_labels_add": ["HRM1017"],
switches	0:0e018d759a2a	1525	"macros_add": ["TARGET_HRM1017", "TARGET_NRF_LFCLK_RC"]
switches	0:0e018d759a2a	1526	},
switches	0:0e018d759a2a	1527	"HRM1017_OTA": {
switches	0:0e018d759a2a	1528	"inherits": ["MCU_NRF51_16K_OTA"],
switches	0:0e018d759a2a	1529	"extra_labels_add": ["HRM1017"],
switches	0:0e018d759a2a	1530	"macros_add": ["TARGET_HRM1017", "TARGET_NRF_LFCLK_RC"]
switches	0:0e018d759a2a	1531	},
switches	0:0e018d759a2a	1532	"RBLAB_NRF51822": {
switches	0:0e018d759a2a	1533	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	1534	"inherits": ["MCU_NRF51_16K"],
switches	0:0e018d759a2a	1535	"release_versions": ["2"],
switches	0:0e018d759a2a	1536	"device_name": "nRF51822_xxAA"
switches	0:0e018d759a2a	1537	},
switches	0:0e018d759a2a	1538	"RBLAB_NRF51822_BOOT": {
switches	0:0e018d759a2a	1539	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	1540	"inherits": ["MCU_NRF51_16K_BOOT"],
switches	0:0e018d759a2a	1541	"extra_labels_add": ["RBLAB_NRF51822"],
switches	0:0e018d759a2a	1542	"macros_add": ["TARGET_RBLAB_NRF51822"]
switches	0:0e018d759a2a	1543	},
switches	0:0e018d759a2a	1544	"RBLAB_NRF51822_OTA": {
switches	0:0e018d759a2a	1545	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	1546	"inherits": ["MCU_NRF51_16K_OTA"],
switches	0:0e018d759a2a	1547	"extra_labels_add": ["RBLAB_NRF51822"],
switches	0:0e018d759a2a	1548	"macros_add": ["TARGET_RBLAB_NRF51822"]
switches	0:0e018d759a2a	1549	},
switches	0:0e018d759a2a	1550	"RBLAB_BLENANO": {
switches	0:0e018d759a2a	1551	"inherits": ["MCU_NRF51_16K"],
switches	0:0e018d759a2a	1552	"release_versions": ["2"]
switches	0:0e018d759a2a	1553	},
switches	0:0e018d759a2a	1554	"RBLAB_BLENANO_BOOT": {
switches	0:0e018d759a2a	1555	"inherits": ["MCU_NRF51_16K_BOOT"],
switches	0:0e018d759a2a	1556	"extra_labels_add": ["RBLAB_BLENANO"],
switches	0:0e018d759a2a	1557	"macros_add": ["TARGET_RBLAB_BLENANO"]
switches	0:0e018d759a2a	1558	},
switches	0:0e018d759a2a	1559	"RBLAB_BLENANO_OTA": {
switches	0:0e018d759a2a	1560	"inherits": ["MCU_NRF51_16K_OTA"],
switches	0:0e018d759a2a	1561	"extra_labels_add": ["RBLAB_BLENANO"],
switches	0:0e018d759a2a	1562	"macros_add": ["TARGET_RBLAB_BLENANO"]
switches	0:0e018d759a2a	1563	},
switches	0:0e018d759a2a	1564	"NRF51822_Y5_MBUG": {
switches	0:0e018d759a2a	1565	"inherits": ["MCU_NRF51_16K"]
switches	0:0e018d759a2a	1566	},
switches	0:0e018d759a2a	1567	"WALLBOT_BLE": {
switches	0:0e018d759a2a	1568	"inherits": ["MCU_NRF51_16K"],
switches	0:0e018d759a2a	1569	"release_versions": ["2"]
switches	0:0e018d759a2a	1570	},
switches	0:0e018d759a2a	1571	"WALLBOT_BLE_BOOT": {
switches	0:0e018d759a2a	1572	"inherits": ["MCU_NRF51_16K_BOOT"],
switches	0:0e018d759a2a	1573	"extra_labels_add": ["WALLBOT_BLE"],
switches	0:0e018d759a2a	1574	"macros_add": ["TARGET_WALLBOT_BLE"]
switches	0:0e018d759a2a	1575	},
switches	0:0e018d759a2a	1576	"WALLBOT_BLE_OTA": {
switches	0:0e018d759a2a	1577	"inherits": ["MCU_NRF51_16K_OTA"],
switches	0:0e018d759a2a	1578	"extra_labels_add": ["WALLBOT_BLE"],
switches	0:0e018d759a2a	1579	"macros_add": ["TARGET_WALLBOT_BLE"]
switches	0:0e018d759a2a	1580	},
switches	0:0e018d759a2a	1581	"DELTA_DFCM_NNN40": {
switches	0:0e018d759a2a	1582	"inherits": ["MCU_NRF51_32K"],
switches	0:0e018d759a2a	1583	"program_cycle_s": 10,
switches	0:0e018d759a2a	1584	"macros_add": ["TARGET_NRF_LFCLK_RC"],
switches	0:0e018d759a2a	1585	"device_has": ["ANALOGIN", "DEBUG_AWARENESS", "ERROR_PATTERN", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
switches	0:0e018d759a2a	1586	"release_versions": ["2"],
switches	0:0e018d759a2a	1587	"device_name": "nRF51822_xxAA"
switches	0:0e018d759a2a	1588	},
switches	0:0e018d759a2a	1589	"DELTA_DFCM_NNN40_BOOT": {
switches	0:0e018d759a2a	1590	"inherits": ["MCU_NRF51_32K_BOOT"],
switches	0:0e018d759a2a	1591	"program_cycle_s": 10,
switches	0:0e018d759a2a	1592	"extra_labels_add": ["DELTA_DFCM_NNN40"],
switches	0:0e018d759a2a	1593	"macros_add": ["TARGET_DELTA_DFCM_NNN40", "TARGET_NRF_LFCLK_RC"]
switches	0:0e018d759a2a	1594	},
switches	0:0e018d759a2a	1595	"DELTA_DFCM_NNN40_OTA": {
switches	0:0e018d759a2a	1596	"inherits": ["MCU_NRF51_32K_OTA"],
switches	0:0e018d759a2a	1597	"program_cycle_s": 10,
switches	0:0e018d759a2a	1598	"extra_labels_add": ["DELTA_DFCM_NNN40"],
switches	0:0e018d759a2a	1599	"macros_add": ["TARGET_DELTA_DFCM_NNN40", "TARGET_NRF_LFCLK_RC"]
switches	0:0e018d759a2a	1600	},
switches	0:0e018d759a2a	1601	"NRF51_DK_LEGACY": {
switches	0:0e018d759a2a	1602	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	1603	"inherits": ["MCU_NRF51_32K"],
switches	0:0e018d759a2a	1604	"extra_labels_add": ["NRF51_DK"]
switches	0:0e018d759a2a	1605	},
switches	0:0e018d759a2a	1606	"NRF51_DK_BOOT": {
switches	0:0e018d759a2a	1607	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	1608	"inherits": ["MCU_NRF51_32K_BOOT"],
switches	0:0e018d759a2a	1609	"extra_labels_add": ["NRF51_DK"],
switches	0:0e018d759a2a	1610	"macros_add": ["TARGET_NRF51_DK"]
switches	0:0e018d759a2a	1611	},
switches	0:0e018d759a2a	1612	"NRF51_DK_OTA": {
switches	0:0e018d759a2a	1613	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	1614	"inherits": ["MCU_NRF51_32K_OTA"],
switches	0:0e018d759a2a	1615	"extra_labels_add": ["NRF51_DK"],
switches	0:0e018d759a2a	1616	"macros_add": ["TARGET_NRF51_DK"]
switches	0:0e018d759a2a	1617	},
switches	0:0e018d759a2a	1618	"NRF51_DONGLE_LEGACY": {
switches	0:0e018d759a2a	1619	"inherits": ["MCU_NRF51_32K"],
switches	0:0e018d759a2a	1620	"extra_labels_add": ["NRF51_DONGLE"],
switches	0:0e018d759a2a	1621	"release_versions": ["2"],
switches	0:0e018d759a2a	1622	"device_name": "nRF51822_xxAA"
switches	0:0e018d759a2a	1623	},
switches	0:0e018d759a2a	1624	"NRF51_DONGLE_BOOT": {
switches	0:0e018d759a2a	1625	"inherits": ["MCU_NRF51_32K_BOOT"],
switches	0:0e018d759a2a	1626	"extra_labels_add": ["NRF51_DONGLE"],
switches	0:0e018d759a2a	1627	"macros_add": ["TARGET_NRF51_DONGLE"]
switches	0:0e018d759a2a	1628	},
switches	0:0e018d759a2a	1629	"NRF51_DONGLE_OTA": {
switches	0:0e018d759a2a	1630	"inherits": ["MCU_NRF51_32K_OTA"],
switches	0:0e018d759a2a	1631	"extra_labels_add": ["NRF51_DONGLE"],
switches	0:0e018d759a2a	1632	"macros_add": ["TARGET_NRF51_DONGLE"]
switches	0:0e018d759a2a	1633	},
switches	0:0e018d759a2a	1634	"NRF51_MICROBIT": {
switches	0:0e018d759a2a	1635	"inherits": ["MCU_NRF51_16K_S110"],
switches	0:0e018d759a2a	1636	"macros_add": ["TARGET_NRF_LFCLK_RC"],
switches	0:0e018d759a2a	1637	"release_versions": ["2"],
switches	0:0e018d759a2a	1638	"device_name": "nRF51822_xxAA"
switches	0:0e018d759a2a	1639	},
switches	0:0e018d759a2a	1640	"NRF51_MICROBIT_BOOT": {
switches	0:0e018d759a2a	1641	"inherits": ["MCU_NRF51_16K_BOOT_S110"],
switches	0:0e018d759a2a	1642	"extra_labels_add": ["NRF51_MICROBIT"],
switches	0:0e018d759a2a	1643	"macros_add": ["TARGET_NRF51_MICROBIT", "TARGET_NRF_LFCLK_RC"]
switches	0:0e018d759a2a	1644	},
switches	0:0e018d759a2a	1645	"NRF51_MICROBIT_OTA": {
switches	0:0e018d759a2a	1646	"inherits": ["MCU_NRF51_16K_OTA_S110"],
switches	0:0e018d759a2a	1647	"extra_labels_add": ["NRF51_MICROBIT"],
switches	0:0e018d759a2a	1648	"macros_add": ["TARGET_NRF51_MICROBIT", "TARGET_NRF_LFCLK_RC"]
switches	0:0e018d759a2a	1649	},
switches	0:0e018d759a2a	1650	"NRF51_MICROBIT_B": {
switches	0:0e018d759a2a	1651	"inherits": ["MCU_NRF51_16K"],
switches	0:0e018d759a2a	1652	"extra_labels_add": ["NRF51_MICROBIT"],
switches	0:0e018d759a2a	1653	"macros_add": ["TARGET_NRF51_MICROBIT", "TARGET_NRF_LFCLK_RC"],
switches	0:0e018d759a2a	1654	"release_versions": ["2"]
switches	0:0e018d759a2a	1655	},
switches	0:0e018d759a2a	1656	"NRF51_MICROBIT_B_BOOT": {
switches	0:0e018d759a2a	1657	"inherits": ["MCU_NRF51_16K_BOOT"],
switches	0:0e018d759a2a	1658	"extra_labels_add": ["NRF51_MICROBIT"],
switches	0:0e018d759a2a	1659	"macros_add": ["TARGET_NRF51_MICROBIT", "TARGET_NRF_LFCLK_RC"]
switches	0:0e018d759a2a	1660	},
switches	0:0e018d759a2a	1661	"NRF51_MICROBIT_B_OTA": {
switches	0:0e018d759a2a	1662	"inherits": ["MCU_NRF51_16K_OTA"],
switches	0:0e018d759a2a	1663	"extra_labels_add": ["NRF51_MICROBIT"],
switches	0:0e018d759a2a	1664	"macros_add": ["TARGET_NRF51_MICROBIT", "TARGET_NRF_LFCLK_RC"]
switches	0:0e018d759a2a	1665	},
switches	0:0e018d759a2a	1666	"MTM_MTCONNECT04S": {
switches	0:0e018d759a2a	1667	"inherits": ["MCU_NRF51_32K"],
switches	0:0e018d759a2a	1668	"release_versions": ["2"],
switches	0:0e018d759a2a	1669	"device_name": "nRF51822_xxAA"
switches	0:0e018d759a2a	1670	},
switches	0:0e018d759a2a	1671	"MTM_MTCONNECT04S_BOOT": {
switches	0:0e018d759a2a	1672	"inherits": ["MCU_NRF51_32K_BOOT"],
switches	0:0e018d759a2a	1673	"extra_labels_add": ["MTM_CONNECT04S"],
switches	0:0e018d759a2a	1674	"macros_add": ["TARGET_MTM_CONNECT04S"]
switches	0:0e018d759a2a	1675	},
switches	0:0e018d759a2a	1676	"MTM_MTCONNECT04S_OTA": {
switches	0:0e018d759a2a	1677	"inherits": ["MCU_NRF51_32K_OTA"],
switches	0:0e018d759a2a	1678	"extra_labels_add": ["MTM_CONNECT04S"],
switches	0:0e018d759a2a	1679	"macros_add": ["TARGET_MTM_CONNECT04S"]
switches	0:0e018d759a2a	1680	},
switches	0:0e018d759a2a	1681	"TY51822R3": {
switches	0:0e018d759a2a	1682	"inherits": ["MCU_NRF51_32K_UNIFIED"],
switches	0:0e018d759a2a	1683	"macros_add": ["TARGET_NRF_32MHZ_XTAL"],
switches	0:0e018d759a2a	1684	"device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPI_ASYNCH", "SPISLAVE"],
switches	0:0e018d759a2a	1685	"detect_code": ["1019"],
switches	0:0e018d759a2a	1686	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	1687	"overrides": {"uart_hwfc": 0},
switches	0:0e018d759a2a	1688	"device_name": "nRF51822_xxAA"
switches	0:0e018d759a2a	1689	},
switches	0:0e018d759a2a	1690	"TY51822R3_BOOT": {
switches	0:0e018d759a2a	1691	"inherits": ["MCU_NRF51_32K_BOOT"],
switches	0:0e018d759a2a	1692	"extra_labels_add": ["TY51822R3"],
switches	0:0e018d759a2a	1693	"macros_add": ["TARGET_TY51822R3", "TARGET_NRF_32MHZ_XTAL"]
switches	0:0e018d759a2a	1694	},
switches	0:0e018d759a2a	1695	"TY51822R3_OTA": {
switches	0:0e018d759a2a	1696	"inherits": ["MCU_NRF51_32K_OTA"],
switches	0:0e018d759a2a	1697	"extra_labels_add": ["NRF51_DK"],
switches	0:0e018d759a2a	1698	"macros_add": ["TARGET_TY51822R3", "TARGET_NRF_32MHZ_XTAL"]
switches	0:0e018d759a2a	1699	},
switches	0:0e018d759a2a	1700	"ARM_MPS2_Target": {
switches	0:0e018d759a2a	1701	"inherits": ["Target"],
switches	0:0e018d759a2a	1702	"public": false,
switches	0:0e018d759a2a	1703	"device_has": ["AACI", "ANALOGIN", "CLCD", "ETHERNET", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "SERIAL", "SERIAL_FC", "SPI", "SPISLAVE", "TSC"]
switches	0:0e018d759a2a	1704	},
switches	0:0e018d759a2a	1705	"ARM_MPS2_M0": {
switches	0:0e018d759a2a	1706	"inherits": ["ARM_MPS2_Target"],
switches	0:0e018d759a2a	1707	"core": "Cortex-M0",
switches	0:0e018d759a2a	1708	"supported_toolchains": ["ARM"],
switches	0:0e018d759a2a	1709	"extra_labels": ["ARM_SSG", "MPS2", "MPS2_M0"],
switches	0:0e018d759a2a	1710	"macros": ["CMSDK_CM0"],
switches	0:0e018d759a2a	1711	"device_has": ["AACI", "ANALOGIN", "CLCD", "ETHERNET", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "SERIAL", "SERIAL_FC", "SPI", "SPISLAVE", "TSC"],
switches	0:0e018d759a2a	1712	"release_versions": ["2"]
switches	0:0e018d759a2a	1713	},
switches	0:0e018d759a2a	1714	"ARM_MPS2_M0P": {
switches	0:0e018d759a2a	1715	"inherits": ["ARM_MPS2_Target"],
switches	0:0e018d759a2a	1716	"core": "Cortex-M0+",
switches	0:0e018d759a2a	1717	"supported_toolchains": ["ARM"],
switches	0:0e018d759a2a	1718	"extra_labels": ["ARM_SSG", "MPS2", "MPS2_M0P"],
switches	0:0e018d759a2a	1719	"macros": ["CMSDK_CM0plus"],
switches	0:0e018d759a2a	1720	"device_has": ["AACI", "ANALOGIN", "CLCD", "ETHERNET", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "SERIAL", "SERIAL_FC", "SPI", "SPISLAVE", "TSC"],
switches	0:0e018d759a2a	1721	"release_versions": ["2"]
switches	0:0e018d759a2a	1722	},
switches	0:0e018d759a2a	1723	"ARM_MPS2_M1": {
switches	0:0e018d759a2a	1724	"inherits": ["ARM_MPS2_Target"],
switches	0:0e018d759a2a	1725	"core": "Cortex-M1",
switches	0:0e018d759a2a	1726	"supported_toolchains": ["ARM"],
switches	0:0e018d759a2a	1727	"extra_labels": ["ARM_SSG", "MPS2", "MPS2_M1"],
switches	0:0e018d759a2a	1728	"macros": ["CMSDK_CM1"],
switches	0:0e018d759a2a	1729	"device_has": ["AACI", "ANALOGIN", "CLCD", "ETHERNET", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "SERIAL", "SERIAL_FC", "SPI", "SPISLAVE", "TSC"]
switches	0:0e018d759a2a	1730	},
switches	0:0e018d759a2a	1731	"ARM_MPS2_M3": {
switches	0:0e018d759a2a	1732	"inherits": ["ARM_MPS2_Target"],
switches	0:0e018d759a2a	1733	"core": "Cortex-M3",
switches	0:0e018d759a2a	1734	"supported_toolchains": ["ARM"],
switches	0:0e018d759a2a	1735	"extra_labels": ["ARM_SSG", "MPS2", "MPS2_M3"],
switches	0:0e018d759a2a	1736	"macros": ["CMSDK_CM3"],
switches	0:0e018d759a2a	1737	"device_has": ["AACI", "ANALOGIN", "CLCD", "ETHERNET", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "SERIAL", "SERIAL_FC", "SPI", "SPISLAVE", "TSC"],
switches	0:0e018d759a2a	1738	"release_versions": ["2"]
switches	0:0e018d759a2a	1739	},
switches	0:0e018d759a2a	1740	"ARM_MPS2_M4": {
switches	0:0e018d759a2a	1741	"inherits": ["ARM_MPS2_Target"],
switches	0:0e018d759a2a	1742	"core": "Cortex-M4F",
switches	0:0e018d759a2a	1743	"supported_toolchains": ["ARM"],
switches	0:0e018d759a2a	1744	"extra_labels": ["ARM_SSG", "MPS2", "MPS2_M4"],
switches	0:0e018d759a2a	1745	"macros": ["CMSDK_CM4"],
switches	0:0e018d759a2a	1746	"device_has": ["AACI", "ANALOGIN", "CLCD", "ETHERNET", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "SERIAL", "SERIAL_FC", "SPI", "SPISLAVE", "TSC"],
switches	0:0e018d759a2a	1747	"release_versions": ["2"]
switches	0:0e018d759a2a	1748	},
switches	0:0e018d759a2a	1749	"ARM_MPS2_M7": {
switches	0:0e018d759a2a	1750	"inherits": ["ARM_MPS2_Target"],
switches	0:0e018d759a2a	1751	"core": "Cortex-M7",
switches	0:0e018d759a2a	1752	"supported_toolchains": ["ARM"],
switches	0:0e018d759a2a	1753	"extra_labels": ["ARM_SSG", "MPS2", "MPS2_M7"],
switches	0:0e018d759a2a	1754	"macros": ["CMSDK_CM7"],
switches	0:0e018d759a2a	1755	"device_has": ["AACI", "ANALOGIN", "CLCD", "ETHERNET", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "SERIAL", "SERIAL_FC", "SPI", "SPISLAVE", "TSC"],
switches	0:0e018d759a2a	1756	"release_versions": ["2"]
switches	0:0e018d759a2a	1757	},
switches	0:0e018d759a2a	1758	"ARM_IOTSS_Target": {
switches	0:0e018d759a2a	1759	"inherits": ["Target"],
switches	0:0e018d759a2a	1760	"public": false,
switches	0:0e018d759a2a	1761	"device_has": ["AACI", "ANALOGIN", "CLCD", "ETHERNET", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "SERIAL", "SERIAL_FC", "SPI", "SPISLAVE", "TSC"]
switches	0:0e018d759a2a	1762	},
switches	0:0e018d759a2a	1763	"ARM_IOTSS_BEID": {
switches	0:0e018d759a2a	1764	"inherits": ["ARM_IOTSS_Target"],
switches	0:0e018d759a2a	1765	"core": "Cortex-M3",
switches	0:0e018d759a2a	1766	"supported_toolchains": ["ARM"],
switches	0:0e018d759a2a	1767	"extra_labels": ["ARM_SSG", "IOTSS", "IOTSS_BEID"],
switches	0:0e018d759a2a	1768	"macros": ["CMSDK_BEID"],
switches	0:0e018d759a2a	1769	"device_has": ["AACI", "ANALOGIN", "CLCD", "ETHERNET", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "SERIAL", "SERIAL_FC", "SPI", "SPISLAVE", "TSC"],
switches	0:0e018d759a2a	1770	"release_versions": ["2"]
switches	0:0e018d759a2a	1771	},
switches	0:0e018d759a2a	1772	"ARM_BEETLE_SOC": {
switches	0:0e018d759a2a	1773	"inherits": ["ARM_IOTSS_Target"],
switches	0:0e018d759a2a	1774	"core": "Cortex-M3",
switches	0:0e018d759a2a	1775	"supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	1776	"default_toolchain": "ARM",
switches	0:0e018d759a2a	1777	"extra_labels": ["ARM_SSG", "BEETLE"],
switches	0:0e018d759a2a	1778	"macros": ["CMSDK_BEETLE", "WSF_MS_PER_TICK=20", "WSF_TOKEN_ENABLED=FALSE", "WSF_TRACE_ENABLED=TRUE", "WSF_ASSERT_ENABLED=FALSE", "WSF_PRINTF_MAX_LEN=128", "ASIC", "CONFIG_HOST_REV=0x20", "CONFIG_ALLOW_DEEP_SLEEP=FALSE", "HCI_VS_TARGET", "CONFIG_ALLOW_SETTING_WRITE=TRUE", "WSF_MAX_HANDLERS=20", "NO_LEDS"],
switches	0:0e018d759a2a	1779	"device_has": ["ANALOGIN", "CLCD", "I2C", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "SERIAL", "SLEEP", "SPI"],
switches	0:0e018d759a2a	1780	"features": ["BLE"],
switches	0:0e018d759a2a	1781	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	1782	"device_name": "beetle"
switches	0:0e018d759a2a	1783	},
switches	0:0e018d759a2a	1784	"RZ_A1H": {
switches	0:0e018d759a2a	1785	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	1786	"core": "Cortex-A9",
switches	0:0e018d759a2a	1787	"program_cycle_s": 2,
switches	0:0e018d759a2a	1788	"extra_labels": ["RENESAS", "MBRZA1H"],
switches	0:0e018d759a2a	1789	"supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	1790	"inherits": ["Target"],
switches	0:0e018d759a2a	1791	"device_has": ["ANALOGIN", "CAN", "ERROR_PATTERN", "ETHERNET", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	1792	"features": ["LWIP"],
switches	0:0e018d759a2a	1793	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	1794	"device_name": "r7s721001"
switches	0:0e018d759a2a	1795	},
switches	0:0e018d759a2a	1796	"VK_RZ_A1H": {
switches	0:0e018d759a2a	1797	"inherits": ["Target"],
switches	0:0e018d759a2a	1798	"core": "Cortex-A9",
switches	0:0e018d759a2a	1799	"extra_labels": ["RENESAS", "VKRZA1H"],
switches	0:0e018d759a2a	1800	"supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	1801	"default_toolchain": "ARM",
switches	0:0e018d759a2a	1802	"program_cycle_s": 2,
switches	0:0e018d759a2a	1803	"device_has": ["ANALOGIN", "CAN", "ERROR_PATTERN", "ETHERNET", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	1804	"features": ["LWIP"],
switches	0:0e018d759a2a	1805	"default_lib": "std",
switches	0:0e018d759a2a	1806	"release_versions": ["2", "5"]
switches	0:0e018d759a2a	1807	},
switches	0:0e018d759a2a	1808	"MAXWSNENV": {
switches	0:0e018d759a2a	1809	"inherits": ["Target"],
switches	0:0e018d759a2a	1810	"core": "Cortex-M3",
switches	0:0e018d759a2a	1811	"macros": ["__SYSTEM_HFX=24000000"],
switches	0:0e018d759a2a	1812	"extra_labels": ["Maxim", "MAX32610"],
switches	0:0e018d759a2a	1813	"supported_toolchains": ["GCC_ARM", "IAR", "ARM"],
switches	0:0e018d759a2a	1814	"device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_PATTERN", "I2C", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	1815	"features": ["BLE"],
switches	0:0e018d759a2a	1816	"release_versions": ["2", "5"]
switches	0:0e018d759a2a	1817	},
switches	0:0e018d759a2a	1818	"MAX32600MBED": {
switches	0:0e018d759a2a	1819	"inherits": ["Target"],
switches	0:0e018d759a2a	1820	"core": "Cortex-M3",
switches	0:0e018d759a2a	1821	"macros": ["__SYSTEM_HFX=24000000"],
switches	0:0e018d759a2a	1822	"extra_labels": ["Maxim", "MAX32600"],
switches	0:0e018d759a2a	1823	"supported_toolchains": ["GCC_ARM", "IAR", "ARM"],
switches	0:0e018d759a2a	1824	"device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_PATTERN", "I2C", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	1825	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	1826	"device_name": "max326000x85"
switches	0:0e018d759a2a	1827	},
switches	0:0e018d759a2a	1828	"MAX32620HSP": {
switches	0:0e018d759a2a	1829	"inherits": ["Target"],
switches	0:0e018d759a2a	1830	"core": "Cortex-M4F",
switches	0:0e018d759a2a	1831	"extra_labels": ["Maxim", "MAX32620"],
switches	0:0e018d759a2a	1832	"supported_toolchains": ["GCC_ARM", "IAR", "ARM"],
switches	0:0e018d759a2a	1833	"device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPI_ASYNCH", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	1834	"features": ["BLE"],
switches	0:0e018d759a2a	1835	"release_versions": ["2", "5"]
switches	0:0e018d759a2a	1836	},
switches	0:0e018d759a2a	1837	"MAX32625MBED": {
switches	0:0e018d759a2a	1838	"inherits": ["Target"],
switches	0:0e018d759a2a	1839	"core": "Cortex-M4F",
switches	0:0e018d759a2a	1840	"macros": ["__SYSTEM_HFX=96000000","TARGET=MAX32625","TARGET_REV=0x4132"],
switches	0:0e018d759a2a	1841	"extra_labels": ["Maxim", "MAX32625"],
switches	0:0e018d759a2a	1842	"supported_toolchains": ["GCC_ARM", "IAR", "ARM"],
switches	0:0e018d759a2a	1843	"device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	1844	"release_versions": ["2", "5"]
switches	0:0e018d759a2a	1845	},
switches	0:0e018d759a2a	1846	"MAX32625NEXPAQ": {
switches	0:0e018d759a2a	1847	"inherits": ["Target"],
switches	0:0e018d759a2a	1848	"core": "Cortex-M4F",
switches	0:0e018d759a2a	1849	"macros": ["__SYSTEM_HFX=96000000","TARGET=MAX32625","TARGET_REV=0x4132"],
switches	0:0e018d759a2a	1850	"extra_labels": ["Maxim", "MAX32625"],
switches	0:0e018d759a2a	1851	"supported_toolchains": ["GCC_ARM", "IAR", "ARM"],
switches	0:0e018d759a2a	1852	"device_has": ["ANALOGIN", "ERROR_RED", "I2C", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	1853	"release_versions": ["2", "5"]
switches	0:0e018d759a2a	1854	},
switches	0:0e018d759a2a	1855	"EFM32": {
switches	0:0e018d759a2a	1856	"inherits": ["Target"],
switches	0:0e018d759a2a	1857	"extra_labels": ["Silicon_Labs", "EFM32"],
switches	0:0e018d759a2a	1858	"public": false
switches	0:0e018d759a2a	1859	},
switches	0:0e018d759a2a	1860	"EFM32GG990F1024": {
switches	0:0e018d759a2a	1861	"inherits": ["EFM32"],
switches	0:0e018d759a2a	1862	"extra_labels_add": ["EFM32GG", "1024K"],
switches	0:0e018d759a2a	1863	"core": "Cortex-M3",
switches	0:0e018d759a2a	1864	"macros": ["EFM32GG990F1024", "TRANSACTION_QUEUE_SIZE_SPI=4"],
switches	0:0e018d759a2a	1865	"supported_toolchains": ["GCC_ARM", "ARM", "uARM", "IAR"],
switches	0:0e018d759a2a	1866	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	1867	"device_name": "EFM32GG990F1024",
switches	0:0e018d759a2a	1868	"public": false
switches	0:0e018d759a2a	1869	},
switches	0:0e018d759a2a	1870	"EFM32GG_STK3700": {
switches	0:0e018d759a2a	1871	"inherits": ["EFM32GG990F1024"],
switches	0:0e018d759a2a	1872	"progen": {"target": "efm32gg-stk"},
switches	0:0e018d759a2a	1873	"device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_PATTERN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	1874	"forced_reset_timeout": 2,
switches	0:0e018d759a2a	1875	"config": {
switches	0:0e018d759a2a	1876	"hf_clock_src": {
switches	0:0e018d759a2a	1877	"help": "Value: HFXO for external crystal, HFRCO for internal RC oscillator",
switches	0:0e018d759a2a	1878	"value": "HFXO",
switches	0:0e018d759a2a	1879	"macro_name": "CORE_CLOCK_SOURCE"
switches	0:0e018d759a2a	1880	},
switches	0:0e018d759a2a	1881	"hfxo_clock_freq": {
switches	0:0e018d759a2a	1882	"help": "Value: External crystal frequency in hertz",
switches	0:0e018d759a2a	1883	"value": "48000000",
switches	0:0e018d759a2a	1884	"macro_name": "HFXO_FREQUENCY"
switches	0:0e018d759a2a	1885	},
switches	0:0e018d759a2a	1886	"lf_clock_src": {
switches	0:0e018d759a2a	1887	"help": "Value: LFXO for external crystal, LFRCO for internal RC oscillator, ULFRCO for internal 1KHz RC oscillator",
switches	0:0e018d759a2a	1888	"value": "LFXO",
switches	0:0e018d759a2a	1889	"macro_name": "LOW_ENERGY_CLOCK_SOURCE"
switches	0:0e018d759a2a	1890	},
switches	0:0e018d759a2a	1891	"lfxo_clock_freq": {
switches	0:0e018d759a2a	1892	"help": "Value: External crystal frequency in hertz",
switches	0:0e018d759a2a	1893	"value": "32768",
switches	0:0e018d759a2a	1894	"macro_name": "LFXO_FREQUENCY"
switches	0:0e018d759a2a	1895	},
switches	0:0e018d759a2a	1896	"hfrco_clock_freq": {
switches	0:0e018d759a2a	1897	"help": "Value: Frequency in hertz, must correspond to setting of hfrco_band_select",
switches	0:0e018d759a2a	1898	"value": "21000000",
switches	0:0e018d759a2a	1899	"macro_name": "HFRCO_FREQUENCY"
switches	0:0e018d759a2a	1900	},
switches	0:0e018d759a2a	1901	"hfrco_band_select": {
switches	0:0e018d759a2a	1902	"help": "Value: One of _CMU_HFRCOCTRL_BAND_28MHZ, _CMU_HFRCOCTRL_BAND_21MHZ, _CMU_HFRCOCTRL_BAND_14MHZ, _CMU_HFRCOCTRL_BAND_11MHZ, _CMU_HFRCOCTRL_BAND_7MHZ, _CMU_HFRCOCTRL_BAND_1MHZ. Be sure to set hfrco_clock_freq accordingly!",
switches	0:0e018d759a2a	1903	"value": "_CMU_HFRCOCTRL_BAND_21MHZ",
switches	0:0e018d759a2a	1904	"macro_name": "HFRCO_FREQUENCY_ENUM"
switches	0:0e018d759a2a	1905	}
switches	0:0e018d759a2a	1906	}
switches	0:0e018d759a2a	1907	},
switches	0:0e018d759a2a	1908	"EFM32LG990F256": {
switches	0:0e018d759a2a	1909	"inherits": ["EFM32"],
switches	0:0e018d759a2a	1910	"extra_labels_add": ["EFM32LG", "256K"],
switches	0:0e018d759a2a	1911	"core": "Cortex-M3",
switches	0:0e018d759a2a	1912	"macros": ["EFM32LG990F256", "TRANSACTION_QUEUE_SIZE_SPI=4"],
switches	0:0e018d759a2a	1913	"supported_toolchains": ["GCC_ARM", "ARM", "uARM", "IAR"],
switches	0:0e018d759a2a	1914	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	1915	"device_name": "EFM32LG990F256",
switches	0:0e018d759a2a	1916	"public": false
switches	0:0e018d759a2a	1917	},
switches	0:0e018d759a2a	1918	"EFM32LG_STK3600": {
switches	0:0e018d759a2a	1919	"inherits": ["EFM32LG990F256"],
switches	0:0e018d759a2a	1920	"device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_PATTERN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	1921	"forced_reset_timeout": 2,
switches	0:0e018d759a2a	1922	"device_name": "EFM32LG990F256",
switches	0:0e018d759a2a	1923	"config": {
switches	0:0e018d759a2a	1924	"hf_clock_src": {
switches	0:0e018d759a2a	1925	"help": "Value: HFXO for external crystal, HFRCO for internal RC oscillator",
switches	0:0e018d759a2a	1926	"value": "HFXO",
switches	0:0e018d759a2a	1927	"macro_name": "CORE_CLOCK_SOURCE"
switches	0:0e018d759a2a	1928	},
switches	0:0e018d759a2a	1929	"hfxo_clock_freq": {
switches	0:0e018d759a2a	1930	"help": "Value: External crystal frequency in hertz",
switches	0:0e018d759a2a	1931	"value": "48000000",
switches	0:0e018d759a2a	1932	"macro_name": "HFXO_FREQUENCY"
switches	0:0e018d759a2a	1933	},
switches	0:0e018d759a2a	1934	"lf_clock_src": {
switches	0:0e018d759a2a	1935	"help": "Value: LFXO for external crystal, LFRCO for internal RC oscillator, ULFRCO for internal 1KHz RC oscillator",
switches	0:0e018d759a2a	1936	"value": "LFXO",
switches	0:0e018d759a2a	1937	"macro_name": "LOW_ENERGY_CLOCK_SOURCE"
switches	0:0e018d759a2a	1938	},
switches	0:0e018d759a2a	1939	"lfxo_clock_freq": {
switches	0:0e018d759a2a	1940	"help": "Value: External crystal frequency in hertz",
switches	0:0e018d759a2a	1941	"value": "32768",
switches	0:0e018d759a2a	1942	"macro_name": "LFXO_FREQUENCY"
switches	0:0e018d759a2a	1943	},
switches	0:0e018d759a2a	1944	"hfrco_clock_freq": {
switches	0:0e018d759a2a	1945	"help": "Value: Frequency in hertz, must correspond to setting of hfrco_band_select",
switches	0:0e018d759a2a	1946	"value": "21000000",
switches	0:0e018d759a2a	1947	"macro_name": "HFRCO_FREQUENCY"
switches	0:0e018d759a2a	1948	},
switches	0:0e018d759a2a	1949	"hfrco_band_select": {
switches	0:0e018d759a2a	1950	"help": "Value: One of _CMU_HFRCOCTRL_BAND_28MHZ, _CMU_HFRCOCTRL_BAND_21MHZ, _CMU_HFRCOCTRL_BAND_14MHZ, _CMU_HFRCOCTRL_BAND_11MHZ, _CMU_HFRCOCTRL_BAND_7MHZ, _CMU_HFRCOCTRL_BAND_1MHZ. Be sure to set hfrco_clock_freq accordingly!",
switches	0:0e018d759a2a	1951	"value": "_CMU_HFRCOCTRL_BAND_21MHZ",
switches	0:0e018d759a2a	1952	"macro_name": "HFRCO_FREQUENCY_ENUM"
switches	0:0e018d759a2a	1953	}
switches	0:0e018d759a2a	1954	}
switches	0:0e018d759a2a	1955	},
switches	0:0e018d759a2a	1956	"EFM32WG990F256": {
switches	0:0e018d759a2a	1957	"inherits": ["EFM32"],
switches	0:0e018d759a2a	1958	"extra_labels_add": ["EFM32WG", "256K"],
switches	0:0e018d759a2a	1959	"core": "Cortex-M4F",
switches	0:0e018d759a2a	1960	"macros": ["EFM32WG990F256", "TRANSACTION_QUEUE_SIZE_SPI=4"],
switches	0:0e018d759a2a	1961	"supported_toolchains": ["GCC_ARM", "ARM", "uARM", "IAR"],
switches	0:0e018d759a2a	1962	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	1963	"device_name": "EFM32WG990F256",
switches	0:0e018d759a2a	1964	"public": false
switches	0:0e018d759a2a	1965	},
switches	0:0e018d759a2a	1966	"EFM32WG_STK3800": {
switches	0:0e018d759a2a	1967	"inherits": ["EFM32WG990F256"],
switches	0:0e018d759a2a	1968	"progen": {"target": "efm32wg-stk"},
switches	0:0e018d759a2a	1969	"device_has": ["ANALOGIN", "ANALOGOUT", "ERROR_PATTERN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	1970	"forced_reset_timeout": 2,
switches	0:0e018d759a2a	1971	"config": {
switches	0:0e018d759a2a	1972	"hf_clock_src": {
switches	0:0e018d759a2a	1973	"help": "Value: HFXO for external crystal, HFRCO for internal RC oscillator",
switches	0:0e018d759a2a	1974	"value": "HFXO",
switches	0:0e018d759a2a	1975	"macro_name": "CORE_CLOCK_SOURCE"
switches	0:0e018d759a2a	1976	},
switches	0:0e018d759a2a	1977	"hfxo_clock_freq": {
switches	0:0e018d759a2a	1978	"help": "Value: External crystal frequency in hertz",
switches	0:0e018d759a2a	1979	"value": "48000000",
switches	0:0e018d759a2a	1980	"macro_name": "HFXO_FREQUENCY"
switches	0:0e018d759a2a	1981	},
switches	0:0e018d759a2a	1982	"lf_clock_src": {
switches	0:0e018d759a2a	1983	"help": "Value: LFXO for external crystal, LFRCO for internal RC oscillator, ULFRCO for internal 1KHz RC oscillator",
switches	0:0e018d759a2a	1984	"value": "LFXO",
switches	0:0e018d759a2a	1985	"macro_name": "LOW_ENERGY_CLOCK_SOURCE"
switches	0:0e018d759a2a	1986	},
switches	0:0e018d759a2a	1987	"lfxo_clock_freq": {
switches	0:0e018d759a2a	1988	"help": "Value: External crystal frequency in hertz",
switches	0:0e018d759a2a	1989	"value": "32768",
switches	0:0e018d759a2a	1990	"macro_name": "LFXO_FREQUENCY"
switches	0:0e018d759a2a	1991	},
switches	0:0e018d759a2a	1992	"hfrco_clock_freq": {
switches	0:0e018d759a2a	1993	"help": "Value: Frequency in hertz, must correspond to setting of hfrco_band_select",
switches	0:0e018d759a2a	1994	"value": "21000000",
switches	0:0e018d759a2a	1995	"macro_name": "HFRCO_FREQUENCY"
switches	0:0e018d759a2a	1996	},
switches	0:0e018d759a2a	1997	"hfrco_band_select": {
switches	0:0e018d759a2a	1998	"help": "Value: One of _CMU_HFRCOCTRL_BAND_28MHZ, _CMU_HFRCOCTRL_BAND_21MHZ, _CMU_HFRCOCTRL_BAND_14MHZ, _CMU_HFRCOCTRL_BAND_11MHZ, _CMU_HFRCOCTRL_BAND_7MHZ, _CMU_HFRCOCTRL_BAND_1MHZ. Be sure to set hfrco_clock_freq accordingly!",
switches	0:0e018d759a2a	1999	"value": "_CMU_HFRCOCTRL_BAND_21MHZ",
switches	0:0e018d759a2a	2000	"macro_name": "HFRCO_FREQUENCY_ENUM"
switches	0:0e018d759a2a	2001	}
switches	0:0e018d759a2a	2002	}
switches	0:0e018d759a2a	2003	},
switches	0:0e018d759a2a	2004	"EFM32ZG222F32": {
switches	0:0e018d759a2a	2005	"inherits": ["EFM32"],
switches	0:0e018d759a2a	2006	"extra_labels_add": ["EFM32ZG", "32K"],
switches	0:0e018d759a2a	2007	"core": "Cortex-M0+",
switches	0:0e018d759a2a	2008	"default_toolchain": "uARM",
switches	0:0e018d759a2a	2009	"macros": ["EFM32ZG222F32", "TRANSACTION_QUEUE_SIZE_SPI=0"],
switches	0:0e018d759a2a	2010	"supported_toolchains": ["GCC_ARM", "uARM", "IAR"],
switches	0:0e018d759a2a	2011	"default_lib": "small",
switches	0:0e018d759a2a	2012	"release_versions": ["2"],
switches	0:0e018d759a2a	2013	"device_name": "EFM32ZG222F32",
switches	0:0e018d759a2a	2014	"public": false
switches	0:0e018d759a2a	2015	},
switches	0:0e018d759a2a	2016	"EFM32ZG_STK3200": {
switches	0:0e018d759a2a	2017	"inherits": ["EFM32ZG222F32"],
switches	0:0e018d759a2a	2018	"device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	2019	"forced_reset_timeout": 2,
switches	0:0e018d759a2a	2020	"config": {
switches	0:0e018d759a2a	2021	"hf_clock_src": {
switches	0:0e018d759a2a	2022	"help": "Value: HFXO for external crystal, HFRCO for internal RC oscillator",
switches	0:0e018d759a2a	2023	"value": "HFXO",
switches	0:0e018d759a2a	2024	"macro_name": "CORE_CLOCK_SOURCE"
switches	0:0e018d759a2a	2025	},
switches	0:0e018d759a2a	2026	"hfxo_clock_freq": {
switches	0:0e018d759a2a	2027	"help": "Value: External crystal frequency in hertz",
switches	0:0e018d759a2a	2028	"value": "24000000",
switches	0:0e018d759a2a	2029	"macro_name": "HFXO_FREQUENCY"
switches	0:0e018d759a2a	2030	},
switches	0:0e018d759a2a	2031	"lf_clock_src": {
switches	0:0e018d759a2a	2032	"help": "Value: LFXO for external crystal, LFRCO for internal RC oscillator, ULFRCO for internal 1KHz RC oscillator",
switches	0:0e018d759a2a	2033	"value": "LFXO",
switches	0:0e018d759a2a	2034	"macro_name": "LOW_ENERGY_CLOCK_SOURCE"
switches	0:0e018d759a2a	2035	},
switches	0:0e018d759a2a	2036	"lfxo_clock_freq": {
switches	0:0e018d759a2a	2037	"help": "Value: External crystal frequency in hertz",
switches	0:0e018d759a2a	2038	"value": "32768",
switches	0:0e018d759a2a	2039	"macro_name": "LFXO_FREQUENCY"
switches	0:0e018d759a2a	2040	},
switches	0:0e018d759a2a	2041	"hfrco_clock_freq": {
switches	0:0e018d759a2a	2042	"help": "Value: Frequency in hertz, must correspond to setting of hfrco_band_select",
switches	0:0e018d759a2a	2043	"value": "21000000",
switches	0:0e018d759a2a	2044	"macro_name": "HFRCO_FREQUENCY"
switches	0:0e018d759a2a	2045	},
switches	0:0e018d759a2a	2046	"hfrco_band_select": {
switches	0:0e018d759a2a	2047	"help": "Value: One of _CMU_HFRCOCTRL_BAND_21MHZ, _CMU_HFRCOCTRL_BAND_14MHZ, _CMU_HFRCOCTRL_BAND_11MHZ, _CMU_HFRCOCTRL_BAND_7MHZ, _CMU_HFRCOCTRL_BAND_1MHZ. Be sure to set hfrco_clock_freq accordingly!",
switches	0:0e018d759a2a	2048	"value": "_CMU_HFRCOCTRL_BAND_21MHZ",
switches	0:0e018d759a2a	2049	"macro_name": "HFRCO_FREQUENCY_ENUM"
switches	0:0e018d759a2a	2050	}
switches	0:0e018d759a2a	2051	}
switches	0:0e018d759a2a	2052	},
switches	0:0e018d759a2a	2053	"EFM32HG322F64": {
switches	0:0e018d759a2a	2054	"inherits": ["EFM32"],
switches	0:0e018d759a2a	2055	"extra_labels_add": ["EFM32HG", "64K"],
switches	0:0e018d759a2a	2056	"core": "Cortex-M0+",
switches	0:0e018d759a2a	2057	"default_toolchain": "uARM",
switches	0:0e018d759a2a	2058	"macros": ["EFM32HG322F64", "TRANSACTION_QUEUE_SIZE_SPI=0"],
switches	0:0e018d759a2a	2059	"supported_toolchains": ["GCC_ARM", "uARM", "IAR"],
switches	0:0e018d759a2a	2060	"default_lib": "small",
switches	0:0e018d759a2a	2061	"release_versions": ["2"],
switches	0:0e018d759a2a	2062	"device_name": "EFM32HG322F64",
switches	0:0e018d759a2a	2063	"public": false
switches	0:0e018d759a2a	2064	},
switches	0:0e018d759a2a	2065	"EFM32HG_STK3400": {
switches	0:0e018d759a2a	2066	"inherits": ["EFM32HG322F64"],
switches	0:0e018d759a2a	2067	"device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	2068	"forced_reset_timeout": 2,
switches	0:0e018d759a2a	2069	"config": {
switches	0:0e018d759a2a	2070	"hf_clock_src": {
switches	0:0e018d759a2a	2071	"help": "Value: HFXO for external crystal, HFRCO for internal RC oscillator",
switches	0:0e018d759a2a	2072	"value": "HFXO",
switches	0:0e018d759a2a	2073	"macro_name": "CORE_CLOCK_SOURCE"
switches	0:0e018d759a2a	2074	},
switches	0:0e018d759a2a	2075	"hfxo_clock_freq": {
switches	0:0e018d759a2a	2076	"help": "Value: External crystal frequency in hertz",
switches	0:0e018d759a2a	2077	"value": "24000000",
switches	0:0e018d759a2a	2078	"macro_name": "HFXO_FREQUENCY"
switches	0:0e018d759a2a	2079	},
switches	0:0e018d759a2a	2080	"lf_clock_src": {
switches	0:0e018d759a2a	2081	"help": "Value: LFXO for external crystal, LFRCO for internal RC oscillator, ULFRCO for internal 1KHz RC oscillator",
switches	0:0e018d759a2a	2082	"value": "LFXO",
switches	0:0e018d759a2a	2083	"macro_name": "LOW_ENERGY_CLOCK_SOURCE"
switches	0:0e018d759a2a	2084	},
switches	0:0e018d759a2a	2085	"lfxo_clock_freq": {
switches	0:0e018d759a2a	2086	"help": "Value: External crystal frequency in hertz",
switches	0:0e018d759a2a	2087	"value": "32768",
switches	0:0e018d759a2a	2088	"macro_name": "LFXO_FREQUENCY"
switches	0:0e018d759a2a	2089	},
switches	0:0e018d759a2a	2090	"hfrco_clock_freq": {
switches	0:0e018d759a2a	2091	"help": "Value: Frequency in hertz, must correspond to setting of hfrco_band_select",
switches	0:0e018d759a2a	2092	"value": "21000000",
switches	0:0e018d759a2a	2093	"macro_name": "HFRCO_FREQUENCY"
switches	0:0e018d759a2a	2094	},
switches	0:0e018d759a2a	2095	"hfrco_band_select": {
switches	0:0e018d759a2a	2096	"help": "Value: One of _CMU_HFRCOCTRL_BAND_21MHZ, _CMU_HFRCOCTRL_BAND_14MHZ, _CMU_HFRCOCTRL_BAND_11MHZ, _CMU_HFRCOCTRL_BAND_7MHZ, _CMU_HFRCOCTRL_BAND_1MHZ. Be sure to set hfrco_clock_freq accordingly!",
switches	0:0e018d759a2a	2097	"value": "_CMU_HFRCOCTRL_BAND_21MHZ",
switches	0:0e018d759a2a	2098	"macro_name": "HFRCO_FREQUENCY_ENUM"
switches	0:0e018d759a2a	2099	}
switches	0:0e018d759a2a	2100	}
switches	0:0e018d759a2a	2101	},
switches	0:0e018d759a2a	2102	"EFM32PG1B100F256GM32": {
switches	0:0e018d759a2a	2103	"inherits": ["EFM32"],
switches	0:0e018d759a2a	2104	"extra_labels_add": ["EFM32PG", "256K"],
switches	0:0e018d759a2a	2105	"core": "Cortex-M4F",
switches	0:0e018d759a2a	2106	"macros": ["EFM32PG1B100F256GM32", "TRANSACTION_QUEUE_SIZE_SPI=4"],
switches	0:0e018d759a2a	2107	"supported_toolchains": ["GCC_ARM", "ARM", "uARM", "IAR"],
switches	0:0e018d759a2a	2108	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	2109	"device_name": "EFM32PG1B100F256GM32",
switches	0:0e018d759a2a	2110	"public": false
switches	0:0e018d759a2a	2111	},
switches	0:0e018d759a2a	2112	"EFM32PG_STK3401": {
switches	0:0e018d759a2a	2113	"inherits": ["EFM32PG1B100F256GM32"],
switches	0:0e018d759a2a	2114	"device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	2115	"forced_reset_timeout": 2,
switches	0:0e018d759a2a	2116	"config": {
switches	0:0e018d759a2a	2117	"hf_clock_src": {
switches	0:0e018d759a2a	2118	"help": "Value: HFXO for external crystal, HFRCO for internal RC oscillator",
switches	0:0e018d759a2a	2119	"value": "HFXO",
switches	0:0e018d759a2a	2120	"macro_name": "CORE_CLOCK_SOURCE"
switches	0:0e018d759a2a	2121	},
switches	0:0e018d759a2a	2122	"hfxo_clock_freq": {
switches	0:0e018d759a2a	2123	"help": "Value: External crystal frequency in hertz",
switches	0:0e018d759a2a	2124	"value": "40000000",
switches	0:0e018d759a2a	2125	"macro_name": "HFXO_FREQUENCY"
switches	0:0e018d759a2a	2126	},
switches	0:0e018d759a2a	2127	"lf_clock_src": {
switches	0:0e018d759a2a	2128	"help": "Value: LFXO for external crystal, LFRCO for internal RC oscillator, ULFRCO for internal 1KHz RC oscillator",
switches	0:0e018d759a2a	2129	"value": "LFXO",
switches	0:0e018d759a2a	2130	"macro_name": "LOW_ENERGY_CLOCK_SOURCE"
switches	0:0e018d759a2a	2131	},
switches	0:0e018d759a2a	2132	"lfxo_clock_freq": {
switches	0:0e018d759a2a	2133	"help": "Value: External crystal frequency in hertz",
switches	0:0e018d759a2a	2134	"value": "32768",
switches	0:0e018d759a2a	2135	"macro_name": "LFXO_FREQUENCY"
switches	0:0e018d759a2a	2136	},
switches	0:0e018d759a2a	2137	"hfrco_clock_freq": {
switches	0:0e018d759a2a	2138	"help": "Value: Frequency in hertz, must correspond to setting of hfrco_band_select",
switches	0:0e018d759a2a	2139	"value": "32000000",
switches	0:0e018d759a2a	2140	"macro_name": "HFRCO_FREQUENCY"
switches	0:0e018d759a2a	2141	},
switches	0:0e018d759a2a	2142	"hfrco_band_select": {
switches	0:0e018d759a2a	2143	"help": "Value: One of cmuHFRCOFreq_1M0Hz, cmuHFRCOFreq_2M0Hz, cmuHFRCOFreq_4M0Hz, cmuHFRCOFreq_7M0Hz, cmuHFRCOFreq_13M0Hz, cmuHFRCOFreq_16M0Hz, cmuHFRCOFreq_19M0Hz, cmuHFRCOFreq_26M0Hz, cmuHFRCOFreq_32M0Hz, cmuHFRCOFreq_38M0Hz. Be sure to set hfrco_clock_freq accordingly!",
switches	0:0e018d759a2a	2144	"value": "cmuHFRCOFreq_32M0Hz",
switches	0:0e018d759a2a	2145	"macro_name": "HFRCO_FREQUENCY_ENUM"
switches	0:0e018d759a2a	2146	}
switches	0:0e018d759a2a	2147	}
switches	0:0e018d759a2a	2148	},
switches	0:0e018d759a2a	2149	"WIZWIKI_W7500": {
switches	0:0e018d759a2a	2150	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	2151	"core": "Cortex-M0",
switches	0:0e018d759a2a	2152	"extra_labels": ["WIZNET", "W7500x", "WIZwiki_W7500"],
switches	0:0e018d759a2a	2153	"supported_toolchains": ["uARM", "ARM"],
switches	0:0e018d759a2a	2154	"inherits": ["Target"],
switches	0:0e018d759a2a	2155	"device_has": ["ANALOGIN", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	2156	"release_versions": ["2"]
switches	0:0e018d759a2a	2157	},
switches	0:0e018d759a2a	2158	"WIZWIKI_W7500P": {
switches	0:0e018d759a2a	2159	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	2160	"core": "Cortex-M0",
switches	0:0e018d759a2a	2161	"extra_labels": ["WIZNET", "W7500x", "WIZwiki_W7500P"],
switches	0:0e018d759a2a	2162	"supported_toolchains": ["uARM", "ARM"],
switches	0:0e018d759a2a	2163	"inherits": ["Target"],
switches	0:0e018d759a2a	2164	"device_has": ["ANALOGIN", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	2165	"release_versions": ["2"]
switches	0:0e018d759a2a	2166	},
switches	0:0e018d759a2a	2167	"WIZWIKI_W7500ECO": {
switches	0:0e018d759a2a	2168	"inherits": ["Target"],
switches	0:0e018d759a2a	2169	"core": "Cortex-M0",
switches	0:0e018d759a2a	2170	"extra_labels": ["WIZNET", "W7500x", "WIZwiki_W7500ECO"],
switches	0:0e018d759a2a	2171	"supported_toolchains": ["uARM", "ARM"],
switches	0:0e018d759a2a	2172	"device_has": ["ANALOGIN", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	2173	"release_versions": ["2"]
switches	0:0e018d759a2a	2174	},
switches	0:0e018d759a2a	2175	"SAMR21G18A": {
switches	0:0e018d759a2a	2176	"inherits": ["Target"],
switches	0:0e018d759a2a	2177	"core": "Cortex-M0+",
switches	0:0e018d759a2a	2178	"macros": ["__SAMR21G18A__", "I2C_MASTER_CALLBACK_MODE=true", "EXTINT_CALLBACK_MODE=true", "USART_CALLBACK_MODE=true", "TC_ASYNC=true"],
switches	0:0e018d759a2a	2179	"extra_labels": ["Atmel", "SAM_CortexM0P", "SAMR21"],
switches	0:0e018d759a2a	2180	"supported_toolchains": ["GCC_ARM", "ARM", "uARM"],
switches	0:0e018d759a2a	2181	"device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH"],
switches	0:0e018d759a2a	2182	"release_versions": ["2"],
switches	0:0e018d759a2a	2183	"device_name": "ATSAMR21G18A"
switches	0:0e018d759a2a	2184	},
switches	0:0e018d759a2a	2185	"SAMD21J18A": {
switches	0:0e018d759a2a	2186	"inherits": ["Target"],
switches	0:0e018d759a2a	2187	"core": "Cortex-M0+",
switches	0:0e018d759a2a	2188	"macros": ["__SAMD21J18A__", "I2C_MASTER_CALLBACK_MODE=true", "EXTINT_CALLBACK_MODE=true", "USART_CALLBACK_MODE=true", "TC_ASYNC=true"],
switches	0:0e018d759a2a	2189	"extra_labels": ["Atmel", "SAM_CortexM0P", "SAMD21"],
switches	0:0e018d759a2a	2190	"supported_toolchains": ["GCC_ARM", "ARM", "uARM"],
switches	0:0e018d759a2a	2191	"device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH"],
switches	0:0e018d759a2a	2192	"release_versions": ["2"],
switches	0:0e018d759a2a	2193	"device_name" : "ATSAMD21J18A"
switches	0:0e018d759a2a	2194	},
switches	0:0e018d759a2a	2195	"SAMD21G18A": {
switches	0:0e018d759a2a	2196	"inherits": ["Target"],
switches	0:0e018d759a2a	2197	"core": "Cortex-M0+",
switches	0:0e018d759a2a	2198	"macros": ["__SAMD21G18A__", "I2C_MASTER_CALLBACK_MODE=true", "EXTINT_CALLBACK_MODE=true", "USART_CALLBACK_MODE=true", "TC_ASYNC=true"],
switches	0:0e018d759a2a	2199	"extra_labels": ["Atmel", "SAM_CortexM0P", "SAMD21"],
switches	0:0e018d759a2a	2200	"supported_toolchains": ["GCC_ARM", "ARM", "uARM"],
switches	0:0e018d759a2a	2201	"device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH"],
switches	0:0e018d759a2a	2202	"release_versions": ["2"],
switches	0:0e018d759a2a	2203	"device_name": "ATSAMD21G18A"
switches	0:0e018d759a2a	2204	},
switches	0:0e018d759a2a	2205	"SAML21J18A": {
switches	0:0e018d759a2a	2206	"inherits": ["Target"],
switches	0:0e018d759a2a	2207	"core": "Cortex-M0+",
switches	0:0e018d759a2a	2208	"macros": ["__SAML21J18A__", "I2C_MASTER_CALLBACK_MODE=true", "EXTINT_CALLBACK_MODE=true", "USART_CALLBACK_MODE=true", "TC_ASYNC=true"],
switches	0:0e018d759a2a	2209	"extra_labels": ["Atmel", "SAM_CortexM0P", "SAML21"],
switches	0:0e018d759a2a	2210	"supported_toolchains": ["GCC_ARM", "ARM", "uARM"],
switches	0:0e018d759a2a	2211	"device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH"],
switches	0:0e018d759a2a	2212	"device_name": "ATSAML21J18A"
switches	0:0e018d759a2a	2213	},
switches	0:0e018d759a2a	2214	"SAMG55J19": {
switches	0:0e018d759a2a	2215	"inherits": ["Target"],
switches	0:0e018d759a2a	2216	"core": "Cortex-M4",
switches	0:0e018d759a2a	2217	"extra_labels": ["Atmel", "SAM_CortexM4", "SAMG55"],
switches	0:0e018d759a2a	2218	"macros": ["__SAMG55J19__", "BOARD=75", "I2C_MASTER_CALLBACK_MODE=true", "EXTINT_CALLBACK_MODE=true", "USART_CALLBACK_MODE=true", "TC_ASYNC=true"],
switches	0:0e018d759a2a	2219	"supported_toolchains": ["GCC_ARM", "ARM", "uARM"],
switches	0:0e018d759a2a	2220	"default_toolchain": "ARM",
switches	0:0e018d759a2a	2221	"device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH"],
switches	0:0e018d759a2a	2222	"default_lib": "std",
switches	0:0e018d759a2a	2223	"device_name": "ATSAMG55J19"
switches	0:0e018d759a2a	2224	},
switches	0:0e018d759a2a	2225	"MCU_NRF51_UNIFIED": {
switches	0:0e018d759a2a	2226	"inherits": ["Target"],
switches	0:0e018d759a2a	2227	"core": "Cortex-M0",
switches	0:0e018d759a2a	2228	"OVERRIDE_BOOTLOADER_FILENAME": "nrf51822_bootloader.hex",
switches	0:0e018d759a2a	2229	"macros": [
switches	0:0e018d759a2a	2230	"NRF51",
switches	0:0e018d759a2a	2231	"TARGET_NRF51822",
switches	0:0e018d759a2a	2232	"BLE_STACK_SUPPORT_REQD",
switches	0:0e018d759a2a	2233	"SOFTDEVICE_PRESENT",
switches	0:0e018d759a2a	2234	"S130",
switches	0:0e018d759a2a	2235	"TARGET_MCU_NRF51822"
switches	0:0e018d759a2a	2236	],
switches	0:0e018d759a2a	2237	"MERGE_BOOTLOADER": false,
switches	0:0e018d759a2a	2238	"extra_labels": ["NORDIC", "MCU_NRF51", "MCU_NRF51822_UNIFIED", "NRF5"],
switches	0:0e018d759a2a	2239	"OUTPUT_EXT": "hex",
switches	0:0e018d759a2a	2240	"is_disk_virtual": true,
switches	0:0e018d759a2a	2241	"supported_toolchains": ["ARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	2242	"public": false,
switches	0:0e018d759a2a	2243	"MERGE_SOFT_DEVICE": true,
switches	0:0e018d759a2a	2244	"EXPECTED_SOFTDEVICES_WITH_OFFSETS": [
switches	0:0e018d759a2a	2245	{
switches	0:0e018d759a2a	2246	"boot": "",
switches	0:0e018d759a2a	2247	"name": "s130_nrf51_2.0.0_softdevice.hex",
switches	0:0e018d759a2a	2248	"offset": 110592
switches	0:0e018d759a2a	2249	}
switches	0:0e018d759a2a	2250	],
switches	0:0e018d759a2a	2251	"detect_code": ["1070"],
switches	0:0e018d759a2a	2252	"post_binary_hook": {
switches	0:0e018d759a2a	2253	"function": "MCU_NRF51Code.binary_hook",
switches	0:0e018d759a2a	2254	"toolchains": ["ARM_STD", "GCC_ARM", "IAR"]
switches	0:0e018d759a2a	2255	},
switches	0:0e018d759a2a	2256	"program_cycle_s": 6,
switches	0:0e018d759a2a	2257	"features": ["BLE"],
switches	0:0e018d759a2a	2258	"config": {
switches	0:0e018d759a2a	2259	"lf_clock_src": {
switches	0:0e018d759a2a	2260	"value": "NRF_LF_SRC_XTAL",
switches	0:0e018d759a2a	2261	"macro_name": "MBED_CONF_NORDIC_NRF_LF_CLOCK_SRC"
switches	0:0e018d759a2a	2262	},
switches	0:0e018d759a2a	2263	"uart_hwfc": {
switches	0:0e018d759a2a	2264	"help": "Value: 1 for enable, 0 for disable",
switches	0:0e018d759a2a	2265	"value": 1,
switches	0:0e018d759a2a	2266	"macro_name": "MBED_CONF_NORDIC_UART_HWFC"
switches	0:0e018d759a2a	2267	}
switches	0:0e018d759a2a	2268	},
switches	0:0e018d759a2a	2269	"device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"]
switches	0:0e018d759a2a	2270	},
switches	0:0e018d759a2a	2271	"MCU_NRF51_32K_UNIFIED": {
switches	0:0e018d759a2a	2272	"inherits": ["MCU_NRF51_UNIFIED"],
switches	0:0e018d759a2a	2273	"extra_labels_add": ["MCU_NORDIC_32K", "MCU_NRF51_32K"],
switches	0:0e018d759a2a	2274	"macros_add": ["TARGET_MCU_NORDIC_32K", "TARGET_MCU_NRF51_32K"],
switches	0:0e018d759a2a	2275	"public": false
switches	0:0e018d759a2a	2276	},
switches	0:0e018d759a2a	2277	"NRF51_DK": {
switches	0:0e018d759a2a	2278	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	2279	"inherits": ["MCU_NRF51_32K_UNIFIED"],
switches	0:0e018d759a2a	2280	"device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPI_ASYNCH", "SPISLAVE"],
switches	0:0e018d759a2a	2281	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	2282	"device_name": "nRF51822_xxAA"
switches	0:0e018d759a2a	2283	},
switches	0:0e018d759a2a	2284	"NRF51_DONGLE": {
switches	0:0e018d759a2a	2285	"inherits": ["MCU_NRF51_32K_UNIFIED"],
switches	0:0e018d759a2a	2286	"progen": {"target": "nrf51-dongle"},
switches	0:0e018d759a2a	2287	"device_has": ["ERROR_PATTERN", "I2C", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPI_ASYNCH", "SPISLAVE"],
switches	0:0e018d759a2a	2288	"release_versions": ["2", "5"]
switches	0:0e018d759a2a	2289	},
switches	0:0e018d759a2a	2290	"MCU_NRF52": {
switches	0:0e018d759a2a	2291	"inherits": ["Target"],
switches	0:0e018d759a2a	2292	"core": "Cortex-M4F",
switches	0:0e018d759a2a	2293	"macros": ["NRF52", "TARGET_NRF52832", "BLE_STACK_SUPPORT_REQD", "SOFTDEVICE_PRESENT", "S132"],
switches	0:0e018d759a2a	2294	"extra_labels": ["NORDIC", "MCU_NRF52", "MCU_NRF52832", "NRF5"],
switches	0:0e018d759a2a	2295	"OUTPUT_EXT": "hex",
switches	0:0e018d759a2a	2296	"is_disk_virtual": true,
switches	0:0e018d759a2a	2297	"supported_toolchains": ["GCC_ARM", "ARM", "IAR"],
switches	0:0e018d759a2a	2298	"public": false,
switches	0:0e018d759a2a	2299	"detect_code": ["1101"],
switches	0:0e018d759a2a	2300	"program_cycle_s": 6,
switches	0:0e018d759a2a	2301	"MERGE_SOFT_DEVICE": true,
switches	0:0e018d759a2a	2302	"EXPECTED_SOFTDEVICES_WITH_OFFSETS": [
switches	0:0e018d759a2a	2303	{
switches	0:0e018d759a2a	2304	"boot": "",
switches	0:0e018d759a2a	2305	"name": "s132_nrf52_2.0.0_softdevice.hex",
switches	0:0e018d759a2a	2306	"offset": 114688
switches	0:0e018d759a2a	2307	}
switches	0:0e018d759a2a	2308	],
switches	0:0e018d759a2a	2309	"post_binary_hook": {
switches	0:0e018d759a2a	2310	"function": "MCU_NRF51Code.binary_hook",
switches	0:0e018d759a2a	2311	"toolchains": ["ARM_STD", "GCC_ARM", "IAR"]
switches	0:0e018d759a2a	2312	},
switches	0:0e018d759a2a	2313	"MERGE_BOOTLOADER": false,
switches	0:0e018d759a2a	2314	"features": ["BLE"],
switches	0:0e018d759a2a	2315	"config": {
switches	0:0e018d759a2a	2316	"lf_clock_src": {
switches	0:0e018d759a2a	2317	"value": "NRF_LF_SRC_XTAL",
switches	0:0e018d759a2a	2318	"macro_name": "MBED_CONF_NORDIC_NRF_LF_CLOCK_SRC"
switches	0:0e018d759a2a	2319	},
switches	0:0e018d759a2a	2320	"uart_hwfc": {
switches	0:0e018d759a2a	2321	"help": "Value: 1 for enable, 0 for disable",
switches	0:0e018d759a2a	2322	"value": 1,
switches	0:0e018d759a2a	2323	"macro_name": "MBED_CONF_NORDIC_UART_HWFC"
switches	0:0e018d759a2a	2324	}
switches	0:0e018d759a2a	2325	}
switches	0:0e018d759a2a	2326	},
switches	0:0e018d759a2a	2327	"NRF52_DK": {
switches	0:0e018d759a2a	2328	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	2329	"inherits": ["MCU_NRF52"],
switches	0:0e018d759a2a	2330	"macros_add": ["BOARD_PCA10040", "NRF52_PAN_12", "NRF52_PAN_15", "NRF52_PAN_58", "NRF52_PAN_55", "NRF52_PAN_54", "NRF52_PAN_31", "NRF52_PAN_30", "NRF52_PAN_51", "NRF52_PAN_36", "NRF52_PAN_53", "S132", "CONFIG_GPIO_AS_PINRESET", "BLE_STACK_SUPPORT_REQD", "SWI_DISABLE0", "NRF52_PAN_20", "NRF52_PAN_64", "NRF52_PAN_62", "NRF52_PAN_63"],
switches	0:0e018d759a2a	2331	"device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPI_ASYNCH", "SPISLAVE"],
switches	0:0e018d759a2a	2332	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	2333	"device_name": "nRF52832_xxAA"
switches	0:0e018d759a2a	2334	},
switches	0:0e018d759a2a	2335	"DELTA_DFBM_NQ620": {
switches	0:0e018d759a2a	2336	"supported_form_factors": ["ARDUINO"],
switches	0:0e018d759a2a	2337	"inherits": ["MCU_NRF52"],
switches	0:0e018d759a2a	2338	"macros_add": ["BOARD_PCA10040", "NRF52_PAN_12", "NRF52_PAN_15", "NRF52_PAN_58", "NRF52_PAN_55", "NRF52_PAN_54", "NRF52_PAN_31", "NRF52_PAN_30", "NRF52_PAN_51", "NRF52_PAN_36", "NRF52_PAN_53", "S132", "CONFIG_GPIO_AS_PINRESET", "BLE_STACK_SUPPORT_REQD", "SWI_DISABLE0", "NRF52_PAN_20", "NRF52_PAN_64", "NRF52_PAN_62", "NRF52_PAN_63"],
switches	0:0e018d759a2a	2339	"device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPI_ASYNCH", "SPISLAVE"],
switches	0:0e018d759a2a	2340	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	2341	"device_name": "nRF52832_xxAA"
switches	0:0e018d759a2a	2342	},
switches	0:0e018d759a2a	2343	"BLUEPILL_F103C8": {
switches	0:0e018d759a2a	2344	"core": "Cortex-M3",
switches	0:0e018d759a2a	2345	"default_toolchain": "GCC_ARM",
switches	0:0e018d759a2a	2346	"extra_labels": ["STM", "STM32F1", "STM32F103C8"],
switches	0:0e018d759a2a	2347	"supported_toolchains": ["GCC_ARM"],
switches	0:0e018d759a2a	2348	"inherits": ["Target"],
switches	0:0e018d759a2a	2349	"device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"]
switches	0:0e018d759a2a	2350	},
switches	0:0e018d759a2a	2351	"NUMAKER_PFM_NUC472": {
switches	0:0e018d759a2a	2352	"core": "Cortex-M4F",
switches	0:0e018d759a2a	2353	"default_toolchain": "ARM",
switches	0:0e018d759a2a	2354	"extra_labels": ["NUVOTON", "NUC472", "NUMAKER_PFM_NUC472"],
switches	0:0e018d759a2a	2355	"is_disk_virtual": true,
switches	0:0e018d759a2a	2356	"supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	2357	"inherits": ["Target"],
switches	0:0e018d759a2a	2358	"device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "TRNG"],
switches	0:0e018d759a2a	2359	"features": ["LWIP"],
switches	0:0e018d759a2a	2360	"release_versions": ["5"],
switches	0:0e018d759a2a	2361	"device_name": "NUC472HI8AE"
switches	0:0e018d759a2a	2362	},
switches	0:0e018d759a2a	2363	"NCS36510": {
switches	0:0e018d759a2a	2364	"inherits": ["Target"],
switches	0:0e018d759a2a	2365	"core": "Cortex-M3",
switches	0:0e018d759a2a	2366	"extra_labels": ["ONSEMI"],
switches	0:0e018d759a2a	2367	"post_binary_hook": {"function": "NCS36510TargetCode.ncs36510_addfib"},
switches	0:0e018d759a2a	2368	"macros": ["CM3", "CPU_NCS36510", "TARGET_NCS36510", "LOAD_ADDRESS=0x3000"],
switches	0:0e018d759a2a	2369	"supported_toolchains": ["GCC_ARM", "ARM", "IAR"],
switches	0:0e018d759a2a	2370	"device_has": ["ANALOGIN", "SERIAL", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "LOWPOWERTIMER", "TRNG"],
switches	0:0e018d759a2a	2371	"device_name": "NCS36510",
switches	0:0e018d759a2a	2372	"release_versions": ["2", "5"]
switches	0:0e018d759a2a	2373	},
switches	0:0e018d759a2a	2374	"NUMAKER_PFM_M453": {
switches	0:0e018d759a2a	2375	"core": "Cortex-M4F",
switches	0:0e018d759a2a	2376	"default_toolchain": "ARM",
switches	0:0e018d759a2a	2377	"extra_labels": ["NUVOTON", "M451", "NUMAKER_PFM_M453"],
switches	0:0e018d759a2a	2378	"is_disk_virtual": true,
switches	0:0e018d759a2a	2379	"supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
switches	0:0e018d759a2a	2380	"inherits": ["Target"],
switches	0:0e018d759a2a	2381	"progen": {"target": "numaker-pfm-m453"},
switches	0:0e018d759a2a	2382	"device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH"],
switches	0:0e018d759a2a	2383	"release_versions": ["2", "5"],
switches	0:0e018d759a2a	2384	"device_name": "M453VG6AE"
switches	0:0e018d759a2a	2385	},
switches	0:0e018d759a2a	2386	"HI2110": {
switches	0:0e018d759a2a	2387	"inherits": ["Target"],
switches	0:0e018d759a2a	2388	"core": "Cortex-M0",
switches	0:0e018d759a2a	2389	"default_toolchain": "GCC_ARM",
switches	0:0e018d759a2a	2390	"supported_toolchains": ["GCC_ARM", "ARM", "IAR"],
switches	0:0e018d759a2a	2391	"extra_labels": ["ublox"],
switches	0:0e018d759a2a	2392	"macros": ["TARGET_PROCESSOR_FAMILY_BOUDICA", "BOUDICA_SARA", "NDEBUG=1"],
switches	0:0e018d759a2a	2393	"public": false,
switches	0:0e018d759a2a	2394	"target_overrides": {
switches	0:0e018d759a2a	2395	"*": {
switches	0:0e018d759a2a	2396	"core.stdio-flush-at-exit": false
switches	0:0e018d759a2a	2397	}
switches	0:0e018d759a2a	2398	},
switches	0:0e018d759a2a	2399	"device_has": ["INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "SERIAL", "SLEEP", "STDIO_MESSAGES"],
switches	0:0e018d759a2a	2400	"default_lib": "std",
switches	0:0e018d759a2a	2401	"release_versions": ["5"]
switches	0:0e018d759a2a	2402	},
switches	0:0e018d759a2a	2403	"SARA_NBIOT": {
switches	0:0e018d759a2a	2404	"inherits": ["HI2110"],
switches	0:0e018d759a2a	2405	"extra_labels": ["ublox", "HI2110"],
switches	0:0e018d759a2a	2406	"public": false
switches	0:0e018d759a2a	2407	},
switches	0:0e018d759a2a	2408	"SARA_NBIOT_EVK": {
switches	0:0e018d759a2a	2409	"inherits": ["SARA_NBIOT"],
switches	0:0e018d759a2a	2410	"extra_labels": ["ublox", "HI2110", "SARA_NBIOT"]
switches	0:0e018d759a2a	2411	}
switches	0:0e018d759a2a	2412	}

Repository toolbox

Export to desktop IDE

Repository details

Type:	Library
Created:	08 Nov 2016
Imports:	6
Forks:	0
Commits:	1
Dependents:	1
Dependencies:	0
Followers:	1

This repository is Public (Unlisted).

targets/targets.json@0:0e018d759a2a, 2016-11-08 (annotated)

Who changed what in which revision?

Repository toolbox

Repository details

Important Information for this Arm website

Access Warning