shao ziyang / mbed-src-kl05

mbed library sources

Dependents:   frdm_kl05z_gpio_test

Fork of mbed-src by mbed official

targets/cmsis/TARGET_STM/TARGET_DISCO_F100RB/stm32f10x_rcc.c@323:9e901b0a5aa1, 2014-09-13 (annotated)

Committer:
shaoziyang
Date:
Sat Sep 13 14:25:46 2014 +0000
Revision:
323:9e901b0a5aa1
Parent:
126:549ba18ddd81 
test with CLOCK_SETUP = 0

Who changed what in which revision?

UserRevisionLine numberNew contents of line
mbed_official 126:549ba18ddd81 1 /**
mbed_official 126:549ba18ddd81 2 ******************************************************************************
mbed_official 126:549ba18ddd81 3 * @file stm32f10x_rcc.c
mbed_official 126:549ba18ddd81 4 * @author MCD Application Team
mbed_official 126:549ba18ddd81 5 * @version V3.6.1
mbed_official 126:549ba18ddd81 6 * @date 05-March-2012
mbed_official 126:549ba18ddd81 7 * @brief This file provides all the RCC firmware functions.
mbed_official 126:549ba18ddd81 8 *******************************************************************************
mbed_official 126:549ba18ddd81 9 * Copyright (c) 2014, STMicroelectronics
mbed_official 126:549ba18ddd81 10 * All rights reserved.
mbed_official 126:549ba18ddd81 11 *
mbed_official 126:549ba18ddd81 12 * Redistribution and use in source and binary forms, with or without
mbed_official 126:549ba18ddd81 13 * modification, are permitted provided that the following conditions are met:
mbed_official 126:549ba18ddd81 14 *
mbed_official 126:549ba18ddd81 15 * 1. Redistributions of source code must retain the above copyright notice,
mbed_official 126:549ba18ddd81 16 * this list of conditions and the following disclaimer.
mbed_official 126:549ba18ddd81 17 * 2. Redistributions in binary form must reproduce the above copyright notice,
mbed_official 126:549ba18ddd81 18 * this list of conditions and the following disclaimer in the documentation
mbed_official 126:549ba18ddd81 19 * and/or other materials provided with the distribution.
mbed_official 126:549ba18ddd81 20 * 3. Neither the name of STMicroelectronics nor the names of its contributors
mbed_official 126:549ba18ddd81 21 * may be used to endorse or promote products derived from this software
mbed_official 126:549ba18ddd81 22 * without specific prior written permission.
mbed_official 126:549ba18ddd81 23 *
mbed_official 126:549ba18ddd81 24 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
mbed_official 126:549ba18ddd81 25 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
mbed_official 126:549ba18ddd81 26 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
mbed_official 126:549ba18ddd81 27 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
mbed_official 126:549ba18ddd81 28 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
mbed_official 126:549ba18ddd81 29 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
mbed_official 126:549ba18ddd81 30 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
mbed_official 126:549ba18ddd81 31 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
mbed_official 126:549ba18ddd81 32 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
mbed_official 126:549ba18ddd81 33 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
mbed_official 126:549ba18ddd81 34 *******************************************************************************
mbed_official 126:549ba18ddd81 35 */
mbed_official 126:549ba18ddd81 36
mbed_official 126:549ba18ddd81 37 /* Includes ------------------------------------------------------------------*/
mbed_official 126:549ba18ddd81 38 #include "stm32f10x_rcc.h"
mbed_official 126:549ba18ddd81 39
mbed_official 126:549ba18ddd81 40 /** @addtogroup STM32F10x_StdPeriph_Driver
mbed_official 126:549ba18ddd81 41 * @{
mbed_official 126:549ba18ddd81 42 */
mbed_official 126:549ba18ddd81 43
mbed_official 126:549ba18ddd81 44 /** @defgroup RCC
mbed_official 126:549ba18ddd81 45 * @brief RCC driver modules
mbed_official 126:549ba18ddd81 46 * @{
mbed_official 126:549ba18ddd81 47 */
mbed_official 126:549ba18ddd81 48
mbed_official 126:549ba18ddd81 49 /** @defgroup RCC_Private_TypesDefinitions
mbed_official 126:549ba18ddd81 50 * @{
mbed_official 126:549ba18ddd81 51 */
mbed_official 126:549ba18ddd81 52
mbed_official 126:549ba18ddd81 53 /**
mbed_official 126:549ba18ddd81 54 * @}
mbed_official 126:549ba18ddd81 55 */
mbed_official 126:549ba18ddd81 56
mbed_official 126:549ba18ddd81 57 /** @defgroup RCC_Private_Defines
mbed_official 126:549ba18ddd81 58 * @{
mbed_official 126:549ba18ddd81 59 */
mbed_official 126:549ba18ddd81 60
mbed_official 126:549ba18ddd81 61 /* ------------ RCC registers bit address in the alias region ----------- */
mbed_official 126:549ba18ddd81 62 #define RCC_OFFSET (RCC_BASE - PERIPH_BASE)
mbed_official 126:549ba18ddd81 63
mbed_official 126:549ba18ddd81 64 /* --- CR Register ---*/
mbed_official 126:549ba18ddd81 65
mbed_official 126:549ba18ddd81 66 /* Alias word address of HSION bit */
mbed_official 126:549ba18ddd81 67 #define CR_OFFSET (RCC_OFFSET + 0x00)
mbed_official 126:549ba18ddd81 68 #define HSION_BitNumber 0x00
mbed_official 126:549ba18ddd81 69 #define CR_HSION_BB (PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BitNumber * 4))
mbed_official 126:549ba18ddd81 70
mbed_official 126:549ba18ddd81 71 /* Alias word address of PLLON bit */
mbed_official 126:549ba18ddd81 72 #define PLLON_BitNumber 0x18
mbed_official 126:549ba18ddd81 73 #define CR_PLLON_BB (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BitNumber * 4))
mbed_official 126:549ba18ddd81 74
mbed_official 126:549ba18ddd81 75 #ifdef STM32F10X_CL
mbed_official 126:549ba18ddd81 76 /* Alias word address of PLL2ON bit */
mbed_official 126:549ba18ddd81 77 #define PLL2ON_BitNumber 0x1A
mbed_official 126:549ba18ddd81 78 #define CR_PLL2ON_BB (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLL2ON_BitNumber * 4))
mbed_official 126:549ba18ddd81 79
mbed_official 126:549ba18ddd81 80 /* Alias word address of PLL3ON bit */
mbed_official 126:549ba18ddd81 81 #define PLL3ON_BitNumber 0x1C
mbed_official 126:549ba18ddd81 82 #define CR_PLL3ON_BB (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLL3ON_BitNumber * 4))
mbed_official 126:549ba18ddd81 83 #endif /* STM32F10X_CL */
mbed_official 126:549ba18ddd81 84
mbed_official 126:549ba18ddd81 85 /* Alias word address of CSSON bit */
mbed_official 126:549ba18ddd81 86 #define CSSON_BitNumber 0x13
mbed_official 126:549ba18ddd81 87 #define CR_CSSON_BB (PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4))
mbed_official 126:549ba18ddd81 88
mbed_official 126:549ba18ddd81 89 /* --- CFGR Register ---*/
mbed_official 126:549ba18ddd81 90
mbed_official 126:549ba18ddd81 91 /* Alias word address of USBPRE bit */
mbed_official 126:549ba18ddd81 92 #define CFGR_OFFSET (RCC_OFFSET + 0x04)
mbed_official 126:549ba18ddd81 93
mbed_official 126:549ba18ddd81 94 #ifndef STM32F10X_CL
mbed_official 126:549ba18ddd81 95 #define USBPRE_BitNumber 0x16
mbed_official 126:549ba18ddd81 96 #define CFGR_USBPRE_BB (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (USBPRE_BitNumber * 4))
mbed_official 126:549ba18ddd81 97 #else
mbed_official 126:549ba18ddd81 98 #define OTGFSPRE_BitNumber 0x16
mbed_official 126:549ba18ddd81 99 #define CFGR_OTGFSPRE_BB (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (OTGFSPRE_BitNumber * 4))
mbed_official 126:549ba18ddd81 100 #endif /* STM32F10X_CL */
mbed_official 126:549ba18ddd81 101
mbed_official 126:549ba18ddd81 102 /* --- BDCR Register ---*/
mbed_official 126:549ba18ddd81 103
mbed_official 126:549ba18ddd81 104 /* Alias word address of RTCEN bit */
mbed_official 126:549ba18ddd81 105 #define BDCR_OFFSET (RCC_OFFSET + 0x20)
mbed_official 126:549ba18ddd81 106 #define RTCEN_BitNumber 0x0F
mbed_official 126:549ba18ddd81 107 #define BDCR_RTCEN_BB (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4))
mbed_official 126:549ba18ddd81 108
mbed_official 126:549ba18ddd81 109 /* Alias word address of BDRST bit */
mbed_official 126:549ba18ddd81 110 #define BDRST_BitNumber 0x10
mbed_official 126:549ba18ddd81 111 #define BDCR_BDRST_BB (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4))
mbed_official 126:549ba18ddd81 112
mbed_official 126:549ba18ddd81 113 /* --- CSR Register ---*/
mbed_official 126:549ba18ddd81 114
mbed_official 126:549ba18ddd81 115 /* Alias word address of LSION bit */
mbed_official 126:549ba18ddd81 116 #define CSR_OFFSET (RCC_OFFSET + 0x24)
mbed_official 126:549ba18ddd81 117 #define LSION_BitNumber 0x00
mbed_official 126:549ba18ddd81 118 #define CSR_LSION_BB (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BitNumber * 4))
mbed_official 126:549ba18ddd81 119
mbed_official 126:549ba18ddd81 120 #ifdef STM32F10X_CL
mbed_official 126:549ba18ddd81 121 /* --- CFGR2 Register ---*/
mbed_official 126:549ba18ddd81 122
mbed_official 126:549ba18ddd81 123 /* Alias word address of I2S2SRC bit */
mbed_official 126:549ba18ddd81 124 #define CFGR2_OFFSET (RCC_OFFSET + 0x2C)
mbed_official 126:549ba18ddd81 125 #define I2S2SRC_BitNumber 0x11
mbed_official 126:549ba18ddd81 126 #define CFGR2_I2S2SRC_BB (PERIPH_BB_BASE + (CFGR2_OFFSET * 32) + (I2S2SRC_BitNumber * 4))
mbed_official 126:549ba18ddd81 127
mbed_official 126:549ba18ddd81 128 /* Alias word address of I2S3SRC bit */
mbed_official 126:549ba18ddd81 129 #define I2S3SRC_BitNumber 0x12
mbed_official 126:549ba18ddd81 130 #define CFGR2_I2S3SRC_BB (PERIPH_BB_BASE + (CFGR2_OFFSET * 32) + (I2S3SRC_BitNumber * 4))
mbed_official 126:549ba18ddd81 131 #endif /* STM32F10X_CL */
mbed_official 126:549ba18ddd81 132
mbed_official 126:549ba18ddd81 133 /* ---------------------- RCC registers bit mask ------------------------ */
mbed_official 126:549ba18ddd81 134
mbed_official 126:549ba18ddd81 135 /* CR register bit mask */
mbed_official 126:549ba18ddd81 136 #define CR_HSEBYP_Reset ((uint32_t)0xFFFBFFFF)
mbed_official 126:549ba18ddd81 137 #define CR_HSEBYP_Set ((uint32_t)0x00040000)
mbed_official 126:549ba18ddd81 138 #define CR_HSEON_Reset ((uint32_t)0xFFFEFFFF)
mbed_official 126:549ba18ddd81 139 #define CR_HSEON_Set ((uint32_t)0x00010000)
mbed_official 126:549ba18ddd81 140 #define CR_HSITRIM_Mask ((uint32_t)0xFFFFFF07)
mbed_official 126:549ba18ddd81 141
mbed_official 126:549ba18ddd81 142 /* CFGR register bit mask */
mbed_official 126:549ba18ddd81 143 #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined (STM32F10X_CL)
mbed_official 126:549ba18ddd81 144 #define CFGR_PLL_Mask ((uint32_t)0xFFC2FFFF)
mbed_official 126:549ba18ddd81 145 #else
mbed_official 126:549ba18ddd81 146 #define CFGR_PLL_Mask ((uint32_t)0xFFC0FFFF)
mbed_official 126:549ba18ddd81 147 #endif /* STM32F10X_CL */
mbed_official 126:549ba18ddd81 148
mbed_official 126:549ba18ddd81 149 #define CFGR_PLLMull_Mask ((uint32_t)0x003C0000)
mbed_official 126:549ba18ddd81 150 #define CFGR_PLLSRC_Mask ((uint32_t)0x00010000)
mbed_official 126:549ba18ddd81 151 #define CFGR_PLLXTPRE_Mask ((uint32_t)0x00020000)
mbed_official 126:549ba18ddd81 152 #define CFGR_SWS_Mask ((uint32_t)0x0000000C)
mbed_official 126:549ba18ddd81 153 #define CFGR_SW_Mask ((uint32_t)0xFFFFFFFC)
mbed_official 126:549ba18ddd81 154 #define CFGR_HPRE_Reset_Mask ((uint32_t)0xFFFFFF0F)
mbed_official 126:549ba18ddd81 155 #define CFGR_HPRE_Set_Mask ((uint32_t)0x000000F0)
mbed_official 126:549ba18ddd81 156 #define CFGR_PPRE1_Reset_Mask ((uint32_t)0xFFFFF8FF)
mbed_official 126:549ba18ddd81 157 #define CFGR_PPRE1_Set_Mask ((uint32_t)0x00000700)
mbed_official 126:549ba18ddd81 158 #define CFGR_PPRE2_Reset_Mask ((uint32_t)0xFFFFC7FF)
mbed_official 126:549ba18ddd81 159 #define CFGR_PPRE2_Set_Mask ((uint32_t)0x00003800)
mbed_official 126:549ba18ddd81 160 #define CFGR_ADCPRE_Reset_Mask ((uint32_t)0xFFFF3FFF)
mbed_official 126:549ba18ddd81 161 #define CFGR_ADCPRE_Set_Mask ((uint32_t)0x0000C000)
mbed_official 126:549ba18ddd81 162
mbed_official 126:549ba18ddd81 163 /* CSR register bit mask */
mbed_official 126:549ba18ddd81 164 #define CSR_RMVF_Set ((uint32_t)0x01000000)
mbed_official 126:549ba18ddd81 165
mbed_official 126:549ba18ddd81 166 #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined (STM32F10X_CL)
mbed_official 126:549ba18ddd81 167 /* CFGR2 register bit mask */
mbed_official 126:549ba18ddd81 168 #define CFGR2_PREDIV1SRC ((uint32_t)0x00010000)
mbed_official 126:549ba18ddd81 169 #define CFGR2_PREDIV1 ((uint32_t)0x0000000F)
mbed_official 126:549ba18ddd81 170 #endif
mbed_official 126:549ba18ddd81 171 #ifdef STM32F10X_CL
mbed_official 126:549ba18ddd81 172 #define CFGR2_PREDIV2 ((uint32_t)0x000000F0)
mbed_official 126:549ba18ddd81 173 #define CFGR2_PLL2MUL ((uint32_t)0x00000F00)
mbed_official 126:549ba18ddd81 174 #define CFGR2_PLL3MUL ((uint32_t)0x0000F000)
mbed_official 126:549ba18ddd81 175 #endif /* STM32F10X_CL */
mbed_official 126:549ba18ddd81 176
mbed_official 126:549ba18ddd81 177 /* RCC Flag Mask */
mbed_official 126:549ba18ddd81 178 #define FLAG_Mask ((uint8_t)0x1F)
mbed_official 126:549ba18ddd81 179
mbed_official 126:549ba18ddd81 180 /* CIR register byte 2 (Bits[15:8]) base address */
mbed_official 126:549ba18ddd81 181 #define CIR_BYTE2_ADDRESS ((uint32_t)0x40021009)
mbed_official 126:549ba18ddd81 182
mbed_official 126:549ba18ddd81 183 /* CIR register byte 3 (Bits[23:16]) base address */
mbed_official 126:549ba18ddd81 184 #define CIR_BYTE3_ADDRESS ((uint32_t)0x4002100A)
mbed_official 126:549ba18ddd81 185
mbed_official 126:549ba18ddd81 186 /* CFGR register byte 4 (Bits[31:24]) base address */
mbed_official 126:549ba18ddd81 187 #define CFGR_BYTE4_ADDRESS ((uint32_t)0x40021007)
mbed_official 126:549ba18ddd81 188
mbed_official 126:549ba18ddd81 189 /* BDCR register base address */
mbed_official 126:549ba18ddd81 190 #define BDCR_ADDRESS (PERIPH_BASE + BDCR_OFFSET)
mbed_official 126:549ba18ddd81 191
mbed_official 126:549ba18ddd81 192 /**
mbed_official 126:549ba18ddd81 193 * @}
mbed_official 126:549ba18ddd81 194 */
mbed_official 126:549ba18ddd81 195
mbed_official 126:549ba18ddd81 196 /** @defgroup RCC_Private_Macros
mbed_official 126:549ba18ddd81 197 * @{
mbed_official 126:549ba18ddd81 198 */
mbed_official 126:549ba18ddd81 199
mbed_official 126:549ba18ddd81 200 /**
mbed_official 126:549ba18ddd81 201 * @}
mbed_official 126:549ba18ddd81 202 */
mbed_official 126:549ba18ddd81 203
mbed_official 126:549ba18ddd81 204 /** @defgroup RCC_Private_Variables
mbed_official 126:549ba18ddd81 205 * @{
mbed_official 126:549ba18ddd81 206 */
mbed_official 126:549ba18ddd81 207
mbed_official 126:549ba18ddd81 208 static __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
mbed_official 126:549ba18ddd81 209 static __I uint8_t ADCPrescTable[4] = {2, 4, 6, 8};
mbed_official 126:549ba18ddd81 210
mbed_official 126:549ba18ddd81 211 /**
mbed_official 126:549ba18ddd81 212 * @}
mbed_official 126:549ba18ddd81 213 */
mbed_official 126:549ba18ddd81 214
mbed_official 126:549ba18ddd81 215 /** @defgroup RCC_Private_FunctionPrototypes
mbed_official 126:549ba18ddd81 216 * @{
mbed_official 126:549ba18ddd81 217 */
mbed_official 126:549ba18ddd81 218
mbed_official 126:549ba18ddd81 219 /**
mbed_official 126:549ba18ddd81 220 * @}
mbed_official 126:549ba18ddd81 221 */
mbed_official 126:549ba18ddd81 222
mbed_official 126:549ba18ddd81 223 /** @defgroup RCC_Private_Functions
mbed_official 126:549ba18ddd81 224 * @{
mbed_official 126:549ba18ddd81 225 */
mbed_official 126:549ba18ddd81 226
mbed_official 126:549ba18ddd81 227 /**
mbed_official 126:549ba18ddd81 228 * @brief Resets the RCC clock configuration to the default reset state.
mbed_official 126:549ba18ddd81 229 * @param None
mbed_official 126:549ba18ddd81 230 * @retval None
mbed_official 126:549ba18ddd81 231 */
mbed_official 126:549ba18ddd81 232 void RCC_DeInit(void)
mbed_official 126:549ba18ddd81 233 {
mbed_official 126:549ba18ddd81 234 /* Set HSION bit */
mbed_official 126:549ba18ddd81 235 RCC->CR |= (uint32_t)0x00000001;
mbed_official 126:549ba18ddd81 236
mbed_official 126:549ba18ddd81 237 /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
mbed_official 126:549ba18ddd81 238 #ifndef STM32F10X_CL
mbed_official 126:549ba18ddd81 239 RCC->CFGR &= (uint32_t)0xF8FF0000;
mbed_official 126:549ba18ddd81 240 #else
mbed_official 126:549ba18ddd81 241 RCC->CFGR &= (uint32_t)0xF0FF0000;
mbed_official 126:549ba18ddd81 242 #endif /* STM32F10X_CL */
mbed_official 126:549ba18ddd81 243
mbed_official 126:549ba18ddd81 244 /* Reset HSEON, CSSON and PLLON bits */
mbed_official 126:549ba18ddd81 245 RCC->CR &= (uint32_t)0xFEF6FFFF;
mbed_official 126:549ba18ddd81 246
mbed_official 126:549ba18ddd81 247 /* Reset HSEBYP bit */
mbed_official 126:549ba18ddd81 248 RCC->CR &= (uint32_t)0xFFFBFFFF;
mbed_official 126:549ba18ddd81 249
mbed_official 126:549ba18ddd81 250 /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
mbed_official 126:549ba18ddd81 251 RCC->CFGR &= (uint32_t)0xFF80FFFF;
mbed_official 126:549ba18ddd81 252
mbed_official 126:549ba18ddd81 253 #ifdef STM32F10X_CL
mbed_official 126:549ba18ddd81 254 /* Reset PLL2ON and PLL3ON bits */
mbed_official 126:549ba18ddd81 255 RCC->CR &= (uint32_t)0xEBFFFFFF;
mbed_official 126:549ba18ddd81 256
mbed_official 126:549ba18ddd81 257 /* Disable all interrupts and clear pending bits */
mbed_official 126:549ba18ddd81 258 RCC->CIR = 0x00FF0000;
mbed_official 126:549ba18ddd81 259
mbed_official 126:549ba18ddd81 260 /* Reset CFGR2 register */
mbed_official 126:549ba18ddd81 261 RCC->CFGR2 = 0x00000000;
mbed_official 126:549ba18ddd81 262 #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
mbed_official 126:549ba18ddd81 263 /* Disable all interrupts and clear pending bits */
mbed_official 126:549ba18ddd81 264 RCC->CIR = 0x009F0000;
mbed_official 126:549ba18ddd81 265
mbed_official 126:549ba18ddd81 266 /* Reset CFGR2 register */
mbed_official 126:549ba18ddd81 267 RCC->CFGR2 = 0x00000000;
mbed_official 126:549ba18ddd81 268 #else
mbed_official 126:549ba18ddd81 269 /* Disable all interrupts and clear pending bits */
mbed_official 126:549ba18ddd81 270 RCC->CIR = 0x009F0000;
mbed_official 126:549ba18ddd81 271 #endif /* STM32F10X_CL */
mbed_official 126:549ba18ddd81 272
mbed_official 126:549ba18ddd81 273 }
mbed_official 126:549ba18ddd81 274
mbed_official 126:549ba18ddd81 275 /**
mbed_official 126:549ba18ddd81 276 * @brief Configures the External High Speed oscillator (HSE).
mbed_official 126:549ba18ddd81 277 * @note HSE can not be stopped if it is used directly or through the PLL as system clock.
mbed_official 126:549ba18ddd81 278 * @param RCC_HSE: specifies the new state of the HSE.
mbed_official 126:549ba18ddd81 279 * This parameter can be one of the following values:
mbed_official 126:549ba18ddd81 280 * @arg RCC_HSE_OFF: HSE oscillator OFF
mbed_official 126:549ba18ddd81 281 * @arg RCC_HSE_ON: HSE oscillator ON
mbed_official 126:549ba18ddd81 282 * @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
mbed_official 126:549ba18ddd81 283 * @retval None
mbed_official 126:549ba18ddd81 284 */
mbed_official 126:549ba18ddd81 285 void RCC_HSEConfig(uint32_t RCC_HSE)
mbed_official 126:549ba18ddd81 286 {
mbed_official 126:549ba18ddd81 287 /* Check the parameters */
mbed_official 126:549ba18ddd81 288 assert_param(IS_RCC_HSE(RCC_HSE));
mbed_official 126:549ba18ddd81 289 /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
mbed_official 126:549ba18ddd81 290 /* Reset HSEON bit */
mbed_official 126:549ba18ddd81 291 RCC->CR &= CR_HSEON_Reset;
mbed_official 126:549ba18ddd81 292 /* Reset HSEBYP bit */
mbed_official 126:549ba18ddd81 293 RCC->CR &= CR_HSEBYP_Reset;
mbed_official 126:549ba18ddd81 294 /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
mbed_official 126:549ba18ddd81 295 switch(RCC_HSE)
mbed_official 126:549ba18ddd81 296 {
mbed_official 126:549ba18ddd81 297 case RCC_HSE_ON:
mbed_official 126:549ba18ddd81 298 /* Set HSEON bit */
mbed_official 126:549ba18ddd81 299 RCC->CR |= CR_HSEON_Set;
mbed_official 126:549ba18ddd81 300 break;
mbed_official 126:549ba18ddd81 301
mbed_official 126:549ba18ddd81 302 case RCC_HSE_Bypass:
mbed_official 126:549ba18ddd81 303 /* Set HSEBYP and HSEON bits */
mbed_official 126:549ba18ddd81 304 RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
mbed_official 126:549ba18ddd81 305 break;
mbed_official 126:549ba18ddd81 306
mbed_official 126:549ba18ddd81 307 default:
mbed_official 126:549ba18ddd81 308 break;
mbed_official 126:549ba18ddd81 309 }
mbed_official 126:549ba18ddd81 310 }
mbed_official 126:549ba18ddd81 311
mbed_official 126:549ba18ddd81 312 /**
mbed_official 126:549ba18ddd81 313 * @brief Waits for HSE start-up.
mbed_official 126:549ba18ddd81 314 * @param None
mbed_official 126:549ba18ddd81 315 * @retval An ErrorStatus enumuration value:
mbed_official 126:549ba18ddd81 316 * - SUCCESS: HSE oscillator is stable and ready to use
mbed_official 126:549ba18ddd81 317 * - ERROR: HSE oscillator not yet ready
mbed_official 126:549ba18ddd81 318 */
mbed_official 126:549ba18ddd81 319 ErrorStatus RCC_WaitForHSEStartUp(void)
mbed_official 126:549ba18ddd81 320 {
mbed_official 126:549ba18ddd81 321 __IO uint32_t StartUpCounter = 0;
mbed_official 126:549ba18ddd81 322 ErrorStatus status = ERROR;
mbed_official 126:549ba18ddd81 323 FlagStatus HSEStatus = RESET;
mbed_official 126:549ba18ddd81 324
mbed_official 126:549ba18ddd81 325 /* Wait till HSE is ready and if Time out is reached exit */
mbed_official 126:549ba18ddd81 326 do
mbed_official 126:549ba18ddd81 327 {
mbed_official 126:549ba18ddd81 328 HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
mbed_official 126:549ba18ddd81 329 StartUpCounter++;
mbed_official 126:549ba18ddd81 330 } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
mbed_official 126:549ba18ddd81 331
mbed_official 126:549ba18ddd81 332 if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
mbed_official 126:549ba18ddd81 333 {
mbed_official 126:549ba18ddd81 334 status = SUCCESS;
mbed_official 126:549ba18ddd81 335 }
mbed_official 126:549ba18ddd81 336 else
mbed_official 126:549ba18ddd81 337 {
mbed_official 126:549ba18ddd81 338 status = ERROR;
mbed_official 126:549ba18ddd81 339 }
mbed_official 126:549ba18ddd81 340 return (status);
mbed_official 126:549ba18ddd81 341 }
mbed_official 126:549ba18ddd81 342
mbed_official 126:549ba18ddd81 343 /**
mbed_official 126:549ba18ddd81 344 * @brief Adjusts the Internal High Speed oscillator (HSI) calibration value.
mbed_official 126:549ba18ddd81 345 * @param HSICalibrationValue: specifies the calibration trimming value.
mbed_official 126:549ba18ddd81 346 * This parameter must be a number between 0 and 0x1F.
mbed_official 126:549ba18ddd81 347 * @retval None
mbed_official 126:549ba18ddd81 348 */
mbed_official 126:549ba18ddd81 349 void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
mbed_official 126:549ba18ddd81 350 {
mbed_official 126:549ba18ddd81 351 uint32_t tmpreg = 0;
mbed_official 126:549ba18ddd81 352 /* Check the parameters */
mbed_official 126:549ba18ddd81 353 assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
mbed_official 126:549ba18ddd81 354 tmpreg = RCC->CR;
mbed_official 126:549ba18ddd81 355 /* Clear HSITRIM[4:0] bits */
mbed_official 126:549ba18ddd81 356 tmpreg &= CR_HSITRIM_Mask;
mbed_official 126:549ba18ddd81 357 /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
mbed_official 126:549ba18ddd81 358 tmpreg |= (uint32_t)HSICalibrationValue << 3;
mbed_official 126:549ba18ddd81 359 /* Store the new value */
mbed_official 126:549ba18ddd81 360 RCC->CR = tmpreg;
mbed_official 126:549ba18ddd81 361 }
mbed_official 126:549ba18ddd81 362
mbed_official 126:549ba18ddd81 363 /**
mbed_official 126:549ba18ddd81 364 * @brief Enables or disables the Internal High Speed oscillator (HSI).
mbed_official 126:549ba18ddd81 365 * @note HSI can not be stopped if it is used directly or through the PLL as system clock.
mbed_official 126:549ba18ddd81 366 * @param NewState: new state of the HSI. This parameter can be: ENABLE or DISABLE.
mbed_official 126:549ba18ddd81 367 * @retval None
mbed_official 126:549ba18ddd81 368 */
mbed_official 126:549ba18ddd81 369 void RCC_HSICmd(FunctionalState NewState)
mbed_official 126:549ba18ddd81 370 {
mbed_official 126:549ba18ddd81 371 /* Check the parameters */
mbed_official 126:549ba18ddd81 372 assert_param(IS_FUNCTIONAL_STATE(NewState));
mbed_official 126:549ba18ddd81 373 *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
mbed_official 126:549ba18ddd81 374 }
mbed_official 126:549ba18ddd81 375
mbed_official 126:549ba18ddd81 376 /**
mbed_official 126:549ba18ddd81 377 * @brief Configures the PLL clock source and multiplication factor.
mbed_official 126:549ba18ddd81 378 * @note This function must be used only when the PLL is disabled.
mbed_official 126:549ba18ddd81 379 * @param RCC_PLLSource: specifies the PLL entry clock source.
mbed_official 126:549ba18ddd81 380 * For @b STM32_Connectivity_line_devices or @b STM32_Value_line_devices,
mbed_official 126:549ba18ddd81 381 * this parameter can be one of the following values:
mbed_official 126:549ba18ddd81 382 * @arg RCC_PLLSource_HSI_Div2: HSI oscillator clock divided by 2 selected as PLL clock entry
mbed_official 126:549ba18ddd81 383 * @arg RCC_PLLSource_PREDIV1: PREDIV1 clock selected as PLL clock entry
mbed_official 126:549ba18ddd81 384 * For @b other_STM32_devices, this parameter can be one of the following values:
mbed_official 126:549ba18ddd81 385 * @arg RCC_PLLSource_HSI_Div2: HSI oscillator clock divided by 2 selected as PLL clock entry
mbed_official 126:549ba18ddd81 386 * @arg RCC_PLLSource_HSE_Div1: HSE oscillator clock selected as PLL clock entry
mbed_official 126:549ba18ddd81 387 * @arg RCC_PLLSource_HSE_Div2: HSE oscillator clock divided by 2 selected as PLL clock entry
mbed_official 126:549ba18ddd81 388 * @param RCC_PLLMul: specifies the PLL multiplication factor.
mbed_official 126:549ba18ddd81 389 * For @b STM32_Connectivity_line_devices, this parameter can be RCC_PLLMul_x where x:{[4,9], 6_5}
mbed_official 126:549ba18ddd81 390 * For @b other_STM32_devices, this parameter can be RCC_PLLMul_x where x:[2,16]
mbed_official 126:549ba18ddd81 391 * @retval None
mbed_official 126:549ba18ddd81 392 */
mbed_official 126:549ba18ddd81 393 void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
mbed_official 126:549ba18ddd81 394 {
mbed_official 126:549ba18ddd81 395 uint32_t tmpreg = 0;
mbed_official 126:549ba18ddd81 396
mbed_official 126:549ba18ddd81 397 /* Check the parameters */
mbed_official 126:549ba18ddd81 398 assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
mbed_official 126:549ba18ddd81 399 assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));
mbed_official 126:549ba18ddd81 400
mbed_official 126:549ba18ddd81 401 tmpreg = RCC->CFGR;
mbed_official 126:549ba18ddd81 402 /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
mbed_official 126:549ba18ddd81 403 tmpreg &= CFGR_PLL_Mask;
mbed_official 126:549ba18ddd81 404 /* Set the PLL configuration bits */
mbed_official 126:549ba18ddd81 405 tmpreg |= RCC_PLLSource | RCC_PLLMul;
mbed_official 126:549ba18ddd81 406 /* Store the new value */
mbed_official 126:549ba18ddd81 407 RCC->CFGR = tmpreg;
mbed_official 126:549ba18ddd81 408 }
mbed_official 126:549ba18ddd81 409
mbed_official 126:549ba18ddd81 410 /**
mbed_official 126:549ba18ddd81 411 * @brief Enables or disables the PLL.
mbed_official 126:549ba18ddd81 412 * @note The PLL can not be disabled if it is used as system clock.
mbed_official 126:549ba18ddd81 413 * @param NewState: new state of the PLL. This parameter can be: ENABLE or DISABLE.
mbed_official 126:549ba18ddd81 414 * @retval None
mbed_official 126:549ba18ddd81 415 */
mbed_official 126:549ba18ddd81 416 void RCC_PLLCmd(FunctionalState NewState)
mbed_official 126:549ba18ddd81 417 {
mbed_official 126:549ba18ddd81 418 /* Check the parameters */
mbed_official 126:549ba18ddd81 419 assert_param(IS_FUNCTIONAL_STATE(NewState));
mbed_official 126:549ba18ddd81 420
mbed_official 126:549ba18ddd81 421 *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
mbed_official 126:549ba18ddd81 422 }
mbed_official 126:549ba18ddd81 423
mbed_official 126:549ba18ddd81 424 #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined (STM32F10X_CL)
mbed_official 126:549ba18ddd81 425 /**
mbed_official 126:549ba18ddd81 426 * @brief Configures the PREDIV1 division factor.
mbed_official 126:549ba18ddd81 427 * @note
mbed_official 126:549ba18ddd81 428 * - This function must be used only when the PLL is disabled.
mbed_official 126:549ba18ddd81 429 * - This function applies only to STM32 Connectivity line and Value line
mbed_official 126:549ba18ddd81 430 * devices.
mbed_official 126:549ba18ddd81 431 * @param RCC_PREDIV1_Source: specifies the PREDIV1 clock source.
mbed_official 126:549ba18ddd81 432 * This parameter can be one of the following values:
mbed_official 126:549ba18ddd81 433 * @arg RCC_PREDIV1_Source_HSE: HSE selected as PREDIV1 clock
mbed_official 126:549ba18ddd81 434 * @arg RCC_PREDIV1_Source_PLL2: PLL2 selected as PREDIV1 clock
mbed_official 126:549ba18ddd81 435 * @note
mbed_official 126:549ba18ddd81 436 * For @b STM32_Value_line_devices this parameter is always RCC_PREDIV1_Source_HSE
mbed_official 126:549ba18ddd81 437 * @param RCC_PREDIV1_Div: specifies the PREDIV1 clock division factor.
mbed_official 126:549ba18ddd81 438 * This parameter can be RCC_PREDIV1_Divx where x:[1,16]
mbed_official 126:549ba18ddd81 439 * @retval None
mbed_official 126:549ba18ddd81 440 */
mbed_official 126:549ba18ddd81 441 void RCC_PREDIV1Config(uint32_t RCC_PREDIV1_Source, uint32_t RCC_PREDIV1_Div)
mbed_official 126:549ba18ddd81 442 {
mbed_official 126:549ba18ddd81 443 uint32_t tmpreg = 0;
mbed_official 126:549ba18ddd81 444
mbed_official 126:549ba18ddd81 445 /* Check the parameters */
mbed_official 126:549ba18ddd81 446 assert_param(IS_RCC_PREDIV1_SOURCE(RCC_PREDIV1_Source));
mbed_official 126:549ba18ddd81 447 assert_param(IS_RCC_PREDIV1(RCC_PREDIV1_Div));
mbed_official 126:549ba18ddd81 448
mbed_official 126:549ba18ddd81 449 tmpreg = RCC->CFGR2;
mbed_official 126:549ba18ddd81 450 /* Clear PREDIV1[3:0] and PREDIV1SRC bits */
mbed_official 126:549ba18ddd81 451 tmpreg &= ~(CFGR2_PREDIV1 | CFGR2_PREDIV1SRC);
mbed_official 126:549ba18ddd81 452 /* Set the PREDIV1 clock source and division factor */
mbed_official 126:549ba18ddd81 453 tmpreg |= RCC_PREDIV1_Source | RCC_PREDIV1_Div ;
mbed_official 126:549ba18ddd81 454 /* Store the new value */
mbed_official 126:549ba18ddd81 455 RCC->CFGR2 = tmpreg;
mbed_official 126:549ba18ddd81 456 }
mbed_official 126:549ba18ddd81 457 #endif
mbed_official 126:549ba18ddd81 458
mbed_official 126:549ba18ddd81 459 #ifdef STM32F10X_CL
mbed_official 126:549ba18ddd81 460 /**
mbed_official 126:549ba18ddd81 461 * @brief Configures the PREDIV2 division factor.
mbed_official 126:549ba18ddd81 462 * @note
mbed_official 126:549ba18ddd81 463 * - This function must be used only when both PLL2 and PLL3 are disabled.
mbed_official 126:549ba18ddd81 464 * - This function applies only to STM32 Connectivity line devices.
mbed_official 126:549ba18ddd81 465 * @param RCC_PREDIV2_Div: specifies the PREDIV2 clock division factor.
mbed_official 126:549ba18ddd81 466 * This parameter can be RCC_PREDIV2_Divx where x:[1,16]
mbed_official 126:549ba18ddd81 467 * @retval None
mbed_official 126:549ba18ddd81 468 */
mbed_official 126:549ba18ddd81 469 void RCC_PREDIV2Config(uint32_t RCC_PREDIV2_Div)
mbed_official 126:549ba18ddd81 470 {
mbed_official 126:549ba18ddd81 471 uint32_t tmpreg = 0;
mbed_official 126:549ba18ddd81 472
mbed_official 126:549ba18ddd81 473 /* Check the parameters */
mbed_official 126:549ba18ddd81 474 assert_param(IS_RCC_PREDIV2(RCC_PREDIV2_Div));
mbed_official 126:549ba18ddd81 475
mbed_official 126:549ba18ddd81 476 tmpreg = RCC->CFGR2;
mbed_official 126:549ba18ddd81 477 /* Clear PREDIV2[3:0] bits */
mbed_official 126:549ba18ddd81 478 tmpreg &= ~CFGR2_PREDIV2;
mbed_official 126:549ba18ddd81 479 /* Set the PREDIV2 division factor */
mbed_official 126:549ba18ddd81 480 tmpreg |= RCC_PREDIV2_Div;
mbed_official 126:549ba18ddd81 481 /* Store the new value */
mbed_official 126:549ba18ddd81 482 RCC->CFGR2 = tmpreg;
mbed_official 126:549ba18ddd81 483 }
mbed_official 126:549ba18ddd81 484
mbed_official 126:549ba18ddd81 485 /**
mbed_official 126:549ba18ddd81 486 * @brief Configures the PLL2 multiplication factor.
mbed_official 126:549ba18ddd81 487 * @note
mbed_official 126:549ba18ddd81 488 * - This function must be used only when the PLL2 is disabled.
mbed_official 126:549ba18ddd81 489 * - This function applies only to STM32 Connectivity line devices.
mbed_official 126:549ba18ddd81 490 * @param RCC_PLL2Mul: specifies the PLL2 multiplication factor.
mbed_official 126:549ba18ddd81 491 * This parameter can be RCC_PLL2Mul_x where x:{[8,14], 16, 20}
mbed_official 126:549ba18ddd81 492 * @retval None
mbed_official 126:549ba18ddd81 493 */
mbed_official 126:549ba18ddd81 494 void RCC_PLL2Config(uint32_t RCC_PLL2Mul)
mbed_official 126:549ba18ddd81 495 {
mbed_official 126:549ba18ddd81 496 uint32_t tmpreg = 0;
mbed_official 126:549ba18ddd81 497
mbed_official 126:549ba18ddd81 498 /* Check the parameters */
mbed_official 126:549ba18ddd81 499 assert_param(IS_RCC_PLL2_MUL(RCC_PLL2Mul));
mbed_official 126:549ba18ddd81 500
mbed_official 126:549ba18ddd81 501 tmpreg = RCC->CFGR2;
mbed_official 126:549ba18ddd81 502 /* Clear PLL2Mul[3:0] bits */
mbed_official 126:549ba18ddd81 503 tmpreg &= ~CFGR2_PLL2MUL;
mbed_official 126:549ba18ddd81 504 /* Set the PLL2 configuration bits */
mbed_official 126:549ba18ddd81 505 tmpreg |= RCC_PLL2Mul;
mbed_official 126:549ba18ddd81 506 /* Store the new value */
mbed_official 126:549ba18ddd81 507 RCC->CFGR2 = tmpreg;
mbed_official 126:549ba18ddd81 508 }
mbed_official 126:549ba18ddd81 509
mbed_official 126:549ba18ddd81 510
mbed_official 126:549ba18ddd81 511 /**
mbed_official 126:549ba18ddd81 512 * @brief Enables or disables the PLL2.
mbed_official 126:549ba18ddd81 513 * @note
mbed_official 126:549ba18ddd81 514 * - The PLL2 can not be disabled if it is used indirectly as system clock
mbed_official 126:549ba18ddd81 515 * (i.e. it is used as PLL clock entry that is used as System clock).
mbed_official 126:549ba18ddd81 516 * - This function applies only to STM32 Connectivity line devices.
mbed_official 126:549ba18ddd81 517 * @param NewState: new state of the PLL2. This parameter can be: ENABLE or DISABLE.
mbed_official 126:549ba18ddd81 518 * @retval None
mbed_official 126:549ba18ddd81 519 */
mbed_official 126:549ba18ddd81 520 void RCC_PLL2Cmd(FunctionalState NewState)
mbed_official 126:549ba18ddd81 521 {
mbed_official 126:549ba18ddd81 522 /* Check the parameters */
mbed_official 126:549ba18ddd81 523 assert_param(IS_FUNCTIONAL_STATE(NewState));
mbed_official 126:549ba18ddd81 524
mbed_official 126:549ba18ddd81 525 *(__IO uint32_t *) CR_PLL2ON_BB = (uint32_t)NewState;
mbed_official 126:549ba18ddd81 526 }
mbed_official 126:549ba18ddd81 527
mbed_official 126:549ba18ddd81 528
mbed_official 126:549ba18ddd81 529 /**
mbed_official 126:549ba18ddd81 530 * @brief Configures the PLL3 multiplication factor.
mbed_official 126:549ba18ddd81 531 * @note
mbed_official 126:549ba18ddd81 532 * - This function must be used only when the PLL3 is disabled.
mbed_official 126:549ba18ddd81 533 * - This function applies only to STM32 Connectivity line devices.
mbed_official 126:549ba18ddd81 534 * @param RCC_PLL3Mul: specifies the PLL3 multiplication factor.
mbed_official 126:549ba18ddd81 535 * This parameter can be RCC_PLL3Mul_x where x:{[8,14], 16, 20}
mbed_official 126:549ba18ddd81 536 * @retval None
mbed_official 126:549ba18ddd81 537 */
mbed_official 126:549ba18ddd81 538 void RCC_PLL3Config(uint32_t RCC_PLL3Mul)
mbed_official 126:549ba18ddd81 539 {
mbed_official 126:549ba18ddd81 540 uint32_t tmpreg = 0;
mbed_official 126:549ba18ddd81 541
mbed_official 126:549ba18ddd81 542 /* Check the parameters */
mbed_official 126:549ba18ddd81 543 assert_param(IS_RCC_PLL3_MUL(RCC_PLL3Mul));
mbed_official 126:549ba18ddd81 544
mbed_official 126:549ba18ddd81 545 tmpreg = RCC->CFGR2;
mbed_official 126:549ba18ddd81 546 /* Clear PLL3Mul[3:0] bits */
mbed_official 126:549ba18ddd81 547 tmpreg &= ~CFGR2_PLL3MUL;
mbed_official 126:549ba18ddd81 548 /* Set the PLL3 configuration bits */
mbed_official 126:549ba18ddd81 549 tmpreg |= RCC_PLL3Mul;
mbed_official 126:549ba18ddd81 550 /* Store the new value */
mbed_official 126:549ba18ddd81 551 RCC->CFGR2 = tmpreg;
mbed_official 126:549ba18ddd81 552 }
mbed_official 126:549ba18ddd81 553
mbed_official 126:549ba18ddd81 554
mbed_official 126:549ba18ddd81 555 /**
mbed_official 126:549ba18ddd81 556 * @brief Enables or disables the PLL3.
mbed_official 126:549ba18ddd81 557 * @note This function applies only to STM32 Connectivity line devices.
mbed_official 126:549ba18ddd81 558 * @param NewState: new state of the PLL3. This parameter can be: ENABLE or DISABLE.
mbed_official 126:549ba18ddd81 559 * @retval None
mbed_official 126:549ba18ddd81 560 */
mbed_official 126:549ba18ddd81 561 void RCC_PLL3Cmd(FunctionalState NewState)
mbed_official 126:549ba18ddd81 562 {
mbed_official 126:549ba18ddd81 563 /* Check the parameters */
mbed_official 126:549ba18ddd81 564
mbed_official 126:549ba18ddd81 565 assert_param(IS_FUNCTIONAL_STATE(NewState));
mbed_official 126:549ba18ddd81 566 *(__IO uint32_t *) CR_PLL3ON_BB = (uint32_t)NewState;
mbed_official 126:549ba18ddd81 567 }
mbed_official 126:549ba18ddd81 568 #endif /* STM32F10X_CL */
mbed_official 126:549ba18ddd81 569
mbed_official 126:549ba18ddd81 570 /**
mbed_official 126:549ba18ddd81 571 * @brief Configures the system clock (SYSCLK).
mbed_official 126:549ba18ddd81 572 * @param RCC_SYSCLKSource: specifies the clock source used as system clock.
mbed_official 126:549ba18ddd81 573 * This parameter can be one of the following values:
mbed_official 126:549ba18ddd81 574 * @arg RCC_SYSCLKSource_HSI: HSI selected as system clock
mbed_official 126:549ba18ddd81 575 * @arg RCC_SYSCLKSource_HSE: HSE selected as system clock
mbed_official 126:549ba18ddd81 576 * @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock
mbed_official 126:549ba18ddd81 577 * @retval None
mbed_official 126:549ba18ddd81 578 */
mbed_official 126:549ba18ddd81 579 void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
mbed_official 126:549ba18ddd81 580 {
mbed_official 126:549ba18ddd81 581 uint32_t tmpreg = 0;
mbed_official 126:549ba18ddd81 582 /* Check the parameters */
mbed_official 126:549ba18ddd81 583 assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
mbed_official 126:549ba18ddd81 584 tmpreg = RCC->CFGR;
mbed_official 126:549ba18ddd81 585 /* Clear SW[1:0] bits */
mbed_official 126:549ba18ddd81 586 tmpreg &= CFGR_SW_Mask;
mbed_official 126:549ba18ddd81 587 /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
mbed_official 126:549ba18ddd81 588 tmpreg |= RCC_SYSCLKSource;
mbed_official 126:549ba18ddd81 589 /* Store the new value */
mbed_official 126:549ba18ddd81 590 RCC->CFGR = tmpreg;
mbed_official 126:549ba18ddd81 591 }
mbed_official 126:549ba18ddd81 592
mbed_official 126:549ba18ddd81 593 /**
mbed_official 126:549ba18ddd81 594 * @brief Returns the clock source used as system clock.
mbed_official 126:549ba18ddd81 595 * @param None
mbed_official 126:549ba18ddd81 596 * @retval The clock source used as system clock. The returned value can
mbed_official 126:549ba18ddd81 597 * be one of the following:
mbed_official 126:549ba18ddd81 598 * - 0x00: HSI used as system clock
mbed_official 126:549ba18ddd81 599 * - 0x04: HSE used as system clock
mbed_official 126:549ba18ddd81 600 * - 0x08: PLL used as system clock
mbed_official 126:549ba18ddd81 601 */
mbed_official 126:549ba18ddd81 602 uint8_t RCC_GetSYSCLKSource(void)
mbed_official 126:549ba18ddd81 603 {
mbed_official 126:549ba18ddd81 604 return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
mbed_official 126:549ba18ddd81 605 }
mbed_official 126:549ba18ddd81 606
mbed_official 126:549ba18ddd81 607 /**
mbed_official 126:549ba18ddd81 608 * @brief Configures the AHB clock (HCLK).
mbed_official 126:549ba18ddd81 609 * @param RCC_SYSCLK: defines the AHB clock divider. This clock is derived from
mbed_official 126:549ba18ddd81 610 * the system clock (SYSCLK).
mbed_official 126:549ba18ddd81 611 * This parameter can be one of the following values:
mbed_official 126:549ba18ddd81 612 * @arg RCC_SYSCLK_Div1: AHB clock = SYSCLK
mbed_official 126:549ba18ddd81 613 * @arg RCC_SYSCLK_Div2: AHB clock = SYSCLK/2
mbed_official 126:549ba18ddd81 614 * @arg RCC_SYSCLK_Div4: AHB clock = SYSCLK/4
mbed_official 126:549ba18ddd81 615 * @arg RCC_SYSCLK_Div8: AHB clock = SYSCLK/8
mbed_official 126:549ba18ddd81 616 * @arg RCC_SYSCLK_Div16: AHB clock = SYSCLK/16
mbed_official 126:549ba18ddd81 617 * @arg RCC_SYSCLK_Div64: AHB clock = SYSCLK/64
mbed_official 126:549ba18ddd81 618 * @arg RCC_SYSCLK_Div128: AHB clock = SYSCLK/128
mbed_official 126:549ba18ddd81 619 * @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
mbed_official 126:549ba18ddd81 620 * @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
mbed_official 126:549ba18ddd81 621 * @retval None
mbed_official 126:549ba18ddd81 622 */
mbed_official 126:549ba18ddd81 623 void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
mbed_official 126:549ba18ddd81 624 {
mbed_official 126:549ba18ddd81 625 uint32_t tmpreg = 0;
mbed_official 126:549ba18ddd81 626 /* Check the parameters */
mbed_official 126:549ba18ddd81 627 assert_param(IS_RCC_HCLK(RCC_SYSCLK));
mbed_official 126:549ba18ddd81 628 tmpreg = RCC->CFGR;
mbed_official 126:549ba18ddd81 629 /* Clear HPRE[3:0] bits */
mbed_official 126:549ba18ddd81 630 tmpreg &= CFGR_HPRE_Reset_Mask;
mbed_official 126:549ba18ddd81 631 /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
mbed_official 126:549ba18ddd81 632 tmpreg |= RCC_SYSCLK;
mbed_official 126:549ba18ddd81 633 /* Store the new value */
mbed_official 126:549ba18ddd81 634 RCC->CFGR = tmpreg;
mbed_official 126:549ba18ddd81 635 }
mbed_official 126:549ba18ddd81 636
mbed_official 126:549ba18ddd81 637 /**
mbed_official 126:549ba18ddd81 638 * @brief Configures the Low Speed APB clock (PCLK1).
mbed_official 126:549ba18ddd81 639 * @param RCC_HCLK: defines the APB1 clock divider. This clock is derived from
mbed_official 126:549ba18ddd81 640 * the AHB clock (HCLK).
mbed_official 126:549ba18ddd81 641 * This parameter can be one of the following values:
mbed_official 126:549ba18ddd81 642 * @arg RCC_HCLK_Div1: APB1 clock = HCLK
mbed_official 126:549ba18ddd81 643 * @arg RCC_HCLK_Div2: APB1 clock = HCLK/2
mbed_official 126:549ba18ddd81 644 * @arg RCC_HCLK_Div4: APB1 clock = HCLK/4
mbed_official 126:549ba18ddd81 645 * @arg RCC_HCLK_Div8: APB1 clock = HCLK/8
mbed_official 126:549ba18ddd81 646 * @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
mbed_official 126:549ba18ddd81 647 * @retval None
mbed_official 126:549ba18ddd81 648 */
mbed_official 126:549ba18ddd81 649 void RCC_PCLK1Config(uint32_t RCC_HCLK)
mbed_official 126:549ba18ddd81 650 {
mbed_official 126:549ba18ddd81 651 uint32_t tmpreg = 0;
mbed_official 126:549ba18ddd81 652 /* Check the parameters */
mbed_official 126:549ba18ddd81 653 assert_param(IS_RCC_PCLK(RCC_HCLK));
mbed_official 126:549ba18ddd81 654 tmpreg = RCC->CFGR;
mbed_official 126:549ba18ddd81 655 /* Clear PPRE1[2:0] bits */
mbed_official 126:549ba18ddd81 656 tmpreg &= CFGR_PPRE1_Reset_Mask;
mbed_official 126:549ba18ddd81 657 /* Set PPRE1[2:0] bits according to RCC_HCLK value */
mbed_official 126:549ba18ddd81 658 tmpreg |= RCC_HCLK;
mbed_official 126:549ba18ddd81 659 /* Store the new value */
mbed_official 126:549ba18ddd81 660 RCC->CFGR = tmpreg;
mbed_official 126:549ba18ddd81 661 }
mbed_official 126:549ba18ddd81 662
mbed_official 126:549ba18ddd81 663 /**
mbed_official 126:549ba18ddd81 664 * @brief Configures the High Speed APB clock (PCLK2).
mbed_official 126:549ba18ddd81 665 * @param RCC_HCLK: defines the APB2 clock divider. This clock is derived from
mbed_official 126:549ba18ddd81 666 * the AHB clock (HCLK).
mbed_official 126:549ba18ddd81 667 * This parameter can be one of the following values:
mbed_official 126:549ba18ddd81 668 * @arg RCC_HCLK_Div1: APB2 clock = HCLK
mbed_official 126:549ba18ddd81 669 * @arg RCC_HCLK_Div2: APB2 clock = HCLK/2
mbed_official 126:549ba18ddd81 670 * @arg RCC_HCLK_Div4: APB2 clock = HCLK/4
mbed_official 126:549ba18ddd81 671 * @arg RCC_HCLK_Div8: APB2 clock = HCLK/8
mbed_official 126:549ba18ddd81 672 * @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
mbed_official 126:549ba18ddd81 673 * @retval None
mbed_official 126:549ba18ddd81 674 */
mbed_official 126:549ba18ddd81 675 void RCC_PCLK2Config(uint32_t RCC_HCLK)
mbed_official 126:549ba18ddd81 676 {
mbed_official 126:549ba18ddd81 677 uint32_t tmpreg = 0;
mbed_official 126:549ba18ddd81 678 /* Check the parameters */
mbed_official 126:549ba18ddd81 679 assert_param(IS_RCC_PCLK(RCC_HCLK));
mbed_official 126:549ba18ddd81 680 tmpreg = RCC->CFGR;
mbed_official 126:549ba18ddd81 681 /* Clear PPRE2[2:0] bits */
mbed_official 126:549ba18ddd81 682 tmpreg &= CFGR_PPRE2_Reset_Mask;
mbed_official 126:549ba18ddd81 683 /* Set PPRE2[2:0] bits according to RCC_HCLK value */
mbed_official 126:549ba18ddd81 684 tmpreg |= RCC_HCLK << 3;
mbed_official 126:549ba18ddd81 685 /* Store the new value */
mbed_official 126:549ba18ddd81 686 RCC->CFGR = tmpreg;
mbed_official 126:549ba18ddd81 687 }
mbed_official 126:549ba18ddd81 688
mbed_official 126:549ba18ddd81 689 /**
mbed_official 126:549ba18ddd81 690 * @brief Enables or disables the specified RCC interrupts.
mbed_official 126:549ba18ddd81 691 * @param RCC_IT: specifies the RCC interrupt sources to be enabled or disabled.
mbed_official 126:549ba18ddd81 692 *
mbed_official 126:549ba18ddd81 693 * For @b STM32_Connectivity_line_devices, this parameter can be any combination
mbed_official 126:549ba18ddd81 694 * of the following values
mbed_official 126:549ba18ddd81 695 * @arg RCC_IT_LSIRDY: LSI ready interrupt
mbed_official 126:549ba18ddd81 696 * @arg RCC_IT_LSERDY: LSE ready interrupt
mbed_official 126:549ba18ddd81 697 * @arg RCC_IT_HSIRDY: HSI ready interrupt
mbed_official 126:549ba18ddd81 698 * @arg RCC_IT_HSERDY: HSE ready interrupt
mbed_official 126:549ba18ddd81 699 * @arg RCC_IT_PLLRDY: PLL ready interrupt
mbed_official 126:549ba18ddd81 700 * @arg RCC_IT_PLL2RDY: PLL2 ready interrupt
mbed_official 126:549ba18ddd81 701 * @arg RCC_IT_PLL3RDY: PLL3 ready interrupt
mbed_official 126:549ba18ddd81 702 *
mbed_official 126:549ba18ddd81 703 * For @b other_STM32_devices, this parameter can be any combination of the
mbed_official 126:549ba18ddd81 704 * following values
mbed_official 126:549ba18ddd81 705 * @arg RCC_IT_LSIRDY: LSI ready interrupt
mbed_official 126:549ba18ddd81 706 * @arg RCC_IT_LSERDY: LSE ready interrupt
mbed_official 126:549ba18ddd81 707 * @arg RCC_IT_HSIRDY: HSI ready interrupt
mbed_official 126:549ba18ddd81 708 * @arg RCC_IT_HSERDY: HSE ready interrupt
mbed_official 126:549ba18ddd81 709 * @arg RCC_IT_PLLRDY: PLL ready interrupt
mbed_official 126:549ba18ddd81 710 *
mbed_official 126:549ba18ddd81 711 * @param NewState: new state of the specified RCC interrupts.
mbed_official 126:549ba18ddd81 712 * This parameter can be: ENABLE or DISABLE.
mbed_official 126:549ba18ddd81 713 * @retval None
mbed_official 126:549ba18ddd81 714 */
mbed_official 126:549ba18ddd81 715 void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
mbed_official 126:549ba18ddd81 716 {
mbed_official 126:549ba18ddd81 717 /* Check the parameters */
mbed_official 126:549ba18ddd81 718 assert_param(IS_RCC_IT(RCC_IT));
mbed_official 126:549ba18ddd81 719 assert_param(IS_FUNCTIONAL_STATE(NewState));
mbed_official 126:549ba18ddd81 720 if (NewState != DISABLE)
mbed_official 126:549ba18ddd81 721 {
mbed_official 126:549ba18ddd81 722 /* Perform Byte access to RCC_CIR bits to enable the selected interrupts */
mbed_official 126:549ba18ddd81 723 *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
mbed_official 126:549ba18ddd81 724 }
mbed_official 126:549ba18ddd81 725 else
mbed_official 126:549ba18ddd81 726 {
mbed_official 126:549ba18ddd81 727 /* Perform Byte access to RCC_CIR bits to disable the selected interrupts */
mbed_official 126:549ba18ddd81 728 *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
mbed_official 126:549ba18ddd81 729 }
mbed_official 126:549ba18ddd81 730 }
mbed_official 126:549ba18ddd81 731
mbed_official 126:549ba18ddd81 732 #ifndef STM32F10X_CL
mbed_official 126:549ba18ddd81 733 /**
mbed_official 126:549ba18ddd81 734 * @brief Configures the USB clock (USBCLK).
mbed_official 126:549ba18ddd81 735 * @param RCC_USBCLKSource: specifies the USB clock source. This clock is
mbed_official 126:549ba18ddd81 736 * derived from the PLL output.
mbed_official 126:549ba18ddd81 737 * This parameter can be one of the following values:
mbed_official 126:549ba18ddd81 738 * @arg RCC_USBCLKSource_PLLCLK_1Div5: PLL clock divided by 1,5 selected as USB
mbed_official 126:549ba18ddd81 739 * clock source
mbed_official 126:549ba18ddd81 740 * @arg RCC_USBCLKSource_PLLCLK_Div1: PLL clock selected as USB clock source
mbed_official 126:549ba18ddd81 741 * @retval None
mbed_official 126:549ba18ddd81 742 */
mbed_official 126:549ba18ddd81 743 void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource)
mbed_official 126:549ba18ddd81 744 {
mbed_official 126:549ba18ddd81 745 /* Check the parameters */
mbed_official 126:549ba18ddd81 746 assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));
mbed_official 126:549ba18ddd81 747
mbed_official 126:549ba18ddd81 748 *(__IO uint32_t *) CFGR_USBPRE_BB = RCC_USBCLKSource;
mbed_official 126:549ba18ddd81 749 }
mbed_official 126:549ba18ddd81 750 #else
mbed_official 126:549ba18ddd81 751 /**
mbed_official 126:549ba18ddd81 752 * @brief Configures the USB OTG FS clock (OTGFSCLK).
mbed_official 126:549ba18ddd81 753 * This function applies only to STM32 Connectivity line devices.
mbed_official 126:549ba18ddd81 754 * @param RCC_OTGFSCLKSource: specifies the USB OTG FS clock source.
mbed_official 126:549ba18ddd81 755 * This clock is derived from the PLL output.
mbed_official 126:549ba18ddd81 756 * This parameter can be one of the following values:
mbed_official 126:549ba18ddd81 757 * @arg RCC_OTGFSCLKSource_PLLVCO_Div3: PLL VCO clock divided by 2 selected as USB OTG FS clock source
mbed_official 126:549ba18ddd81 758 * @arg RCC_OTGFSCLKSource_PLLVCO_Div2: PLL VCO clock divided by 2 selected as USB OTG FS clock source
mbed_official 126:549ba18ddd81 759 * @retval None
mbed_official 126:549ba18ddd81 760 */
mbed_official 126:549ba18ddd81 761 void RCC_OTGFSCLKConfig(uint32_t RCC_OTGFSCLKSource)
mbed_official 126:549ba18ddd81 762 {
mbed_official 126:549ba18ddd81 763 /* Check the parameters */
mbed_official 126:549ba18ddd81 764 assert_param(IS_RCC_OTGFSCLK_SOURCE(RCC_OTGFSCLKSource));
mbed_official 126:549ba18ddd81 765
mbed_official 126:549ba18ddd81 766 *(__IO uint32_t *) CFGR_OTGFSPRE_BB = RCC_OTGFSCLKSource;
mbed_official 126:549ba18ddd81 767 }
mbed_official 126:549ba18ddd81 768 #endif /* STM32F10X_CL */
mbed_official 126:549ba18ddd81 769
mbed_official 126:549ba18ddd81 770 /**
mbed_official 126:549ba18ddd81 771 * @brief Configures the ADC clock (ADCCLK).
mbed_official 126:549ba18ddd81 772 * @param RCC_PCLK2: defines the ADC clock divider. This clock is derived from
mbed_official 126:549ba18ddd81 773 * the APB2 clock (PCLK2).
mbed_official 126:549ba18ddd81 774 * This parameter can be one of the following values:
mbed_official 126:549ba18ddd81 775 * @arg RCC_PCLK2_Div2: ADC clock = PCLK2/2
mbed_official 126:549ba18ddd81 776 * @arg RCC_PCLK2_Div4: ADC clock = PCLK2/4
mbed_official 126:549ba18ddd81 777 * @arg RCC_PCLK2_Div6: ADC clock = PCLK2/6
mbed_official 126:549ba18ddd81 778 * @arg RCC_PCLK2_Div8: ADC clock = PCLK2/8
mbed_official 126:549ba18ddd81 779 * @retval None
mbed_official 126:549ba18ddd81 780 */
mbed_official 126:549ba18ddd81 781 void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
mbed_official 126:549ba18ddd81 782 {
mbed_official 126:549ba18ddd81 783 uint32_t tmpreg = 0;
mbed_official 126:549ba18ddd81 784 /* Check the parameters */
mbed_official 126:549ba18ddd81 785 assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
mbed_official 126:549ba18ddd81 786 tmpreg = RCC->CFGR;
mbed_official 126:549ba18ddd81 787 /* Clear ADCPRE[1:0] bits */
mbed_official 126:549ba18ddd81 788 tmpreg &= CFGR_ADCPRE_Reset_Mask;
mbed_official 126:549ba18ddd81 789 /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
mbed_official 126:549ba18ddd81 790 tmpreg |= RCC_PCLK2;
mbed_official 126:549ba18ddd81 791 /* Store the new value */
mbed_official 126:549ba18ddd81 792 RCC->CFGR = tmpreg;
mbed_official 126:549ba18ddd81 793 }
mbed_official 126:549ba18ddd81 794
mbed_official 126:549ba18ddd81 795 #ifdef STM32F10X_CL
mbed_official 126:549ba18ddd81 796 /**
mbed_official 126:549ba18ddd81 797 * @brief Configures the I2S2 clock source(I2S2CLK).
mbed_official 126:549ba18ddd81 798 * @note
mbed_official 126:549ba18ddd81 799 * - This function must be called before enabling I2S2 APB clock.
mbed_official 126:549ba18ddd81 800 * - This function applies only to STM32 Connectivity line devices.
mbed_official 126:549ba18ddd81 801 * @param RCC_I2S2CLKSource: specifies the I2S2 clock source.
mbed_official 126:549ba18ddd81 802 * This parameter can be one of the following values:
mbed_official 126:549ba18ddd81 803 * @arg RCC_I2S2CLKSource_SYSCLK: system clock selected as I2S2 clock entry
mbed_official 126:549ba18ddd81 804 * @arg RCC_I2S2CLKSource_PLL3_VCO: PLL3 VCO clock selected as I2S2 clock entry
mbed_official 126:549ba18ddd81 805 * @retval None
mbed_official 126:549ba18ddd81 806 */
mbed_official 126:549ba18ddd81 807 void RCC_I2S2CLKConfig(uint32_t RCC_I2S2CLKSource)
mbed_official 126:549ba18ddd81 808 {
mbed_official 126:549ba18ddd81 809 /* Check the parameters */
mbed_official 126:549ba18ddd81 810 assert_param(IS_RCC_I2S2CLK_SOURCE(RCC_I2S2CLKSource));
mbed_official 126:549ba18ddd81 811
mbed_official 126:549ba18ddd81 812 *(__IO uint32_t *) CFGR2_I2S2SRC_BB = RCC_I2S2CLKSource;
mbed_official 126:549ba18ddd81 813 }
mbed_official 126:549ba18ddd81 814
mbed_official 126:549ba18ddd81 815 /**
mbed_official 126:549ba18ddd81 816 * @brief Configures the I2S3 clock source(I2S2CLK).
mbed_official 126:549ba18ddd81 817 * @note
mbed_official 126:549ba18ddd81 818 * - This function must be called before enabling I2S3 APB clock.
mbed_official 126:549ba18ddd81 819 * - This function applies only to STM32 Connectivity line devices.
mbed_official 126:549ba18ddd81 820 * @param RCC_I2S3CLKSource: specifies the I2S3 clock source.
mbed_official 126:549ba18ddd81 821 * This parameter can be one of the following values:
mbed_official 126:549ba18ddd81 822 * @arg RCC_I2S3CLKSource_SYSCLK: system clock selected as I2S3 clock entry
mbed_official 126:549ba18ddd81 823 * @arg RCC_I2S3CLKSource_PLL3_VCO: PLL3 VCO clock selected as I2S3 clock entry
mbed_official 126:549ba18ddd81 824 * @retval None
mbed_official 126:549ba18ddd81 825 */
mbed_official 126:549ba18ddd81 826 void RCC_I2S3CLKConfig(uint32_t RCC_I2S3CLKSource)
mbed_official 126:549ba18ddd81 827 {
mbed_official 126:549ba18ddd81 828 /* Check the parameters */
mbed_official 126:549ba18ddd81 829 assert_param(IS_RCC_I2S3CLK_SOURCE(RCC_I2S3CLKSource));
mbed_official 126:549ba18ddd81 830
mbed_official 126:549ba18ddd81 831 *(__IO uint32_t *) CFGR2_I2S3SRC_BB = RCC_I2S3CLKSource;
mbed_official 126:549ba18ddd81 832 }
mbed_official 126:549ba18ddd81 833 #endif /* STM32F10X_CL */
mbed_official 126:549ba18ddd81 834
mbed_official 126:549ba18ddd81 835 /**
mbed_official 126:549ba18ddd81 836 * @brief Configures the External Low Speed oscillator (LSE).
mbed_official 126:549ba18ddd81 837 * @param RCC_LSE: specifies the new state of the LSE.
mbed_official 126:549ba18ddd81 838 * This parameter can be one of the following values:
mbed_official 126:549ba18ddd81 839 * @arg RCC_LSE_OFF: LSE oscillator OFF
mbed_official 126:549ba18ddd81 840 * @arg RCC_LSE_ON: LSE oscillator ON
mbed_official 126:549ba18ddd81 841 * @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
mbed_official 126:549ba18ddd81 842 * @retval None
mbed_official 126:549ba18ddd81 843 */
mbed_official 126:549ba18ddd81 844 void RCC_LSEConfig(uint8_t RCC_LSE)
mbed_official 126:549ba18ddd81 845 {
mbed_official 126:549ba18ddd81 846 /* Check the parameters */
mbed_official 126:549ba18ddd81 847 assert_param(IS_RCC_LSE(RCC_LSE));
mbed_official 126:549ba18ddd81 848 /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
mbed_official 126:549ba18ddd81 849 /* Reset LSEON bit */
mbed_official 126:549ba18ddd81 850 *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
mbed_official 126:549ba18ddd81 851 /* Reset LSEBYP bit */
mbed_official 126:549ba18ddd81 852 *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
mbed_official 126:549ba18ddd81 853 /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
mbed_official 126:549ba18ddd81 854 switch(RCC_LSE)
mbed_official 126:549ba18ddd81 855 {
mbed_official 126:549ba18ddd81 856 case RCC_LSE_ON:
mbed_official 126:549ba18ddd81 857 /* Set LSEON bit */
mbed_official 126:549ba18ddd81 858 *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
mbed_official 126:549ba18ddd81 859 break;
mbed_official 126:549ba18ddd81 860
mbed_official 126:549ba18ddd81 861 case RCC_LSE_Bypass:
mbed_official 126:549ba18ddd81 862 /* Set LSEBYP and LSEON bits */
mbed_official 126:549ba18ddd81 863 *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
mbed_official 126:549ba18ddd81 864 break;
mbed_official 126:549ba18ddd81 865
mbed_official 126:549ba18ddd81 866 default:
mbed_official 126:549ba18ddd81 867 break;
mbed_official 126:549ba18ddd81 868 }
mbed_official 126:549ba18ddd81 869 }
mbed_official 126:549ba18ddd81 870
mbed_official 126:549ba18ddd81 871 /**
mbed_official 126:549ba18ddd81 872 * @brief Enables or disables the Internal Low Speed oscillator (LSI).
mbed_official 126:549ba18ddd81 873 * @note LSI can not be disabled if the IWDG is running.
mbed_official 126:549ba18ddd81 874 * @param NewState: new state of the LSI. This parameter can be: ENABLE or DISABLE.
mbed_official 126:549ba18ddd81 875 * @retval None
mbed_official 126:549ba18ddd81 876 */
mbed_official 126:549ba18ddd81 877 void RCC_LSICmd(FunctionalState NewState)
mbed_official 126:549ba18ddd81 878 {
mbed_official 126:549ba18ddd81 879 /* Check the parameters */
mbed_official 126:549ba18ddd81 880 assert_param(IS_FUNCTIONAL_STATE(NewState));
mbed_official 126:549ba18ddd81 881 *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
mbed_official 126:549ba18ddd81 882 }
mbed_official 126:549ba18ddd81 883
mbed_official 126:549ba18ddd81 884 /**
mbed_official 126:549ba18ddd81 885 * @brief Configures the RTC clock (RTCCLK).
mbed_official 126:549ba18ddd81 886 * @note Once the RTC clock is selected it can't be changed unless the Backup domain is reset.
mbed_official 126:549ba18ddd81 887 * @param RCC_RTCCLKSource: specifies the RTC clock source.
mbed_official 126:549ba18ddd81 888 * This parameter can be one of the following values:
mbed_official 126:549ba18ddd81 889 * @arg RCC_RTCCLKSource_LSE: LSE selected as RTC clock
mbed_official 126:549ba18ddd81 890 * @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
mbed_official 126:549ba18ddd81 891 * @arg RCC_RTCCLKSource_HSE_Div128: HSE clock divided by 128 selected as RTC clock
mbed_official 126:549ba18ddd81 892 * @retval None
mbed_official 126:549ba18ddd81 893 */
mbed_official 126:549ba18ddd81 894 void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
mbed_official 126:549ba18ddd81 895 {
mbed_official 126:549ba18ddd81 896 /* Check the parameters */
mbed_official 126:549ba18ddd81 897 assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
mbed_official 126:549ba18ddd81 898 /* Select the RTC clock source */
mbed_official 126:549ba18ddd81 899 RCC->BDCR |= RCC_RTCCLKSource;
mbed_official 126:549ba18ddd81 900 }
mbed_official 126:549ba18ddd81 901
mbed_official 126:549ba18ddd81 902 /**
mbed_official 126:549ba18ddd81 903 * @brief Enables or disables the RTC clock.
mbed_official 126:549ba18ddd81 904 * @note This function must be used only after the RTC clock was selected using the RCC_RTCCLKConfig function.
mbed_official 126:549ba18ddd81 905 * @param NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
mbed_official 126:549ba18ddd81 906 * @retval None
mbed_official 126:549ba18ddd81 907 */
mbed_official 126:549ba18ddd81 908 void RCC_RTCCLKCmd(FunctionalState NewState)
mbed_official 126:549ba18ddd81 909 {
mbed_official 126:549ba18ddd81 910 /* Check the parameters */
mbed_official 126:549ba18ddd81 911 assert_param(IS_FUNCTIONAL_STATE(NewState));
mbed_official 126:549ba18ddd81 912 *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
mbed_official 126:549ba18ddd81 913 }
mbed_official 126:549ba18ddd81 914
mbed_official 126:549ba18ddd81 915 /**
mbed_official 126:549ba18ddd81 916 * @brief Returns the frequencies of different on chip clocks.
mbed_official 126:549ba18ddd81 917 * @param RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which will hold
mbed_official 126:549ba18ddd81 918 * the clocks frequencies.
mbed_official 126:549ba18ddd81 919 * @note The result of this function could be not correct when using
mbed_official 126:549ba18ddd81 920 * fractional value for HSE crystal.
mbed_official 126:549ba18ddd81 921 * @retval None
mbed_official 126:549ba18ddd81 922 */
mbed_official 126:549ba18ddd81 923 void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
mbed_official 126:549ba18ddd81 924 {
mbed_official 126:549ba18ddd81 925 uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
mbed_official 126:549ba18ddd81 926
mbed_official 126:549ba18ddd81 927 #ifdef STM32F10X_CL
mbed_official 126:549ba18ddd81 928 uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;
mbed_official 126:549ba18ddd81 929 #endif /* STM32F10X_CL */
mbed_official 126:549ba18ddd81 930
mbed_official 126:549ba18ddd81 931 #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
mbed_official 126:549ba18ddd81 932 uint32_t prediv1factor = 0;
mbed_official 126:549ba18ddd81 933 #endif
mbed_official 126:549ba18ddd81 934
mbed_official 126:549ba18ddd81 935 /* Get SYSCLK source -------------------------------------------------------*/
mbed_official 126:549ba18ddd81 936 tmp = RCC->CFGR & CFGR_SWS_Mask;
mbed_official 126:549ba18ddd81 937
mbed_official 126:549ba18ddd81 938 switch (tmp)
mbed_official 126:549ba18ddd81 939 {
mbed_official 126:549ba18ddd81 940 case 0x00: /* HSI used as system clock */
mbed_official 126:549ba18ddd81 941 RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
mbed_official 126:549ba18ddd81 942 break;
mbed_official 126:549ba18ddd81 943 case 0x04: /* HSE used as system clock */
mbed_official 126:549ba18ddd81 944 RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
mbed_official 126:549ba18ddd81 945 break;
mbed_official 126:549ba18ddd81 946 case 0x08: /* PLL used as system clock */
mbed_official 126:549ba18ddd81 947
mbed_official 126:549ba18ddd81 948 /* Get PLL clock source and multiplication factor ----------------------*/
mbed_official 126:549ba18ddd81 949 pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
mbed_official 126:549ba18ddd81 950 pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
mbed_official 126:549ba18ddd81 951
mbed_official 126:549ba18ddd81 952 #ifndef STM32F10X_CL
mbed_official 126:549ba18ddd81 953 pllmull = ( pllmull >> 18) + 2;
mbed_official 126:549ba18ddd81 954
mbed_official 126:549ba18ddd81 955 if (pllsource == 0x00)
mbed_official 126:549ba18ddd81 956 {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
mbed_official 126:549ba18ddd81 957 RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
mbed_official 126:549ba18ddd81 958 }
mbed_official 126:549ba18ddd81 959 else
mbed_official 126:549ba18ddd81 960 {
mbed_official 126:549ba18ddd81 961 #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
mbed_official 126:549ba18ddd81 962 prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
mbed_official 126:549ba18ddd81 963 /* HSE oscillator clock selected as PREDIV1 clock entry */
mbed_official 126:549ba18ddd81 964 RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull;
mbed_official 126:549ba18ddd81 965 #else
mbed_official 126:549ba18ddd81 966 /* HSE selected as PLL clock entry */
mbed_official 126:549ba18ddd81 967 if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
mbed_official 126:549ba18ddd81 968 {/* HSE oscillator clock divided by 2 */
mbed_official 126:549ba18ddd81 969 RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
mbed_official 126:549ba18ddd81 970 }
mbed_official 126:549ba18ddd81 971 else
mbed_official 126:549ba18ddd81 972 {
mbed_official 126:549ba18ddd81 973 RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
mbed_official 126:549ba18ddd81 974 }
mbed_official 126:549ba18ddd81 975 #endif
mbed_official 126:549ba18ddd81 976 }
mbed_official 126:549ba18ddd81 977 #else
mbed_official 126:549ba18ddd81 978 pllmull = pllmull >> 18;
mbed_official 126:549ba18ddd81 979
mbed_official 126:549ba18ddd81 980 if (pllmull != 0x0D)
mbed_official 126:549ba18ddd81 981 {
mbed_official 126:549ba18ddd81 982 pllmull += 2;
mbed_official 126:549ba18ddd81 983 }
mbed_official 126:549ba18ddd81 984 else
mbed_official 126:549ba18ddd81 985 { /* PLL multiplication factor = PLL input clock * 6.5 */
mbed_official 126:549ba18ddd81 986 pllmull = 13 / 2;
mbed_official 126:549ba18ddd81 987 }
mbed_official 126:549ba18ddd81 988
mbed_official 126:549ba18ddd81 989 if (pllsource == 0x00)
mbed_official 126:549ba18ddd81 990 {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
mbed_official 126:549ba18ddd81 991 RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
mbed_official 126:549ba18ddd81 992 }
mbed_official 126:549ba18ddd81 993 else
mbed_official 126:549ba18ddd81 994 {/* PREDIV1 selected as PLL clock entry */
mbed_official 126:549ba18ddd81 995
mbed_official 126:549ba18ddd81 996 /* Get PREDIV1 clock source and division factor */
mbed_official 126:549ba18ddd81 997 prediv1source = RCC->CFGR2 & CFGR2_PREDIV1SRC;
mbed_official 126:549ba18ddd81 998 prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
mbed_official 126:549ba18ddd81 999
mbed_official 126:549ba18ddd81 1000 if (prediv1source == 0)
mbed_official 126:549ba18ddd81 1001 { /* HSE oscillator clock selected as PREDIV1 clock entry */
mbed_official 126:549ba18ddd81 1002 RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull;
mbed_official 126:549ba18ddd81 1003 }
mbed_official 126:549ba18ddd81 1004 else
mbed_official 126:549ba18ddd81 1005 {/* PLL2 clock selected as PREDIV1 clock entry */
mbed_official 126:549ba18ddd81 1006
mbed_official 126:549ba18ddd81 1007 /* Get PREDIV2 division factor and PLL2 multiplication factor */
mbed_official 126:549ba18ddd81 1008 prediv2factor = ((RCC->CFGR2 & CFGR2_PREDIV2) >> 4) + 1;
mbed_official 126:549ba18ddd81 1009 pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2;
mbed_official 126:549ba18ddd81 1010 RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;
mbed_official 126:549ba18ddd81 1011 }
mbed_official 126:549ba18ddd81 1012 }
mbed_official 126:549ba18ddd81 1013 #endif /* STM32F10X_CL */
mbed_official 126:549ba18ddd81 1014 break;
mbed_official 126:549ba18ddd81 1015
mbed_official 126:549ba18ddd81 1016 default:
mbed_official 126:549ba18ddd81 1017 RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
mbed_official 126:549ba18ddd81 1018 break;
mbed_official 126:549ba18ddd81 1019 }
mbed_official 126:549ba18ddd81 1020
mbed_official 126:549ba18ddd81 1021 /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
mbed_official 126:549ba18ddd81 1022 /* Get HCLK prescaler */
mbed_official 126:549ba18ddd81 1023 tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
mbed_official 126:549ba18ddd81 1024 tmp = tmp >> 4;
mbed_official 126:549ba18ddd81 1025 presc = APBAHBPrescTable[tmp];
mbed_official 126:549ba18ddd81 1026 /* HCLK clock frequency */
mbed_official 126:549ba18ddd81 1027 RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
mbed_official 126:549ba18ddd81 1028 /* Get PCLK1 prescaler */
mbed_official 126:549ba18ddd81 1029 tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
mbed_official 126:549ba18ddd81 1030 tmp = tmp >> 8;
mbed_official 126:549ba18ddd81 1031 presc = APBAHBPrescTable[tmp];
mbed_official 126:549ba18ddd81 1032 /* PCLK1 clock frequency */
mbed_official 126:549ba18ddd81 1033 RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
mbed_official 126:549ba18ddd81 1034 /* Get PCLK2 prescaler */
mbed_official 126:549ba18ddd81 1035 tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
mbed_official 126:549ba18ddd81 1036 tmp = tmp >> 11;
mbed_official 126:549ba18ddd81 1037 presc = APBAHBPrescTable[tmp];
mbed_official 126:549ba18ddd81 1038 /* PCLK2 clock frequency */
mbed_official 126:549ba18ddd81 1039 RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
mbed_official 126:549ba18ddd81 1040 /* Get ADCCLK prescaler */
mbed_official 126:549ba18ddd81 1041 tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
mbed_official 126:549ba18ddd81 1042 tmp = tmp >> 14;
mbed_official 126:549ba18ddd81 1043 presc = ADCPrescTable[tmp];
mbed_official 126:549ba18ddd81 1044 /* ADCCLK clock frequency */
mbed_official 126:549ba18ddd81 1045 RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
mbed_official 126:549ba18ddd81 1046 }
mbed_official 126:549ba18ddd81 1047
mbed_official 126:549ba18ddd81 1048 /**
mbed_official 126:549ba18ddd81 1049 * @brief Enables or disables the AHB peripheral clock.
mbed_official 126:549ba18ddd81 1050 * @param RCC_AHBPeriph: specifies the AHB peripheral to gates its clock.
mbed_official 126:549ba18ddd81 1051 *
mbed_official 126:549ba18ddd81 1052 * For @b STM32_Connectivity_line_devices, this parameter can be any combination
mbed_official 126:549ba18ddd81 1053 * of the following values:
mbed_official 126:549ba18ddd81 1054 * @arg RCC_AHBPeriph_DMA1
mbed_official 126:549ba18ddd81 1055 * @arg RCC_AHBPeriph_DMA2
mbed_official 126:549ba18ddd81 1056 * @arg RCC_AHBPeriph_SRAM
mbed_official 126:549ba18ddd81 1057 * @arg RCC_AHBPeriph_FLITF
mbed_official 126:549ba18ddd81 1058 * @arg RCC_AHBPeriph_CRC
mbed_official 126:549ba18ddd81 1059 * @arg RCC_AHBPeriph_OTG_FS
mbed_official 126:549ba18ddd81 1060 * @arg RCC_AHBPeriph_ETH_MAC
mbed_official 126:549ba18ddd81 1061 * @arg RCC_AHBPeriph_ETH_MAC_Tx
mbed_official 126:549ba18ddd81 1062 * @arg RCC_AHBPeriph_ETH_MAC_Rx
mbed_official 126:549ba18ddd81 1063 *
mbed_official 126:549ba18ddd81 1064 * For @b other_STM32_devices, this parameter can be any combination of the
mbed_official 126:549ba18ddd81 1065 * following values:
mbed_official 126:549ba18ddd81 1066 * @arg RCC_AHBPeriph_DMA1
mbed_official 126:549ba18ddd81 1067 * @arg RCC_AHBPeriph_DMA2
mbed_official 126:549ba18ddd81 1068 * @arg RCC_AHBPeriph_SRAM
mbed_official 126:549ba18ddd81 1069 * @arg RCC_AHBPeriph_FLITF
mbed_official 126:549ba18ddd81 1070 * @arg RCC_AHBPeriph_CRC
mbed_official 126:549ba18ddd81 1071 * @arg RCC_AHBPeriph_FSMC
mbed_official 126:549ba18ddd81 1072 * @arg RCC_AHBPeriph_SDIO
mbed_official 126:549ba18ddd81 1073 *
mbed_official 126:549ba18ddd81 1074 * @note SRAM and FLITF clock can be disabled only during sleep mode.
mbed_official 126:549ba18ddd81 1075 * @param NewState: new state of the specified peripheral clock.
mbed_official 126:549ba18ddd81 1076 * This parameter can be: ENABLE or DISABLE.
mbed_official 126:549ba18ddd81 1077 * @retval None
mbed_official 126:549ba18ddd81 1078 */
mbed_official 126:549ba18ddd81 1079 void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
mbed_official 126:549ba18ddd81 1080 {
mbed_official 126:549ba18ddd81 1081 /* Check the parameters */
mbed_official 126:549ba18ddd81 1082 assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
mbed_official 126:549ba18ddd81 1083 assert_param(IS_FUNCTIONAL_STATE(NewState));
mbed_official 126:549ba18ddd81 1084
mbed_official 126:549ba18ddd81 1085 if (NewState != DISABLE)
mbed_official 126:549ba18ddd81 1086 {
mbed_official 126:549ba18ddd81 1087 RCC->AHBENR |= RCC_AHBPeriph;
mbed_official 126:549ba18ddd81 1088 }
mbed_official 126:549ba18ddd81 1089 else
mbed_official 126:549ba18ddd81 1090 {
mbed_official 126:549ba18ddd81 1091 RCC->AHBENR &= ~RCC_AHBPeriph;
mbed_official 126:549ba18ddd81 1092 }
mbed_official 126:549ba18ddd81 1093 }
mbed_official 126:549ba18ddd81 1094
mbed_official 126:549ba18ddd81 1095 /**
mbed_official 126:549ba18ddd81 1096 * @brief Enables or disables the High Speed APB (APB2) peripheral clock.
mbed_official 126:549ba18ddd81 1097 * @param RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
mbed_official 126:549ba18ddd81 1098 * This parameter can be any combination of the following values:
mbed_official 126:549ba18ddd81 1099 * @arg RCC_APB2Periph_AFIO, RCC_APB2Periph_GPIOA, RCC_APB2Periph_GPIOB,
mbed_official 126:549ba18ddd81 1100 * RCC_APB2Periph_GPIOC, RCC_APB2Periph_GPIOD, RCC_APB2Periph_GPIOE,
mbed_official 126:549ba18ddd81 1101 * RCC_APB2Periph_GPIOF, RCC_APB2Periph_GPIOG, RCC_APB2Periph_ADC1,
mbed_official 126:549ba18ddd81 1102 * RCC_APB2Periph_ADC2, RCC_APB2Periph_TIM1, RCC_APB2Periph_SPI1,
mbed_official 126:549ba18ddd81 1103 * RCC_APB2Periph_TIM8, RCC_APB2Periph_USART1, RCC_APB2Periph_ADC3,
mbed_official 126:549ba18ddd81 1104 * RCC_APB2Periph_TIM15, RCC_APB2Periph_TIM16, RCC_APB2Periph_TIM17,
mbed_official 126:549ba18ddd81 1105 * RCC_APB2Periph_TIM9, RCC_APB2Periph_TIM10, RCC_APB2Periph_TIM11
mbed_official 126:549ba18ddd81 1106 * @param NewState: new state of the specified peripheral clock.
mbed_official 126:549ba18ddd81 1107 * This parameter can be: ENABLE or DISABLE.
mbed_official 126:549ba18ddd81 1108 * @retval None
mbed_official 126:549ba18ddd81 1109 */
mbed_official 126:549ba18ddd81 1110 void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
mbed_official 126:549ba18ddd81 1111 {
mbed_official 126:549ba18ddd81 1112 /* Check the parameters */
mbed_official 126:549ba18ddd81 1113 assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
mbed_official 126:549ba18ddd81 1114 assert_param(IS_FUNCTIONAL_STATE(NewState));
mbed_official 126:549ba18ddd81 1115 if (NewState != DISABLE)
mbed_official 126:549ba18ddd81 1116 {
mbed_official 126:549ba18ddd81 1117 RCC->APB2ENR |= RCC_APB2Periph;
mbed_official 126:549ba18ddd81 1118 }
mbed_official 126:549ba18ddd81 1119 else
mbed_official 126:549ba18ddd81 1120 {
mbed_official 126:549ba18ddd81 1121 RCC->APB2ENR &= ~RCC_APB2Periph;
mbed_official 126:549ba18ddd81 1122 }
mbed_official 126:549ba18ddd81 1123 }
mbed_official 126:549ba18ddd81 1124
mbed_official 126:549ba18ddd81 1125 /**
mbed_official 126:549ba18ddd81 1126 * @brief Enables or disables the Low Speed APB (APB1) peripheral clock.
mbed_official 126:549ba18ddd81 1127 * @param RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
mbed_official 126:549ba18ddd81 1128 * This parameter can be any combination of the following values:
mbed_official 126:549ba18ddd81 1129 * @arg RCC_APB1Periph_TIM2, RCC_APB1Periph_TIM3, RCC_APB1Periph_TIM4,
mbed_official 126:549ba18ddd81 1130 * RCC_APB1Periph_TIM5, RCC_APB1Periph_TIM6, RCC_APB1Periph_TIM7,
mbed_official 126:549ba18ddd81 1131 * RCC_APB1Periph_WWDG, RCC_APB1Periph_SPI2, RCC_APB1Periph_SPI3,
mbed_official 126:549ba18ddd81 1132 * RCC_APB1Periph_USART2, RCC_APB1Periph_USART3, RCC_APB1Periph_USART4,
mbed_official 126:549ba18ddd81 1133 * RCC_APB1Periph_USART5, RCC_APB1Periph_I2C1, RCC_APB1Periph_I2C2,
mbed_official 126:549ba18ddd81 1134 * RCC_APB1Periph_USB, RCC_APB1Periph_CAN1, RCC_APB1Periph_BKP,
mbed_official 126:549ba18ddd81 1135 * RCC_APB1Periph_PWR, RCC_APB1Periph_DAC, RCC_APB1Periph_CEC,
mbed_official 126:549ba18ddd81 1136 * RCC_APB1Periph_TIM12, RCC_APB1Periph_TIM13, RCC_APB1Periph_TIM14
mbed_official 126:549ba18ddd81 1137 * @param NewState: new state of the specified peripheral clock.
mbed_official 126:549ba18ddd81 1138 * This parameter can be: ENABLE or DISABLE.
mbed_official 126:549ba18ddd81 1139 * @retval None
mbed_official 126:549ba18ddd81 1140 */
mbed_official 126:549ba18ddd81 1141 void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
mbed_official 126:549ba18ddd81 1142 {
mbed_official 126:549ba18ddd81 1143 /* Check the parameters */
mbed_official 126:549ba18ddd81 1144 assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
mbed_official 126:549ba18ddd81 1145 assert_param(IS_FUNCTIONAL_STATE(NewState));
mbed_official 126:549ba18ddd81 1146 if (NewState != DISABLE)
mbed_official 126:549ba18ddd81 1147 {
mbed_official 126:549ba18ddd81 1148 RCC->APB1ENR |= RCC_APB1Periph;
mbed_official 126:549ba18ddd81 1149 }
mbed_official 126:549ba18ddd81 1150 else
mbed_official 126:549ba18ddd81 1151 {
mbed_official 126:549ba18ddd81 1152 RCC->APB1ENR &= ~RCC_APB1Periph;
mbed_official 126:549ba18ddd81 1153 }
mbed_official 126:549ba18ddd81 1154 }
mbed_official 126:549ba18ddd81 1155
mbed_official 126:549ba18ddd81 1156 #ifdef STM32F10X_CL
mbed_official 126:549ba18ddd81 1157 /**
mbed_official 126:549ba18ddd81 1158 * @brief Forces or releases AHB peripheral reset.
mbed_official 126:549ba18ddd81 1159 * @note This function applies only to STM32 Connectivity line devices.
mbed_official 126:549ba18ddd81 1160 * @param RCC_AHBPeriph: specifies the AHB peripheral to reset.
mbed_official 126:549ba18ddd81 1161 * This parameter can be any combination of the following values:
mbed_official 126:549ba18ddd81 1162 * @arg RCC_AHBPeriph_OTG_FS
mbed_official 126:549ba18ddd81 1163 * @arg RCC_AHBPeriph_ETH_MAC
mbed_official 126:549ba18ddd81 1164 * @param NewState: new state of the specified peripheral reset.
mbed_official 126:549ba18ddd81 1165 * This parameter can be: ENABLE or DISABLE.
mbed_official 126:549ba18ddd81 1166 * @retval None
mbed_official 126:549ba18ddd81 1167 */
mbed_official 126:549ba18ddd81 1168 void RCC_AHBPeriphResetCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
mbed_official 126:549ba18ddd81 1169 {
mbed_official 126:549ba18ddd81 1170 /* Check the parameters */
mbed_official 126:549ba18ddd81 1171 assert_param(IS_RCC_AHB_PERIPH_RESET(RCC_AHBPeriph));
mbed_official 126:549ba18ddd81 1172 assert_param(IS_FUNCTIONAL_STATE(NewState));
mbed_official 126:549ba18ddd81 1173
mbed_official 126:549ba18ddd81 1174 if (NewState != DISABLE)
mbed_official 126:549ba18ddd81 1175 {
mbed_official 126:549ba18ddd81 1176 RCC->AHBRSTR |= RCC_AHBPeriph;
mbed_official 126:549ba18ddd81 1177 }
mbed_official 126:549ba18ddd81 1178 else
mbed_official 126:549ba18ddd81 1179 {
mbed_official 126:549ba18ddd81 1180 RCC->AHBRSTR &= ~RCC_AHBPeriph;
mbed_official 126:549ba18ddd81 1181 }
mbed_official 126:549ba18ddd81 1182 }
mbed_official 126:549ba18ddd81 1183 #endif /* STM32F10X_CL */
mbed_official 126:549ba18ddd81 1184
mbed_official 126:549ba18ddd81 1185 /**
mbed_official 126:549ba18ddd81 1186 * @brief Forces or releases High Speed APB (APB2) peripheral reset.
mbed_official 126:549ba18ddd81 1187 * @param RCC_APB2Periph: specifies the APB2 peripheral to reset.
mbed_official 126:549ba18ddd81 1188 * This parameter can be any combination of the following values:
mbed_official 126:549ba18ddd81 1189 * @arg RCC_APB2Periph_AFIO, RCC_APB2Periph_GPIOA, RCC_APB2Periph_GPIOB,
mbed_official 126:549ba18ddd81 1190 * RCC_APB2Periph_GPIOC, RCC_APB2Periph_GPIOD, RCC_APB2Periph_GPIOE,
mbed_official 126:549ba18ddd81 1191 * RCC_APB2Periph_GPIOF, RCC_APB2Periph_GPIOG, RCC_APB2Periph_ADC1,
mbed_official 126:549ba18ddd81 1192 * RCC_APB2Periph_ADC2, RCC_APB2Periph_TIM1, RCC_APB2Periph_SPI1,
mbed_official 126:549ba18ddd81 1193 * RCC_APB2Periph_TIM8, RCC_APB2Periph_USART1, RCC_APB2Periph_ADC3,
mbed_official 126:549ba18ddd81 1194 * RCC_APB2Periph_TIM15, RCC_APB2Periph_TIM16, RCC_APB2Periph_TIM17,
mbed_official 126:549ba18ddd81 1195 * RCC_APB2Periph_TIM9, RCC_APB2Periph_TIM10, RCC_APB2Periph_TIM11
mbed_official 126:549ba18ddd81 1196 * @param NewState: new state of the specified peripheral reset.
mbed_official 126:549ba18ddd81 1197 * This parameter can be: ENABLE or DISABLE.
mbed_official 126:549ba18ddd81 1198 * @retval None
mbed_official 126:549ba18ddd81 1199 */
mbed_official 126:549ba18ddd81 1200 void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
mbed_official 126:549ba18ddd81 1201 {
mbed_official 126:549ba18ddd81 1202 /* Check the parameters */
mbed_official 126:549ba18ddd81 1203 assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
mbed_official 126:549ba18ddd81 1204 assert_param(IS_FUNCTIONAL_STATE(NewState));
mbed_official 126:549ba18ddd81 1205 if (NewState != DISABLE)
mbed_official 126:549ba18ddd81 1206 {
mbed_official 126:549ba18ddd81 1207 RCC->APB2RSTR |= RCC_APB2Periph;
mbed_official 126:549ba18ddd81 1208 }
mbed_official 126:549ba18ddd81 1209 else
mbed_official 126:549ba18ddd81 1210 {
mbed_official 126:549ba18ddd81 1211 RCC->APB2RSTR &= ~RCC_APB2Periph;
mbed_official 126:549ba18ddd81 1212 }
mbed_official 126:549ba18ddd81 1213 }
mbed_official 126:549ba18ddd81 1214
mbed_official 126:549ba18ddd81 1215 /**
mbed_official 126:549ba18ddd81 1216 * @brief Forces or releases Low Speed APB (APB1) peripheral reset.
mbed_official 126:549ba18ddd81 1217 * @param RCC_APB1Periph: specifies the APB1 peripheral to reset.
mbed_official 126:549ba18ddd81 1218 * This parameter can be any combination of the following values:
mbed_official 126:549ba18ddd81 1219 * @arg RCC_APB1Periph_TIM2, RCC_APB1Periph_TIM3, RCC_APB1Periph_TIM4,
mbed_official 126:549ba18ddd81 1220 * RCC_APB1Periph_TIM5, RCC_APB1Periph_TIM6, RCC_APB1Periph_TIM7,
mbed_official 126:549ba18ddd81 1221 * RCC_APB1Periph_WWDG, RCC_APB1Periph_SPI2, RCC_APB1Periph_SPI3,
mbed_official 126:549ba18ddd81 1222 * RCC_APB1Periph_USART2, RCC_APB1Periph_USART3, RCC_APB1Periph_USART4,
mbed_official 126:549ba18ddd81 1223 * RCC_APB1Periph_USART5, RCC_APB1Periph_I2C1, RCC_APB1Periph_I2C2,
mbed_official 126:549ba18ddd81 1224 * RCC_APB1Periph_USB, RCC_APB1Periph_CAN1, RCC_APB1Periph_BKP,
mbed_official 126:549ba18ddd81 1225 * RCC_APB1Periph_PWR, RCC_APB1Periph_DAC, RCC_APB1Periph_CEC,
mbed_official 126:549ba18ddd81 1226 * RCC_APB1Periph_TIM12, RCC_APB1Periph_TIM13, RCC_APB1Periph_TIM14
mbed_official 126:549ba18ddd81 1227 * @param NewState: new state of the specified peripheral clock.
mbed_official 126:549ba18ddd81 1228 * This parameter can be: ENABLE or DISABLE.
mbed_official 126:549ba18ddd81 1229 * @retval None
mbed_official 126:549ba18ddd81 1230 */
mbed_official 126:549ba18ddd81 1231 void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
mbed_official 126:549ba18ddd81 1232 {
mbed_official 126:549ba18ddd81 1233 /* Check the parameters */
mbed_official 126:549ba18ddd81 1234 assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
mbed_official 126:549ba18ddd81 1235 assert_param(IS_FUNCTIONAL_STATE(NewState));
mbed_official 126:549ba18ddd81 1236 if (NewState != DISABLE)
mbed_official 126:549ba18ddd81 1237 {
mbed_official 126:549ba18ddd81 1238 RCC->APB1RSTR |= RCC_APB1Periph;
mbed_official 126:549ba18ddd81 1239 }
mbed_official 126:549ba18ddd81 1240 else
mbed_official 126:549ba18ddd81 1241 {
mbed_official 126:549ba18ddd81 1242 RCC->APB1RSTR &= ~RCC_APB1Periph;
mbed_official 126:549ba18ddd81 1243 }
mbed_official 126:549ba18ddd81 1244 }
mbed_official 126:549ba18ddd81 1245
mbed_official 126:549ba18ddd81 1246 /**
mbed_official 126:549ba18ddd81 1247 * @brief Forces or releases the Backup domain reset.
mbed_official 126:549ba18ddd81 1248 * @param NewState: new state of the Backup domain reset.
mbed_official 126:549ba18ddd81 1249 * This parameter can be: ENABLE or DISABLE.
mbed_official 126:549ba18ddd81 1250 * @retval None
mbed_official 126:549ba18ddd81 1251 */
mbed_official 126:549ba18ddd81 1252 void RCC_BackupResetCmd(FunctionalState NewState)
mbed_official 126:549ba18ddd81 1253 {
mbed_official 126:549ba18ddd81 1254 /* Check the parameters */
mbed_official 126:549ba18ddd81 1255 assert_param(IS_FUNCTIONAL_STATE(NewState));
mbed_official 126:549ba18ddd81 1256 *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
mbed_official 126:549ba18ddd81 1257 }
mbed_official 126:549ba18ddd81 1258
mbed_official 126:549ba18ddd81 1259 /**
mbed_official 126:549ba18ddd81 1260 * @brief Enables or disables the Clock Security System.
mbed_official 126:549ba18ddd81 1261 * @param NewState: new state of the Clock Security System..
mbed_official 126:549ba18ddd81 1262 * This parameter can be: ENABLE or DISABLE.
mbed_official 126:549ba18ddd81 1263 * @retval None
mbed_official 126:549ba18ddd81 1264 */
mbed_official 126:549ba18ddd81 1265 void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
mbed_official 126:549ba18ddd81 1266 {
mbed_official 126:549ba18ddd81 1267 /* Check the parameters */
mbed_official 126:549ba18ddd81 1268 assert_param(IS_FUNCTIONAL_STATE(NewState));
mbed_official 126:549ba18ddd81 1269 *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
mbed_official 126:549ba18ddd81 1270 }
mbed_official 126:549ba18ddd81 1271
mbed_official 126:549ba18ddd81 1272 /**
mbed_official 126:549ba18ddd81 1273 * @brief Selects the clock source to output on MCO pin.
mbed_official 126:549ba18ddd81 1274 * @param RCC_MCO: specifies the clock source to output.
mbed_official 126:549ba18ddd81 1275 *
mbed_official 126:549ba18ddd81 1276 * For @b STM32_Connectivity_line_devices, this parameter can be one of the
mbed_official 126:549ba18ddd81 1277 * following values:
mbed_official 126:549ba18ddd81 1278 * @arg RCC_MCO_NoClock: No clock selected
mbed_official 126:549ba18ddd81 1279 * @arg RCC_MCO_SYSCLK: System clock selected
mbed_official 126:549ba18ddd81 1280 * @arg RCC_MCO_HSI: HSI oscillator clock selected
mbed_official 126:549ba18ddd81 1281 * @arg RCC_MCO_HSE: HSE oscillator clock selected
mbed_official 126:549ba18ddd81 1282 * @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
mbed_official 126:549ba18ddd81 1283 * @arg RCC_MCO_PLL2CLK: PLL2 clock selected
mbed_official 126:549ba18ddd81 1284 * @arg RCC_MCO_PLL3CLK_Div2: PLL3 clock divided by 2 selected
mbed_official 126:549ba18ddd81 1285 * @arg RCC_MCO_XT1: External 3-25 MHz oscillator clock selected
mbed_official 126:549ba18ddd81 1286 * @arg RCC_MCO_PLL3CLK: PLL3 clock selected
mbed_official 126:549ba18ddd81 1287 *
mbed_official 126:549ba18ddd81 1288 * For @b other_STM32_devices, this parameter can be one of the following values:
mbed_official 126:549ba18ddd81 1289 * @arg RCC_MCO_NoClock: No clock selected
mbed_official 126:549ba18ddd81 1290 * @arg RCC_MCO_SYSCLK: System clock selected
mbed_official 126:549ba18ddd81 1291 * @arg RCC_MCO_HSI: HSI oscillator clock selected
mbed_official 126:549ba18ddd81 1292 * @arg RCC_MCO_HSE: HSE oscillator clock selected
mbed_official 126:549ba18ddd81 1293 * @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
mbed_official 126:549ba18ddd81 1294 *
mbed_official 126:549ba18ddd81 1295 * @retval None
mbed_official 126:549ba18ddd81 1296 */
mbed_official 126:549ba18ddd81 1297 void RCC_MCOConfig(uint8_t RCC_MCO)
mbed_official 126:549ba18ddd81 1298 {
mbed_official 126:549ba18ddd81 1299 /* Check the parameters */
mbed_official 126:549ba18ddd81 1300 assert_param(IS_RCC_MCO(RCC_MCO));
mbed_official 126:549ba18ddd81 1301
mbed_official 126:549ba18ddd81 1302 /* Perform Byte access to MCO bits to select the MCO source */
mbed_official 126:549ba18ddd81 1303 *(__IO uint8_t *) CFGR_BYTE4_ADDRESS = RCC_MCO;
mbed_official 126:549ba18ddd81 1304 }
mbed_official 126:549ba18ddd81 1305
mbed_official 126:549ba18ddd81 1306 /**
mbed_official 126:549ba18ddd81 1307 * @brief Checks whether the specified RCC flag is set or not.
mbed_official 126:549ba18ddd81 1308 * @param RCC_FLAG: specifies the flag to check.
mbed_official 126:549ba18ddd81 1309 *
mbed_official 126:549ba18ddd81 1310 * For @b STM32_Connectivity_line_devices, this parameter can be one of the
mbed_official 126:549ba18ddd81 1311 * following values:
mbed_official 126:549ba18ddd81 1312 * @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
mbed_official 126:549ba18ddd81 1313 * @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
mbed_official 126:549ba18ddd81 1314 * @arg RCC_FLAG_PLLRDY: PLL clock ready
mbed_official 126:549ba18ddd81 1315 * @arg RCC_FLAG_PLL2RDY: PLL2 clock ready
mbed_official 126:549ba18ddd81 1316 * @arg RCC_FLAG_PLL3RDY: PLL3 clock ready
mbed_official 126:549ba18ddd81 1317 * @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
mbed_official 126:549ba18ddd81 1318 * @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
mbed_official 126:549ba18ddd81 1319 * @arg RCC_FLAG_PINRST: Pin reset
mbed_official 126:549ba18ddd81 1320 * @arg RCC_FLAG_PORRST: POR/PDR reset
mbed_official 126:549ba18ddd81 1321 * @arg RCC_FLAG_SFTRST: Software reset
mbed_official 126:549ba18ddd81 1322 * @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
mbed_official 126:549ba18ddd81 1323 * @arg RCC_FLAG_WWDGRST: Window Watchdog reset
mbed_official 126:549ba18ddd81 1324 * @arg RCC_FLAG_LPWRRST: Low Power reset
mbed_official 126:549ba18ddd81 1325 *
mbed_official 126:549ba18ddd81 1326 * For @b other_STM32_devices, this parameter can be one of the following values:
mbed_official 126:549ba18ddd81 1327 * @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
mbed_official 126:549ba18ddd81 1328 * @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
mbed_official 126:549ba18ddd81 1329 * @arg RCC_FLAG_PLLRDY: PLL clock ready
mbed_official 126:549ba18ddd81 1330 * @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
mbed_official 126:549ba18ddd81 1331 * @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
mbed_official 126:549ba18ddd81 1332 * @arg RCC_FLAG_PINRST: Pin reset
mbed_official 126:549ba18ddd81 1333 * @arg RCC_FLAG_PORRST: POR/PDR reset
mbed_official 126:549ba18ddd81 1334 * @arg RCC_FLAG_SFTRST: Software reset
mbed_official 126:549ba18ddd81 1335 * @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
mbed_official 126:549ba18ddd81 1336 * @arg RCC_FLAG_WWDGRST: Window Watchdog reset
mbed_official 126:549ba18ddd81 1337 * @arg RCC_FLAG_LPWRRST: Low Power reset
mbed_official 126:549ba18ddd81 1338 *
mbed_official 126:549ba18ddd81 1339 * @retval The new state of RCC_FLAG (SET or RESET).
mbed_official 126:549ba18ddd81 1340 */
mbed_official 126:549ba18ddd81 1341 FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
mbed_official 126:549ba18ddd81 1342 {
mbed_official 126:549ba18ddd81 1343 uint32_t tmp = 0;
mbed_official 126:549ba18ddd81 1344 uint32_t statusreg = 0;
mbed_official 126:549ba18ddd81 1345 FlagStatus bitstatus = RESET;
mbed_official 126:549ba18ddd81 1346 /* Check the parameters */
mbed_official 126:549ba18ddd81 1347 assert_param(IS_RCC_FLAG(RCC_FLAG));
mbed_official 126:549ba18ddd81 1348
mbed_official 126:549ba18ddd81 1349 /* Get the RCC register index */
mbed_official 126:549ba18ddd81 1350 tmp = RCC_FLAG >> 5;
mbed_official 126:549ba18ddd81 1351 if (tmp == 1) /* The flag to check is in CR register */
mbed_official 126:549ba18ddd81 1352 {
mbed_official 126:549ba18ddd81 1353 statusreg = RCC->CR;
mbed_official 126:549ba18ddd81 1354 }
mbed_official 126:549ba18ddd81 1355 else if (tmp == 2) /* The flag to check is in BDCR register */
mbed_official 126:549ba18ddd81 1356 {
mbed_official 126:549ba18ddd81 1357 statusreg = RCC->BDCR;
mbed_official 126:549ba18ddd81 1358 }
mbed_official 126:549ba18ddd81 1359 else /* The flag to check is in CSR register */
mbed_official 126:549ba18ddd81 1360 {
mbed_official 126:549ba18ddd81 1361 statusreg = RCC->CSR;
mbed_official 126:549ba18ddd81 1362 }
mbed_official 126:549ba18ddd81 1363
mbed_official 126:549ba18ddd81 1364 /* Get the flag position */
mbed_official 126:549ba18ddd81 1365 tmp = RCC_FLAG & FLAG_Mask;
mbed_official 126:549ba18ddd81 1366 if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
mbed_official 126:549ba18ddd81 1367 {
mbed_official 126:549ba18ddd81 1368 bitstatus = SET;
mbed_official 126:549ba18ddd81 1369 }
mbed_official 126:549ba18ddd81 1370 else
mbed_official 126:549ba18ddd81 1371 {
mbed_official 126:549ba18ddd81 1372 bitstatus = RESET;
mbed_official 126:549ba18ddd81 1373 }
mbed_official 126:549ba18ddd81 1374
mbed_official 126:549ba18ddd81 1375 /* Return the flag status */
mbed_official 126:549ba18ddd81 1376 return bitstatus;
mbed_official 126:549ba18ddd81 1377 }
mbed_official 126:549ba18ddd81 1378
mbed_official 126:549ba18ddd81 1379 /**
mbed_official 126:549ba18ddd81 1380 * @brief Clears the RCC reset flags.
mbed_official 126:549ba18ddd81 1381 * @note The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST,
mbed_official 126:549ba18ddd81 1382 * RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
mbed_official 126:549ba18ddd81 1383 * @param None
mbed_official 126:549ba18ddd81 1384 * @retval None
mbed_official 126:549ba18ddd81 1385 */
mbed_official 126:549ba18ddd81 1386 void RCC_ClearFlag(void)
mbed_official 126:549ba18ddd81 1387 {
mbed_official 126:549ba18ddd81 1388 /* Set RMVF bit to clear the reset flags */
mbed_official 126:549ba18ddd81 1389 RCC->CSR |= CSR_RMVF_Set;
mbed_official 126:549ba18ddd81 1390 }
mbed_official 126:549ba18ddd81 1391
mbed_official 126:549ba18ddd81 1392 /**
mbed_official 126:549ba18ddd81 1393 * @brief Checks whether the specified RCC interrupt has occurred or not.
mbed_official 126:549ba18ddd81 1394 * @param RCC_IT: specifies the RCC interrupt source to check.
mbed_official 126:549ba18ddd81 1395 *
mbed_official 126:549ba18ddd81 1396 * For @b STM32_Connectivity_line_devices, this parameter can be one of the
mbed_official 126:549ba18ddd81 1397 * following values:
mbed_official 126:549ba18ddd81 1398 * @arg RCC_IT_LSIRDY: LSI ready interrupt
mbed_official 126:549ba18ddd81 1399 * @arg RCC_IT_LSERDY: LSE ready interrupt
mbed_official 126:549ba18ddd81 1400 * @arg RCC_IT_HSIRDY: HSI ready interrupt
mbed_official 126:549ba18ddd81 1401 * @arg RCC_IT_HSERDY: HSE ready interrupt
mbed_official 126:549ba18ddd81 1402 * @arg RCC_IT_PLLRDY: PLL ready interrupt
mbed_official 126:549ba18ddd81 1403 * @arg RCC_IT_PLL2RDY: PLL2 ready interrupt
mbed_official 126:549ba18ddd81 1404 * @arg RCC_IT_PLL3RDY: PLL3 ready interrupt
mbed_official 126:549ba18ddd81 1405 * @arg RCC_IT_CSS: Clock Security System interrupt
mbed_official 126:549ba18ddd81 1406 *
mbed_official 126:549ba18ddd81 1407 * For @b other_STM32_devices, this parameter can be one of the following values:
mbed_official 126:549ba18ddd81 1408 * @arg RCC_IT_LSIRDY: LSI ready interrupt
mbed_official 126:549ba18ddd81 1409 * @arg RCC_IT_LSERDY: LSE ready interrupt
mbed_official 126:549ba18ddd81 1410 * @arg RCC_IT_HSIRDY: HSI ready interrupt
mbed_official 126:549ba18ddd81 1411 * @arg RCC_IT_HSERDY: HSE ready interrupt
mbed_official 126:549ba18ddd81 1412 * @arg RCC_IT_PLLRDY: PLL ready interrupt
mbed_official 126:549ba18ddd81 1413 * @arg RCC_IT_CSS: Clock Security System interrupt
mbed_official 126:549ba18ddd81 1414 *
mbed_official 126:549ba18ddd81 1415 * @retval The new state of RCC_IT (SET or RESET).
mbed_official 126:549ba18ddd81 1416 */
mbed_official 126:549ba18ddd81 1417 ITStatus RCC_GetITStatus(uint8_t RCC_IT)
mbed_official 126:549ba18ddd81 1418 {
mbed_official 126:549ba18ddd81 1419 ITStatus bitstatus = RESET;
mbed_official 126:549ba18ddd81 1420 /* Check the parameters */
mbed_official 126:549ba18ddd81 1421 assert_param(IS_RCC_GET_IT(RCC_IT));
mbed_official 126:549ba18ddd81 1422
mbed_official 126:549ba18ddd81 1423 /* Check the status of the specified RCC interrupt */
mbed_official 126:549ba18ddd81 1424 if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
mbed_official 126:549ba18ddd81 1425 {
mbed_official 126:549ba18ddd81 1426 bitstatus = SET;
mbed_official 126:549ba18ddd81 1427 }
mbed_official 126:549ba18ddd81 1428 else
mbed_official 126:549ba18ddd81 1429 {
mbed_official 126:549ba18ddd81 1430 bitstatus = RESET;
mbed_official 126:549ba18ddd81 1431 }
mbed_official 126:549ba18ddd81 1432
mbed_official 126:549ba18ddd81 1433 /* Return the RCC_IT status */
mbed_official 126:549ba18ddd81 1434 return bitstatus;
mbed_official 126:549ba18ddd81 1435 }
mbed_official 126:549ba18ddd81 1436
mbed_official 126:549ba18ddd81 1437 /**
mbed_official 126:549ba18ddd81 1438 * @brief Clears the RCC's interrupt pending bits.
mbed_official 126:549ba18ddd81 1439 * @param RCC_IT: specifies the interrupt pending bit to clear.
mbed_official 126:549ba18ddd81 1440 *
mbed_official 126:549ba18ddd81 1441 * For @b STM32_Connectivity_line_devices, this parameter can be any combination
mbed_official 126:549ba18ddd81 1442 * of the following values:
mbed_official 126:549ba18ddd81 1443 * @arg RCC_IT_LSIRDY: LSI ready interrupt
mbed_official 126:549ba18ddd81 1444 * @arg RCC_IT_LSERDY: LSE ready interrupt
mbed_official 126:549ba18ddd81 1445 * @arg RCC_IT_HSIRDY: HSI ready interrupt
mbed_official 126:549ba18ddd81 1446 * @arg RCC_IT_HSERDY: HSE ready interrupt
mbed_official 126:549ba18ddd81 1447 * @arg RCC_IT_PLLRDY: PLL ready interrupt
mbed_official 126:549ba18ddd81 1448 * @arg RCC_IT_PLL2RDY: PLL2 ready interrupt
mbed_official 126:549ba18ddd81 1449 * @arg RCC_IT_PLL3RDY: PLL3 ready interrupt
mbed_official 126:549ba18ddd81 1450 * @arg RCC_IT_CSS: Clock Security System interrupt
mbed_official 126:549ba18ddd81 1451 *
mbed_official 126:549ba18ddd81 1452 * For @b other_STM32_devices, this parameter can be any combination of the
mbed_official 126:549ba18ddd81 1453 * following values:
mbed_official 126:549ba18ddd81 1454 * @arg RCC_IT_LSIRDY: LSI ready interrupt
mbed_official 126:549ba18ddd81 1455 * @arg RCC_IT_LSERDY: LSE ready interrupt
mbed_official 126:549ba18ddd81 1456 * @arg RCC_IT_HSIRDY: HSI ready interrupt
mbed_official 126:549ba18ddd81 1457 * @arg RCC_IT_HSERDY: HSE ready interrupt
mbed_official 126:549ba18ddd81 1458 * @arg RCC_IT_PLLRDY: PLL ready interrupt
mbed_official 126:549ba18ddd81 1459 *
mbed_official 126:549ba18ddd81 1460 * @arg RCC_IT_CSS: Clock Security System interrupt
mbed_official 126:549ba18ddd81 1461 * @retval None
mbed_official 126:549ba18ddd81 1462 */
mbed_official 126:549ba18ddd81 1463 void RCC_ClearITPendingBit(uint8_t RCC_IT)
mbed_official 126:549ba18ddd81 1464 {
mbed_official 126:549ba18ddd81 1465 /* Check the parameters */
mbed_official 126:549ba18ddd81 1466 assert_param(IS_RCC_CLEAR_IT(RCC_IT));
mbed_official 126:549ba18ddd81 1467
mbed_official 126:549ba18ddd81 1468 /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
mbed_official 126:549ba18ddd81 1469 pending bits */
mbed_official 126:549ba18ddd81 1470 *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
mbed_official 126:549ba18ddd81 1471 }
mbed_official 126:549ba18ddd81 1472
mbed_official 126:549ba18ddd81 1473 /**
mbed_official 126:549ba18ddd81 1474 * @}
mbed_official 126:549ba18ddd81 1475 */
mbed_official 126:549ba18ddd81 1476
mbed_official 126:549ba18ddd81 1477 /**
mbed_official 126:549ba18ddd81 1478 * @}
mbed_official 126:549ba18ddd81 1479 */
mbed_official 126:549ba18ddd81 1480
mbed_official 126:549ba18ddd81 1481 /**
mbed_official 126:549ba18ddd81 1482 * @}
mbed_official 126:549ba18ddd81 1483 */
mbed_official 126:549ba18ddd81 1484
mbed_official 126:549ba18ddd81 1485 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/