shao ziyang
mbed library sources
Dependents: frdm_kl05z_gpio_test
Fork of
mbed-src
by 
mbed official
targets/cmsis/TARGET_STM/TARGET_DISCO_F303VC/stm32f30x_dma.c@157:90e3acc479a2, 2014-04-11 (annotated)
- Committer:
- mbed_official
- Date:
- Fri Apr 11 17:15:06 2014 +0100
- Revision:
- 157:90e3acc479a2
Synchronized with git revision 6e20ca17847dceb62132bf3d8519876411e175bf
Full URL: https://github.com/mbedmicro/mbed/commit/6e20ca17847dceb62132bf3d8519876411e175bf/
[STM32F3-Discovery][DISCO_F303VC] initial port.
Who changed what in which revision?
| User | Revision | Line number | New contents of line |
|---|---|---|---|
| mbed_official | 157:90e3acc479a2 | 1 | /** |
| mbed_official | 157:90e3acc479a2 | 2 | ****************************************************************************** |
| mbed_official | 157:90e3acc479a2 | 3 | * @file stm32f30x_dma.c |
| mbed_official | 157:90e3acc479a2 | 4 | * @author MCD Application Team |
| mbed_official | 157:90e3acc479a2 | 5 | * @version V1.1.0 |
| mbed_official | 157:90e3acc479a2 | 6 | * @date 27-February-2014 |
| mbed_official | 157:90e3acc479a2 | 7 | * @brief This file provides firmware functions to manage the following |
| mbed_official | 157:90e3acc479a2 | 8 | * functionalities of the Direct Memory Access controller (DMA): |
| mbed_official | 157:90e3acc479a2 | 9 | * + Initialization and Configuration |
| mbed_official | 157:90e3acc479a2 | 10 | * + Data Counter |
| mbed_official | 157:90e3acc479a2 | 11 | * + Interrupts and flags management |
| mbed_official | 157:90e3acc479a2 | 12 | * |
| mbed_official | 157:90e3acc479a2 | 13 | @verbatim |
| mbed_official | 157:90e3acc479a2 | 14 | |
| mbed_official | 157:90e3acc479a2 | 15 | =============================================================================== |
| mbed_official | 157:90e3acc479a2 | 16 | ##### How to use this driver ##### |
| mbed_official | 157:90e3acc479a2 | 17 | =============================================================================== |
| mbed_official | 157:90e3acc479a2 | 18 | [..] |
| mbed_official | 157:90e3acc479a2 | 19 | (#) Enable The DMA controller clock using |
| mbed_official | 157:90e3acc479a2 | 20 | RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE) function for DMA1 or |
| mbed_official | 157:90e3acc479a2 | 21 | using RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA2, ENABLE) function for DMA2. |
| mbed_official | 157:90e3acc479a2 | 22 | (#) Enable and configure the peripheral to be connected to the DMA channel |
| mbed_official | 157:90e3acc479a2 | 23 | (except for internal SRAM / FLASH memories: no initialization is necessary). |
| mbed_official | 157:90e3acc479a2 | 24 | (#) For a given Channel, program the Source and Destination addresses, |
| mbed_official | 157:90e3acc479a2 | 25 | the transfer Direction, the Buffer Size, the Peripheral and Memory |
| mbed_official | 157:90e3acc479a2 | 26 | Incrementation mode and Data Size, the Circular or Normal mode, |
| mbed_official | 157:90e3acc479a2 | 27 | the channel transfer Priority and the Memory-to-Memory transfer |
| mbed_official | 157:90e3acc479a2 | 28 | mode (if needed) using the DMA_Init() function. |
| mbed_official | 157:90e3acc479a2 | 29 | (#) Enable the NVIC and the corresponding interrupt(s) using the function |
| mbed_official | 157:90e3acc479a2 | 30 | DMA_ITConfig() if you need to use DMA interrupts. |
| mbed_official | 157:90e3acc479a2 | 31 | (#) Enable the DMA channel using the DMA_Cmd() function. |
| mbed_official | 157:90e3acc479a2 | 32 | (#) Activate the needed channel Request using PPP_DMACmd() function for |
| mbed_official | 157:90e3acc479a2 | 33 | any PPP peripheral except internal SRAM and FLASH (ie. SPI, USART ...) |
| mbed_official | 157:90e3acc479a2 | 34 | The function allowing this operation is provided in each PPP peripheral |
| mbed_official | 157:90e3acc479a2 | 35 | driver (ie. SPI_DMACmd for SPI peripheral). |
| mbed_official | 157:90e3acc479a2 | 36 | (#) Optionally, you can configure the number of data to be transferred |
| mbed_official | 157:90e3acc479a2 | 37 | when the channel is disabled (ie. after each Transfer Complete event |
| mbed_official | 157:90e3acc479a2 | 38 | or when a Transfer Error occurs) using the function DMA_SetCurrDataCounter(). |
| mbed_official | 157:90e3acc479a2 | 39 | And you can get the number of remaining data to be transferred using |
| mbed_official | 157:90e3acc479a2 | 40 | the function DMA_GetCurrDataCounter() at run time (when the DMA channel is |
| mbed_official | 157:90e3acc479a2 | 41 | enabled and running). |
| mbed_official | 157:90e3acc479a2 | 42 | (#) To control DMA events you can use one of the following two methods: |
| mbed_official | 157:90e3acc479a2 | 43 | (##) Check on DMA channel flags using the function DMA_GetFlagStatus(). |
| mbed_official | 157:90e3acc479a2 | 44 | (##) Use DMA interrupts through the function DMA_ITConfig() at initialization |
| mbed_official | 157:90e3acc479a2 | 45 | phase and DMA_GetITStatus() function into interrupt routines in |
| mbed_official | 157:90e3acc479a2 | 46 | communication phase. |
| mbed_official | 157:90e3acc479a2 | 47 | After checking on a flag you should clear it using DMA_ClearFlag() |
| mbed_official | 157:90e3acc479a2 | 48 | function. And after checking on an interrupt event you should |
| mbed_official | 157:90e3acc479a2 | 49 | clear it using DMA_ClearITPendingBit() function. |
| mbed_official | 157:90e3acc479a2 | 50 | |
| mbed_official | 157:90e3acc479a2 | 51 | @endverbatim |
| mbed_official | 157:90e3acc479a2 | 52 | |
| mbed_official | 157:90e3acc479a2 | 53 | ****************************************************************************** |
| mbed_official | 157:90e3acc479a2 | 54 | * @attention |
| mbed_official | 157:90e3acc479a2 | 55 | * |
| mbed_official | 157:90e3acc479a2 | 56 | * <h2><center>© COPYRIGHT(c) 2014 STMicroelectronics</center></h2> |
| mbed_official | 157:90e3acc479a2 | 57 | * |
| mbed_official | 157:90e3acc479a2 | 58 | * Redistribution and use in source and binary forms, with or without modification, |
| mbed_official | 157:90e3acc479a2 | 59 | * are permitted provided that the following conditions are met: |
| mbed_official | 157:90e3acc479a2 | 60 | * 1. Redistributions of source code must retain the above copyright notice, |
| mbed_official | 157:90e3acc479a2 | 61 | * this list of conditions and the following disclaimer. |
| mbed_official | 157:90e3acc479a2 | 62 | * 2. Redistributions in binary form must reproduce the above copyright notice, |
| mbed_official | 157:90e3acc479a2 | 63 | * this list of conditions and the following disclaimer in the documentation |
| mbed_official | 157:90e3acc479a2 | 64 | * and/or other materials provided with the distribution. |
| mbed_official | 157:90e3acc479a2 | 65 | * 3. Neither the name of STMicroelectronics nor the names of its contributors |
| mbed_official | 157:90e3acc479a2 | 66 | * may be used to endorse or promote products derived from this software |
| mbed_official | 157:90e3acc479a2 | 67 | * without specific prior written permission. |
| mbed_official | 157:90e3acc479a2 | 68 | * |
| mbed_official | 157:90e3acc479a2 | 69 | * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" |
| mbed_official | 157:90e3acc479a2 | 70 | * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
| mbed_official | 157:90e3acc479a2 | 71 | * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE |
| mbed_official | 157:90e3acc479a2 | 72 | * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE |
| mbed_official | 157:90e3acc479a2 | 73 | * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
| mbed_official | 157:90e3acc479a2 | 74 | * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR |
| mbed_official | 157:90e3acc479a2 | 75 | * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER |
| mbed_official | 157:90e3acc479a2 | 76 | * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, |
| mbed_official | 157:90e3acc479a2 | 77 | * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE |
| mbed_official | 157:90e3acc479a2 | 78 | * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
| mbed_official | 157:90e3acc479a2 | 79 | * |
| mbed_official | 157:90e3acc479a2 | 80 | ****************************************************************************** |
| mbed_official | 157:90e3acc479a2 | 81 | */ |
| mbed_official | 157:90e3acc479a2 | 82 | |
| mbed_official | 157:90e3acc479a2 | 83 | /* Includes ------------------------------------------------------------------*/ |
| mbed_official | 157:90e3acc479a2 | 84 | #include "stm32f30x_dma.h" |
| mbed_official | 157:90e3acc479a2 | 85 | |
| mbed_official | 157:90e3acc479a2 | 86 | /** @addtogroup STM32F30x_StdPeriph_Driver |
| mbed_official | 157:90e3acc479a2 | 87 | * @{ |
| mbed_official | 157:90e3acc479a2 | 88 | */ |
| mbed_official | 157:90e3acc479a2 | 89 | |
| mbed_official | 157:90e3acc479a2 | 90 | /** @defgroup DMA |
| mbed_official | 157:90e3acc479a2 | 91 | * @brief DMA driver modules |
| mbed_official | 157:90e3acc479a2 | 92 | * @{ |
| mbed_official | 157:90e3acc479a2 | 93 | */ |
| mbed_official | 157:90e3acc479a2 | 94 | |
| mbed_official | 157:90e3acc479a2 | 95 | /* Private typedef -----------------------------------------------------------*/ |
| mbed_official | 157:90e3acc479a2 | 96 | /* Private define ------------------------------------------------------------*/ |
| mbed_official | 157:90e3acc479a2 | 97 | #define CCR_CLEAR_MASK ((uint32_t)0xFFFF800F) /* DMA Channel config registers Masks */ |
| mbed_official | 157:90e3acc479a2 | 98 | #define FLAG_Mask ((uint32_t)0x10000000) /* DMA2 FLAG mask */ |
| mbed_official | 157:90e3acc479a2 | 99 | |
| mbed_official | 157:90e3acc479a2 | 100 | |
| mbed_official | 157:90e3acc479a2 | 101 | /* DMA1 Channelx interrupt pending bit masks */ |
| mbed_official | 157:90e3acc479a2 | 102 | #define DMA1_CHANNEL1_IT_MASK ((uint32_t)(DMA_ISR_GIF1 | DMA_ISR_TCIF1 | DMA_ISR_HTIF1 | DMA_ISR_TEIF1)) |
| mbed_official | 157:90e3acc479a2 | 103 | #define DMA1_CHANNEL2_IT_MASK ((uint32_t)(DMA_ISR_GIF2 | DMA_ISR_TCIF2 | DMA_ISR_HTIF2 | DMA_ISR_TEIF2)) |
| mbed_official | 157:90e3acc479a2 | 104 | #define DMA1_CHANNEL3_IT_MASK ((uint32_t)(DMA_ISR_GIF3 | DMA_ISR_TCIF3 | DMA_ISR_HTIF3 | DMA_ISR_TEIF3)) |
| mbed_official | 157:90e3acc479a2 | 105 | #define DMA1_CHANNEL4_IT_MASK ((uint32_t)(DMA_ISR_GIF4 | DMA_ISR_TCIF4 | DMA_ISR_HTIF4 | DMA_ISR_TEIF4)) |
| mbed_official | 157:90e3acc479a2 | 106 | #define DMA1_CHANNEL5_IT_MASK ((uint32_t)(DMA_ISR_GIF5 | DMA_ISR_TCIF5 | DMA_ISR_HTIF5 | DMA_ISR_TEIF5)) |
| mbed_official | 157:90e3acc479a2 | 107 | #define DMA1_CHANNEL6_IT_MASK ((uint32_t)(DMA_ISR_GIF6 | DMA_ISR_TCIF6 | DMA_ISR_HTIF6 | DMA_ISR_TEIF6)) |
| mbed_official | 157:90e3acc479a2 | 108 | #define DMA1_CHANNEL7_IT_MASK ((uint32_t)(DMA_ISR_GIF7 | DMA_ISR_TCIF7 | DMA_ISR_HTIF7 | DMA_ISR_TEIF7)) |
| mbed_official | 157:90e3acc479a2 | 109 | |
| mbed_official | 157:90e3acc479a2 | 110 | /* DMA2 Channelx interrupt pending bit masks */ |
| mbed_official | 157:90e3acc479a2 | 111 | #define DMA2_CHANNEL1_IT_MASK ((uint32_t)(DMA_ISR_GIF1 | DMA_ISR_TCIF1 | DMA_ISR_HTIF1 | DMA_ISR_TEIF1)) |
| mbed_official | 157:90e3acc479a2 | 112 | #define DMA2_CHANNEL2_IT_MASK ((uint32_t)(DMA_ISR_GIF2 | DMA_ISR_TCIF2 | DMA_ISR_HTIF2 | DMA_ISR_TEIF2)) |
| mbed_official | 157:90e3acc479a2 | 113 | #define DMA2_CHANNEL3_IT_MASK ((uint32_t)(DMA_ISR_GIF3 | DMA_ISR_TCIF3 | DMA_ISR_HTIF3 | DMA_ISR_TEIF3)) |
| mbed_official | 157:90e3acc479a2 | 114 | #define DMA2_CHANNEL4_IT_MASK ((uint32_t)(DMA_ISR_GIF4 | DMA_ISR_TCIF4 | DMA_ISR_HTIF4 | DMA_ISR_TEIF4)) |
| mbed_official | 157:90e3acc479a2 | 115 | #define DMA2_CHANNEL5_IT_MASK ((uint32_t)(DMA_ISR_GIF5 | DMA_ISR_TCIF5 | DMA_ISR_HTIF5 | DMA_ISR_TEIF5)) |
| mbed_official | 157:90e3acc479a2 | 116 | |
| mbed_official | 157:90e3acc479a2 | 117 | /* Private macro -------------------------------------------------------------*/ |
| mbed_official | 157:90e3acc479a2 | 118 | /* Private variables ---------------------------------------------------------*/ |
| mbed_official | 157:90e3acc479a2 | 119 | /* Private function prototypes -----------------------------------------------*/ |
| mbed_official | 157:90e3acc479a2 | 120 | /* Private functions ---------------------------------------------------------*/ |
| mbed_official | 157:90e3acc479a2 | 121 | |
| mbed_official | 157:90e3acc479a2 | 122 | /** @defgroup DMA_Private_Functions |
| mbed_official | 157:90e3acc479a2 | 123 | * @{ |
| mbed_official | 157:90e3acc479a2 | 124 | */ |
| mbed_official | 157:90e3acc479a2 | 125 | |
| mbed_official | 157:90e3acc479a2 | 126 | /** @defgroup DMA_Group1 Initialization and Configuration functions |
| mbed_official | 157:90e3acc479a2 | 127 | * @brief Initialization and Configuration functions |
| mbed_official | 157:90e3acc479a2 | 128 | * |
| mbed_official | 157:90e3acc479a2 | 129 | @verbatim |
| mbed_official | 157:90e3acc479a2 | 130 | =============================================================================== |
| mbed_official | 157:90e3acc479a2 | 131 | ##### Initialization and Configuration functions ##### |
| mbed_official | 157:90e3acc479a2 | 132 | =============================================================================== |
| mbed_official | 157:90e3acc479a2 | 133 | [..] This subsection provides functions allowing to initialize the DMA channel |
| mbed_official | 157:90e3acc479a2 | 134 | source and destination addresses, incrementation and data sizes, transfer |
| mbed_official | 157:90e3acc479a2 | 135 | direction, buffer size, circular/normal mode selection, memory-to-memory |
| mbed_official | 157:90e3acc479a2 | 136 | mode selection and channel priority value. |
| mbed_official | 157:90e3acc479a2 | 137 | [..] The DMA_Init() function follows the DMA configuration procedures as described |
| mbed_official | 157:90e3acc479a2 | 138 | in reference manual (RM00316). |
| mbed_official | 157:90e3acc479a2 | 139 | |
| mbed_official | 157:90e3acc479a2 | 140 | @endverbatim |
| mbed_official | 157:90e3acc479a2 | 141 | * @{ |
| mbed_official | 157:90e3acc479a2 | 142 | */ |
| mbed_official | 157:90e3acc479a2 | 143 | |
| mbed_official | 157:90e3acc479a2 | 144 | /** |
| mbed_official | 157:90e3acc479a2 | 145 | * @brief Deinitializes the DMAy Channelx registers to their default reset |
| mbed_official | 157:90e3acc479a2 | 146 | * values. |
| mbed_official | 157:90e3acc479a2 | 147 | * @param DMAy_Channelx: where y can be 1 or 2 to select the DMA and |
| mbed_official | 157:90e3acc479a2 | 148 | * x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel. |
| mbed_official | 157:90e3acc479a2 | 149 | * @retval None |
| mbed_official | 157:90e3acc479a2 | 150 | */ |
| mbed_official | 157:90e3acc479a2 | 151 | void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx) |
| mbed_official | 157:90e3acc479a2 | 152 | { |
| mbed_official | 157:90e3acc479a2 | 153 | /* Check the parameters */ |
| mbed_official | 157:90e3acc479a2 | 154 | assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx)); |
| mbed_official | 157:90e3acc479a2 | 155 | |
| mbed_official | 157:90e3acc479a2 | 156 | /* Disable the selected DMAy Channelx */ |
| mbed_official | 157:90e3acc479a2 | 157 | DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR_EN); |
| mbed_official | 157:90e3acc479a2 | 158 | |
| mbed_official | 157:90e3acc479a2 | 159 | /* Reset DMAy Channelx control register */ |
| mbed_official | 157:90e3acc479a2 | 160 | DMAy_Channelx->CCR = 0; |
| mbed_official | 157:90e3acc479a2 | 161 | |
| mbed_official | 157:90e3acc479a2 | 162 | /* Reset DMAy Channelx remaining bytes register */ |
| mbed_official | 157:90e3acc479a2 | 163 | DMAy_Channelx->CNDTR = 0; |
| mbed_official | 157:90e3acc479a2 | 164 | |
| mbed_official | 157:90e3acc479a2 | 165 | /* Reset DMAy Channelx peripheral address register */ |
| mbed_official | 157:90e3acc479a2 | 166 | DMAy_Channelx->CPAR = 0; |
| mbed_official | 157:90e3acc479a2 | 167 | |
| mbed_official | 157:90e3acc479a2 | 168 | /* Reset DMAy Channelx memory address register */ |
| mbed_official | 157:90e3acc479a2 | 169 | DMAy_Channelx->CMAR = 0; |
| mbed_official | 157:90e3acc479a2 | 170 | |
| mbed_official | 157:90e3acc479a2 | 171 | if (DMAy_Channelx == DMA1_Channel1) |
| mbed_official | 157:90e3acc479a2 | 172 | { |
| mbed_official | 157:90e3acc479a2 | 173 | /* Reset interrupt pending bits for DMA1 Channel1 */ |
| mbed_official | 157:90e3acc479a2 | 174 | DMA1->IFCR |= DMA1_CHANNEL1_IT_MASK; |
| mbed_official | 157:90e3acc479a2 | 175 | } |
| mbed_official | 157:90e3acc479a2 | 176 | else if (DMAy_Channelx == DMA1_Channel2) |
| mbed_official | 157:90e3acc479a2 | 177 | { |
| mbed_official | 157:90e3acc479a2 | 178 | /* Reset interrupt pending bits for DMA1 Channel2 */ |
| mbed_official | 157:90e3acc479a2 | 179 | DMA1->IFCR |= DMA1_CHANNEL2_IT_MASK; |
| mbed_official | 157:90e3acc479a2 | 180 | } |
| mbed_official | 157:90e3acc479a2 | 181 | else if (DMAy_Channelx == DMA1_Channel3) |
| mbed_official | 157:90e3acc479a2 | 182 | { |
| mbed_official | 157:90e3acc479a2 | 183 | /* Reset interrupt pending bits for DMA1 Channel3 */ |
| mbed_official | 157:90e3acc479a2 | 184 | DMA1->IFCR |= DMA1_CHANNEL3_IT_MASK; |
| mbed_official | 157:90e3acc479a2 | 185 | } |
| mbed_official | 157:90e3acc479a2 | 186 | else if (DMAy_Channelx == DMA1_Channel4) |
| mbed_official | 157:90e3acc479a2 | 187 | { |
| mbed_official | 157:90e3acc479a2 | 188 | /* Reset interrupt pending bits for DMA1 Channel4 */ |
| mbed_official | 157:90e3acc479a2 | 189 | DMA1->IFCR |= DMA1_CHANNEL4_IT_MASK; |
| mbed_official | 157:90e3acc479a2 | 190 | } |
| mbed_official | 157:90e3acc479a2 | 191 | else if (DMAy_Channelx == DMA1_Channel5) |
| mbed_official | 157:90e3acc479a2 | 192 | { |
| mbed_official | 157:90e3acc479a2 | 193 | /* Reset interrupt pending bits for DMA1 Channel5 */ |
| mbed_official | 157:90e3acc479a2 | 194 | DMA1->IFCR |= DMA1_CHANNEL5_IT_MASK; |
| mbed_official | 157:90e3acc479a2 | 195 | } |
| mbed_official | 157:90e3acc479a2 | 196 | else if (DMAy_Channelx == DMA1_Channel6) |
| mbed_official | 157:90e3acc479a2 | 197 | { |
| mbed_official | 157:90e3acc479a2 | 198 | /* Reset interrupt pending bits for DMA1 Channel6 */ |
| mbed_official | 157:90e3acc479a2 | 199 | DMA1->IFCR |= DMA1_CHANNEL6_IT_MASK; |
| mbed_official | 157:90e3acc479a2 | 200 | } |
| mbed_official | 157:90e3acc479a2 | 201 | else if (DMAy_Channelx == DMA1_Channel7) |
| mbed_official | 157:90e3acc479a2 | 202 | { |
| mbed_official | 157:90e3acc479a2 | 203 | /* Reset interrupt pending bits for DMA1 Channel7 */ |
| mbed_official | 157:90e3acc479a2 | 204 | DMA1->IFCR |= DMA1_CHANNEL7_IT_MASK; |
| mbed_official | 157:90e3acc479a2 | 205 | } |
| mbed_official | 157:90e3acc479a2 | 206 | else if (DMAy_Channelx == DMA2_Channel1) |
| mbed_official | 157:90e3acc479a2 | 207 | { |
| mbed_official | 157:90e3acc479a2 | 208 | /* Reset interrupt pending bits for DMA2 Channel1 */ |
| mbed_official | 157:90e3acc479a2 | 209 | DMA2->IFCR |= DMA2_CHANNEL1_IT_MASK; |
| mbed_official | 157:90e3acc479a2 | 210 | } |
| mbed_official | 157:90e3acc479a2 | 211 | else if (DMAy_Channelx == DMA2_Channel2) |
| mbed_official | 157:90e3acc479a2 | 212 | { |
| mbed_official | 157:90e3acc479a2 | 213 | /* Reset interrupt pending bits for DMA2 Channel2 */ |
| mbed_official | 157:90e3acc479a2 | 214 | DMA2->IFCR |= DMA2_CHANNEL2_IT_MASK; |
| mbed_official | 157:90e3acc479a2 | 215 | } |
| mbed_official | 157:90e3acc479a2 | 216 | else if (DMAy_Channelx == DMA2_Channel3) |
| mbed_official | 157:90e3acc479a2 | 217 | { |
| mbed_official | 157:90e3acc479a2 | 218 | /* Reset interrupt pending bits for DMA2 Channel3 */ |
| mbed_official | 157:90e3acc479a2 | 219 | DMA2->IFCR |= DMA2_CHANNEL3_IT_MASK; |
| mbed_official | 157:90e3acc479a2 | 220 | } |
| mbed_official | 157:90e3acc479a2 | 221 | else if (DMAy_Channelx == DMA2_Channel4) |
| mbed_official | 157:90e3acc479a2 | 222 | { |
| mbed_official | 157:90e3acc479a2 | 223 | /* Reset interrupt pending bits for DMA2 Channel4 */ |
| mbed_official | 157:90e3acc479a2 | 224 | DMA2->IFCR |= DMA2_CHANNEL4_IT_MASK; |
| mbed_official | 157:90e3acc479a2 | 225 | } |
| mbed_official | 157:90e3acc479a2 | 226 | else |
| mbed_official | 157:90e3acc479a2 | 227 | { |
| mbed_official | 157:90e3acc479a2 | 228 | if (DMAy_Channelx == DMA2_Channel5) |
| mbed_official | 157:90e3acc479a2 | 229 | { |
| mbed_official | 157:90e3acc479a2 | 230 | /* Reset interrupt pending bits for DMA2 Channel5 */ |
| mbed_official | 157:90e3acc479a2 | 231 | DMA2->IFCR |= DMA2_CHANNEL5_IT_MASK; |
| mbed_official | 157:90e3acc479a2 | 232 | } |
| mbed_official | 157:90e3acc479a2 | 233 | } |
| mbed_official | 157:90e3acc479a2 | 234 | } |
| mbed_official | 157:90e3acc479a2 | 235 | |
| mbed_official | 157:90e3acc479a2 | 236 | /** |
| mbed_official | 157:90e3acc479a2 | 237 | * @brief Initializes the DMAy Channelx according to the specified parameters |
| mbed_official | 157:90e3acc479a2 | 238 | * in the DMA_InitStruct. |
| mbed_official | 157:90e3acc479a2 | 239 | * @param DMAy_Channelx: where y can be 1 or 2 to select the DMA and |
| mbed_official | 157:90e3acc479a2 | 240 | * x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel. |
| mbed_official | 157:90e3acc479a2 | 241 | * @param DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains |
| mbed_official | 157:90e3acc479a2 | 242 | * the configuration information for the specified DMA Channel. |
| mbed_official | 157:90e3acc479a2 | 243 | * @retval None |
| mbed_official | 157:90e3acc479a2 | 244 | */ |
| mbed_official | 157:90e3acc479a2 | 245 | void DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct) |
| mbed_official | 157:90e3acc479a2 | 246 | { |
| mbed_official | 157:90e3acc479a2 | 247 | uint32_t tmpreg = 0; |
| mbed_official | 157:90e3acc479a2 | 248 | |
| mbed_official | 157:90e3acc479a2 | 249 | /* Check the parameters */ |
| mbed_official | 157:90e3acc479a2 | 250 | assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx)); |
| mbed_official | 157:90e3acc479a2 | 251 | assert_param(IS_DMA_DIR(DMA_InitStruct->DMA_DIR)); |
| mbed_official | 157:90e3acc479a2 | 252 | assert_param(IS_DMA_PERIPHERAL_INC_STATE(DMA_InitStruct->DMA_PeripheralInc)); |
| mbed_official | 157:90e3acc479a2 | 253 | assert_param(IS_DMA_MEMORY_INC_STATE(DMA_InitStruct->DMA_MemoryInc)); |
| mbed_official | 157:90e3acc479a2 | 254 | assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(DMA_InitStruct->DMA_PeripheralDataSize)); |
| mbed_official | 157:90e3acc479a2 | 255 | assert_param(IS_DMA_MEMORY_DATA_SIZE(DMA_InitStruct->DMA_MemoryDataSize)); |
| mbed_official | 157:90e3acc479a2 | 256 | assert_param(IS_DMA_MODE(DMA_InitStruct->DMA_Mode)); |
| mbed_official | 157:90e3acc479a2 | 257 | assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority)); |
| mbed_official | 157:90e3acc479a2 | 258 | assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M)); |
| mbed_official | 157:90e3acc479a2 | 259 | |
| mbed_official | 157:90e3acc479a2 | 260 | /*--------------------------- DMAy Channelx CCR Configuration ----------------*/ |
| mbed_official | 157:90e3acc479a2 | 261 | /* Get the DMAy_Channelx CCR value */ |
| mbed_official | 157:90e3acc479a2 | 262 | tmpreg = DMAy_Channelx->CCR; |
| mbed_official | 157:90e3acc479a2 | 263 | |
| mbed_official | 157:90e3acc479a2 | 264 | /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */ |
| mbed_official | 157:90e3acc479a2 | 265 | tmpreg &= CCR_CLEAR_MASK; |
| mbed_official | 157:90e3acc479a2 | 266 | |
| mbed_official | 157:90e3acc479a2 | 267 | /* Configure DMAy Channelx: data transfer, data size, priority level and mode */ |
| mbed_official | 157:90e3acc479a2 | 268 | /* Set DIR bit according to DMA_DIR value */ |
| mbed_official | 157:90e3acc479a2 | 269 | /* Set CIRC bit according to DMA_Mode value */ |
| mbed_official | 157:90e3acc479a2 | 270 | /* Set PINC bit according to DMA_PeripheralInc value */ |
| mbed_official | 157:90e3acc479a2 | 271 | /* Set MINC bit according to DMA_MemoryInc value */ |
| mbed_official | 157:90e3acc479a2 | 272 | /* Set PSIZE bits according to DMA_PeripheralDataSize value */ |
| mbed_official | 157:90e3acc479a2 | 273 | /* Set MSIZE bits according to DMA_MemoryDataSize value */ |
| mbed_official | 157:90e3acc479a2 | 274 | /* Set PL bits according to DMA_Priority value */ |
| mbed_official | 157:90e3acc479a2 | 275 | /* Set the MEM2MEM bit according to DMA_M2M value */ |
| mbed_official | 157:90e3acc479a2 | 276 | tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode | |
| mbed_official | 157:90e3acc479a2 | 277 | DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc | |
| mbed_official | 157:90e3acc479a2 | 278 | DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize | |
| mbed_official | 157:90e3acc479a2 | 279 | DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M; |
| mbed_official | 157:90e3acc479a2 | 280 | |
| mbed_official | 157:90e3acc479a2 | 281 | /* Write to DMAy Channelx CCR */ |
| mbed_official | 157:90e3acc479a2 | 282 | DMAy_Channelx->CCR = tmpreg; |
| mbed_official | 157:90e3acc479a2 | 283 | |
| mbed_official | 157:90e3acc479a2 | 284 | /*--------------------------- DMAy Channelx CNDTR Configuration --------------*/ |
| mbed_official | 157:90e3acc479a2 | 285 | /* Write to DMAy Channelx CNDTR */ |
| mbed_official | 157:90e3acc479a2 | 286 | DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize; |
| mbed_official | 157:90e3acc479a2 | 287 | |
| mbed_official | 157:90e3acc479a2 | 288 | /*--------------------------- DMAy Channelx CPAR Configuration ---------------*/ |
| mbed_official | 157:90e3acc479a2 | 289 | /* Write to DMAy Channelx CPAR */ |
| mbed_official | 157:90e3acc479a2 | 290 | DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr; |
| mbed_official | 157:90e3acc479a2 | 291 | |
| mbed_official | 157:90e3acc479a2 | 292 | /*--------------------------- DMAy Channelx CMAR Configuration ---------------*/ |
| mbed_official | 157:90e3acc479a2 | 293 | /* Write to DMAy Channelx CMAR */ |
| mbed_official | 157:90e3acc479a2 | 294 | DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr; |
| mbed_official | 157:90e3acc479a2 | 295 | } |
| mbed_official | 157:90e3acc479a2 | 296 | |
| mbed_official | 157:90e3acc479a2 | 297 | /** |
| mbed_official | 157:90e3acc479a2 | 298 | * @brief Fills each DMA_InitStruct member with its default value. |
| mbed_official | 157:90e3acc479a2 | 299 | * @param DMA_InitStruct: pointer to a DMA_InitTypeDef structure which will |
| mbed_official | 157:90e3acc479a2 | 300 | * be initialized. |
| mbed_official | 157:90e3acc479a2 | 301 | * @retval None |
| mbed_official | 157:90e3acc479a2 | 302 | */ |
| mbed_official | 157:90e3acc479a2 | 303 | void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct) |
| mbed_official | 157:90e3acc479a2 | 304 | { |
| mbed_official | 157:90e3acc479a2 | 305 | /*-------------- Reset DMA init structure parameters values ------------------*/ |
| mbed_official | 157:90e3acc479a2 | 306 | /* Initialize the DMA_PeripheralBaseAddr member */ |
| mbed_official | 157:90e3acc479a2 | 307 | DMA_InitStruct->DMA_PeripheralBaseAddr = 0; |
| mbed_official | 157:90e3acc479a2 | 308 | /* Initialize the DMA_MemoryBaseAddr member */ |
| mbed_official | 157:90e3acc479a2 | 309 | DMA_InitStruct->DMA_MemoryBaseAddr = 0; |
| mbed_official | 157:90e3acc479a2 | 310 | /* Initialize the DMA_DIR member */ |
| mbed_official | 157:90e3acc479a2 | 311 | DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralSRC; |
| mbed_official | 157:90e3acc479a2 | 312 | /* Initialize the DMA_BufferSize member */ |
| mbed_official | 157:90e3acc479a2 | 313 | DMA_InitStruct->DMA_BufferSize = 0; |
| mbed_official | 157:90e3acc479a2 | 314 | /* Initialize the DMA_PeripheralInc member */ |
| mbed_official | 157:90e3acc479a2 | 315 | DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable; |
| mbed_official | 157:90e3acc479a2 | 316 | /* Initialize the DMA_MemoryInc member */ |
| mbed_official | 157:90e3acc479a2 | 317 | DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable; |
| mbed_official | 157:90e3acc479a2 | 318 | /* Initialize the DMA_PeripheralDataSize member */ |
| mbed_official | 157:90e3acc479a2 | 319 | DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte; |
| mbed_official | 157:90e3acc479a2 | 320 | /* Initialize the DMA_MemoryDataSize member */ |
| mbed_official | 157:90e3acc479a2 | 321 | DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte; |
| mbed_official | 157:90e3acc479a2 | 322 | /* Initialize the DMA_Mode member */ |
| mbed_official | 157:90e3acc479a2 | 323 | DMA_InitStruct->DMA_Mode = DMA_Mode_Normal; |
| mbed_official | 157:90e3acc479a2 | 324 | /* Initialize the DMA_Priority member */ |
| mbed_official | 157:90e3acc479a2 | 325 | DMA_InitStruct->DMA_Priority = DMA_Priority_Low; |
| mbed_official | 157:90e3acc479a2 | 326 | /* Initialize the DMA_M2M member */ |
| mbed_official | 157:90e3acc479a2 | 327 | DMA_InitStruct->DMA_M2M = DMA_M2M_Disable; |
| mbed_official | 157:90e3acc479a2 | 328 | } |
| mbed_official | 157:90e3acc479a2 | 329 | |
| mbed_official | 157:90e3acc479a2 | 330 | /** |
| mbed_official | 157:90e3acc479a2 | 331 | * @brief Enables or disables the specified DMAy Channelx. |
| mbed_official | 157:90e3acc479a2 | 332 | * @param DMAy_Channelx: where y can be 1 or 2 to select the DMA and |
| mbed_official | 157:90e3acc479a2 | 333 | * x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel. |
| mbed_official | 157:90e3acc479a2 | 334 | * @param NewState: new state of the DMAy Channelx. |
| mbed_official | 157:90e3acc479a2 | 335 | * This parameter can be: ENABLE or DISABLE. |
| mbed_official | 157:90e3acc479a2 | 336 | * @retval None |
| mbed_official | 157:90e3acc479a2 | 337 | */ |
| mbed_official | 157:90e3acc479a2 | 338 | void DMA_Cmd(DMA_Channel_TypeDef* DMAy_Channelx, FunctionalState NewState) |
| mbed_official | 157:90e3acc479a2 | 339 | { |
| mbed_official | 157:90e3acc479a2 | 340 | /* Check the parameters */ |
| mbed_official | 157:90e3acc479a2 | 341 | assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx)); |
| mbed_official | 157:90e3acc479a2 | 342 | assert_param(IS_FUNCTIONAL_STATE(NewState)); |
| mbed_official | 157:90e3acc479a2 | 343 | |
| mbed_official | 157:90e3acc479a2 | 344 | if (NewState != DISABLE) |
| mbed_official | 157:90e3acc479a2 | 345 | { |
| mbed_official | 157:90e3acc479a2 | 346 | /* Enable the selected DMAy Channelx */ |
| mbed_official | 157:90e3acc479a2 | 347 | DMAy_Channelx->CCR |= DMA_CCR_EN; |
| mbed_official | 157:90e3acc479a2 | 348 | } |
| mbed_official | 157:90e3acc479a2 | 349 | else |
| mbed_official | 157:90e3acc479a2 | 350 | { |
| mbed_official | 157:90e3acc479a2 | 351 | /* Disable the selected DMAy Channelx */ |
| mbed_official | 157:90e3acc479a2 | 352 | DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR_EN); |
| mbed_official | 157:90e3acc479a2 | 353 | } |
| mbed_official | 157:90e3acc479a2 | 354 | } |
| mbed_official | 157:90e3acc479a2 | 355 | |
| mbed_official | 157:90e3acc479a2 | 356 | /** |
| mbed_official | 157:90e3acc479a2 | 357 | * @} |
| mbed_official | 157:90e3acc479a2 | 358 | */ |
| mbed_official | 157:90e3acc479a2 | 359 | |
| mbed_official | 157:90e3acc479a2 | 360 | /** @defgroup DMA_Group2 Data Counter functions |
| mbed_official | 157:90e3acc479a2 | 361 | * @brief Data Counter functions |
| mbed_official | 157:90e3acc479a2 | 362 | * |
| mbed_official | 157:90e3acc479a2 | 363 | @verbatim |
| mbed_official | 157:90e3acc479a2 | 364 | =============================================================================== |
| mbed_official | 157:90e3acc479a2 | 365 | ##### Data Counter functions ##### |
| mbed_official | 157:90e3acc479a2 | 366 | =============================================================================== |
| mbed_official | 157:90e3acc479a2 | 367 | [..] This subsection provides function allowing to configure and read the buffer |
| mbed_official | 157:90e3acc479a2 | 368 | size (number of data to be transferred).The DMA data counter can be written |
| mbed_official | 157:90e3acc479a2 | 369 | only when the DMA channel is disabled (ie. after transfer complete event). |
| mbed_official | 157:90e3acc479a2 | 370 | [..] The following function can be used to write the Channel data counter value: |
| mbed_official | 157:90e3acc479a2 | 371 | (+) void DMA_SetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx, uint16_t DataNumber). |
| mbed_official | 157:90e3acc479a2 | 372 | [..] |
| mbed_official | 157:90e3acc479a2 | 373 | (@) It is advised to use this function rather than DMA_Init() in situations |
| mbed_official | 157:90e3acc479a2 | 374 | where only the Data buffer needs to be reloaded. |
| mbed_official | 157:90e3acc479a2 | 375 | [..] The DMA data counter can be read to indicate the number of remaining transfers |
| mbed_official | 157:90e3acc479a2 | 376 | for the relative DMA channel. This counter is decremented at the end of each |
| mbed_official | 157:90e3acc479a2 | 377 | data transfer and when the transfer is complete: |
| mbed_official | 157:90e3acc479a2 | 378 | (+) If Normal mode is selected: the counter is set to 0. |
| mbed_official | 157:90e3acc479a2 | 379 | (+) If Circular mode is selected: the counter is reloaded with the initial |
| mbed_official | 157:90e3acc479a2 | 380 | value(configured before enabling the DMA channel). |
| mbed_official | 157:90e3acc479a2 | 381 | [..] The following function can be used to read the Channel data counter value: |
| mbed_official | 157:90e3acc479a2 | 382 | (+) uint16_t DMA_GetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx). |
| mbed_official | 157:90e3acc479a2 | 383 | |
| mbed_official | 157:90e3acc479a2 | 384 | @endverbatim |
| mbed_official | 157:90e3acc479a2 | 385 | * @{ |
| mbed_official | 157:90e3acc479a2 | 386 | */ |
| mbed_official | 157:90e3acc479a2 | 387 | |
| mbed_official | 157:90e3acc479a2 | 388 | /** |
| mbed_official | 157:90e3acc479a2 | 389 | * @brief Sets the number of data units in the current DMAy Channelx transfer. |
| mbed_official | 157:90e3acc479a2 | 390 | * @param DMAy_Channelx: where y can be 1 or 2 to select the DMA and |
| mbed_official | 157:90e3acc479a2 | 391 | * x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel. |
| mbed_official | 157:90e3acc479a2 | 392 | * @param DataNumber: The number of data units in the current DMAy Channelx |
| mbed_official | 157:90e3acc479a2 | 393 | * transfer. |
| mbed_official | 157:90e3acc479a2 | 394 | * @note This function can only be used when the DMAy_Channelx is disabled. |
| mbed_official | 157:90e3acc479a2 | 395 | * @retval None. |
| mbed_official | 157:90e3acc479a2 | 396 | */ |
| mbed_official | 157:90e3acc479a2 | 397 | void DMA_SetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx, uint16_t DataNumber) |
| mbed_official | 157:90e3acc479a2 | 398 | { |
| mbed_official | 157:90e3acc479a2 | 399 | /* Check the parameters */ |
| mbed_official | 157:90e3acc479a2 | 400 | assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx)); |
| mbed_official | 157:90e3acc479a2 | 401 | |
| mbed_official | 157:90e3acc479a2 | 402 | /*--------------------------- DMAy Channelx CNDTR Configuration --------------*/ |
| mbed_official | 157:90e3acc479a2 | 403 | /* Write to DMAy Channelx CNDTR */ |
| mbed_official | 157:90e3acc479a2 | 404 | DMAy_Channelx->CNDTR = DataNumber; |
| mbed_official | 157:90e3acc479a2 | 405 | } |
| mbed_official | 157:90e3acc479a2 | 406 | |
| mbed_official | 157:90e3acc479a2 | 407 | /** |
| mbed_official | 157:90e3acc479a2 | 408 | * @brief Returns the number of remaining data units in the current |
| mbed_official | 157:90e3acc479a2 | 409 | * DMAy Channelx transfer. |
| mbed_official | 157:90e3acc479a2 | 410 | * @param DMAy_Channelx: where y can be 1 or 2 to select the DMA and |
| mbed_official | 157:90e3acc479a2 | 411 | * x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel. |
| mbed_official | 157:90e3acc479a2 | 412 | * @retval The number of remaining data units in the current DMAy Channelx |
| mbed_official | 157:90e3acc479a2 | 413 | * transfer. |
| mbed_official | 157:90e3acc479a2 | 414 | */ |
| mbed_official | 157:90e3acc479a2 | 415 | uint16_t DMA_GetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx) |
| mbed_official | 157:90e3acc479a2 | 416 | { |
| mbed_official | 157:90e3acc479a2 | 417 | /* Check the parameters */ |
| mbed_official | 157:90e3acc479a2 | 418 | assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx)); |
| mbed_official | 157:90e3acc479a2 | 419 | /* Return the number of remaining data units for DMAy Channelx */ |
| mbed_official | 157:90e3acc479a2 | 420 | return ((uint16_t)(DMAy_Channelx->CNDTR)); |
| mbed_official | 157:90e3acc479a2 | 421 | } |
| mbed_official | 157:90e3acc479a2 | 422 | |
| mbed_official | 157:90e3acc479a2 | 423 | /** |
| mbed_official | 157:90e3acc479a2 | 424 | * @} |
| mbed_official | 157:90e3acc479a2 | 425 | */ |
| mbed_official | 157:90e3acc479a2 | 426 | |
| mbed_official | 157:90e3acc479a2 | 427 | /** @defgroup DMA_Group3 Interrupts and flags management functions |
| mbed_official | 157:90e3acc479a2 | 428 | * @brief Interrupts and flags management functions |
| mbed_official | 157:90e3acc479a2 | 429 | * |
| mbed_official | 157:90e3acc479a2 | 430 | @verbatim |
| mbed_official | 157:90e3acc479a2 | 431 | =============================================================================== |
| mbed_official | 157:90e3acc479a2 | 432 | ##### Interrupts and flags management functions ##### |
| mbed_official | 157:90e3acc479a2 | 433 | =============================================================================== |
| mbed_official | 157:90e3acc479a2 | 434 | [..] This subsection provides functions allowing to configure the DMA Interrupt |
| mbed_official | 157:90e3acc479a2 | 435 | sources and check or clear the flags or pending bits status. |
| mbed_official | 157:90e3acc479a2 | 436 | The user should identify which mode will be used in his application to manage |
| mbed_official | 157:90e3acc479a2 | 437 | the DMA controller events: Polling mode or Interrupt mode. |
| mbed_official | 157:90e3acc479a2 | 438 | |
| mbed_official | 157:90e3acc479a2 | 439 | *** Polling Mode *** |
| mbed_official | 157:90e3acc479a2 | 440 | ==================== |
| mbed_official | 157:90e3acc479a2 | 441 | [..] Each DMA channel can be managed through 4 event Flags (y : DMA Controller |
| mbed_official | 157:90e3acc479a2 | 442 | number, x : DMA channel number): |
| mbed_official | 157:90e3acc479a2 | 443 | (#) DMAy_FLAG_TCx : to indicate that a Transfer Complete event occurred. |
| mbed_official | 157:90e3acc479a2 | 444 | (#) DMAy_FLAG_HTx : to indicate that a Half-Transfer Complete event occurred. |
| mbed_official | 157:90e3acc479a2 | 445 | (#) DMAy_FLAG_TEx : to indicate that a Transfer Error occurred. |
| mbed_official | 157:90e3acc479a2 | 446 | (#) DMAy_FLAG_GLx : to indicate that at least one of the events described |
| mbed_official | 157:90e3acc479a2 | 447 | above occurred. |
| mbed_official | 157:90e3acc479a2 | 448 | [..] |
| mbed_official | 157:90e3acc479a2 | 449 | (@) Clearing DMAy_FLAG_GLx results in clearing all other pending flags of the |
| mbed_official | 157:90e3acc479a2 | 450 | same channel (DMAy_FLAG_TCx, DMAy_FLAG_HTx and DMAy_FLAG_TEx). |
| mbed_official | 157:90e3acc479a2 | 451 | [..] In this Mode it is advised to use the following functions: |
| mbed_official | 157:90e3acc479a2 | 452 | (+) FlagStatus DMA_GetFlagStatus(uint32_t DMA_FLAG); |
| mbed_official | 157:90e3acc479a2 | 453 | (+) void DMA_ClearFlag(uint32_t DMA_FLAG); |
| mbed_official | 157:90e3acc479a2 | 454 | |
| mbed_official | 157:90e3acc479a2 | 455 | *** Interrupt Mode *** |
| mbed_official | 157:90e3acc479a2 | 456 | ====================== |
| mbed_official | 157:90e3acc479a2 | 457 | [..] Each DMA channel can be managed through 4 Interrupts: |
| mbed_official | 157:90e3acc479a2 | 458 | (+) Interrupt Source |
| mbed_official | 157:90e3acc479a2 | 459 | (##) DMA_IT_TC: specifies the interrupt source for the Transfer Complete |
| mbed_official | 157:90e3acc479a2 | 460 | event. |
| mbed_official | 157:90e3acc479a2 | 461 | (##) DMA_IT_HT: specifies the interrupt source for the Half-transfer Complete |
| mbed_official | 157:90e3acc479a2 | 462 | event. |
| mbed_official | 157:90e3acc479a2 | 463 | (##) DMA_IT_TE: specifies the interrupt source for the transfer errors event. |
| mbed_official | 157:90e3acc479a2 | 464 | (##) DMA_IT_GL: to indicate that at least one of the interrupts described |
| mbed_official | 157:90e3acc479a2 | 465 | above occurred. |
| mbed_official | 157:90e3acc479a2 | 466 | -@@- Clearing DMA_IT_GL interrupt results in clearing all other interrupts of |
| mbed_official | 157:90e3acc479a2 | 467 | the same channel (DMA_IT_TCx, DMA_IT_HT and DMA_IT_TE). |
| mbed_official | 157:90e3acc479a2 | 468 | [..] In this Mode it is advised to use the following functions: |
| mbed_official | 157:90e3acc479a2 | 469 | (+) void DMA_ITConfig(DMA_Channel_TypeDef* DMAy_Channelx, uint32_t DMA_IT, FunctionalState NewState); |
| mbed_official | 157:90e3acc479a2 | 470 | (+) ITStatus DMA_GetITStatus(uint32_t DMA_IT); |
| mbed_official | 157:90e3acc479a2 | 471 | (+) void DMA_ClearITPendingBit(uint32_t DMA_IT); |
| mbed_official | 157:90e3acc479a2 | 472 | |
| mbed_official | 157:90e3acc479a2 | 473 | @endverbatim |
| mbed_official | 157:90e3acc479a2 | 474 | * @{ |
| mbed_official | 157:90e3acc479a2 | 475 | */ |
| mbed_official | 157:90e3acc479a2 | 476 | |
| mbed_official | 157:90e3acc479a2 | 477 | /** |
| mbed_official | 157:90e3acc479a2 | 478 | * @brief Enables or disables the specified DMAy Channelx interrupts. |
| mbed_official | 157:90e3acc479a2 | 479 | * @param DMAy_Channelx: where y can be 1 or 2 to select the DMA and |
| mbed_official | 157:90e3acc479a2 | 480 | * x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel. |
| mbed_official | 157:90e3acc479a2 | 481 | * @param DMA_IT: specifies the DMA interrupts sources to be enabled |
| mbed_official | 157:90e3acc479a2 | 482 | * or disabled. |
| mbed_official | 157:90e3acc479a2 | 483 | * This parameter can be any combination of the following values: |
| mbed_official | 157:90e3acc479a2 | 484 | * @arg DMA_IT_TC: Transfer complete interrupt mask |
| mbed_official | 157:90e3acc479a2 | 485 | * @arg DMA_IT_HT: Half transfer interrupt mask |
| mbed_official | 157:90e3acc479a2 | 486 | * @arg DMA_IT_TE: Transfer error interrupt mask |
| mbed_official | 157:90e3acc479a2 | 487 | * @param NewState: new state of the specified DMA interrupts. |
| mbed_official | 157:90e3acc479a2 | 488 | * This parameter can be: ENABLE or DISABLE. |
| mbed_official | 157:90e3acc479a2 | 489 | * @retval None |
| mbed_official | 157:90e3acc479a2 | 490 | */ |
| mbed_official | 157:90e3acc479a2 | 491 | void DMA_ITConfig(DMA_Channel_TypeDef* DMAy_Channelx, uint32_t DMA_IT, FunctionalState NewState) |
| mbed_official | 157:90e3acc479a2 | 492 | { |
| mbed_official | 157:90e3acc479a2 | 493 | /* Check the parameters */ |
| mbed_official | 157:90e3acc479a2 | 494 | assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx)); |
| mbed_official | 157:90e3acc479a2 | 495 | assert_param(IS_DMA_CONFIG_IT(DMA_IT)); |
| mbed_official | 157:90e3acc479a2 | 496 | assert_param(IS_FUNCTIONAL_STATE(NewState)); |
| mbed_official | 157:90e3acc479a2 | 497 | |
| mbed_official | 157:90e3acc479a2 | 498 | if (NewState != DISABLE) |
| mbed_official | 157:90e3acc479a2 | 499 | { |
| mbed_official | 157:90e3acc479a2 | 500 | /* Enable the selected DMA interrupts */ |
| mbed_official | 157:90e3acc479a2 | 501 | DMAy_Channelx->CCR |= DMA_IT; |
| mbed_official | 157:90e3acc479a2 | 502 | } |
| mbed_official | 157:90e3acc479a2 | 503 | else |
| mbed_official | 157:90e3acc479a2 | 504 | { |
| mbed_official | 157:90e3acc479a2 | 505 | /* Disable the selected DMA interrupts */ |
| mbed_official | 157:90e3acc479a2 | 506 | DMAy_Channelx->CCR &= ~DMA_IT; |
| mbed_official | 157:90e3acc479a2 | 507 | } |
| mbed_official | 157:90e3acc479a2 | 508 | } |
| mbed_official | 157:90e3acc479a2 | 509 | |
| mbed_official | 157:90e3acc479a2 | 510 | /** |
| mbed_official | 157:90e3acc479a2 | 511 | * @brief Checks whether the specified DMAy Channelx flag is set or not. |
| mbed_official | 157:90e3acc479a2 | 512 | * @param DMAy_FLAG: specifies the flag to check. |
| mbed_official | 157:90e3acc479a2 | 513 | * This parameter can be one of the following values: |
| mbed_official | 157:90e3acc479a2 | 514 | * @arg DMA1_FLAG_GL1: DMA1 Channel1 global flag. |
| mbed_official | 157:90e3acc479a2 | 515 | * @arg DMA1_FLAG_TC1: DMA1 Channel1 transfer complete flag. |
| mbed_official | 157:90e3acc479a2 | 516 | * @arg DMA1_FLAG_HT1: DMA1 Channel1 half transfer flag. |
| mbed_official | 157:90e3acc479a2 | 517 | * @arg DMA1_FLAG_TE1: DMA1 Channel1 transfer error flag. |
| mbed_official | 157:90e3acc479a2 | 518 | * @arg DMA1_FLAG_GL2: DMA1 Channel2 global flag. |
| mbed_official | 157:90e3acc479a2 | 519 | * @arg DMA1_FLAG_TC2: DMA1 Channel2 transfer complete flag. |
| mbed_official | 157:90e3acc479a2 | 520 | * @arg DMA1_FLAG_HT2: DMA1 Channel2 half transfer flag. |
| mbed_official | 157:90e3acc479a2 | 521 | * @arg DMA1_FLAG_TE2: DMA1 Channel2 transfer error flag. |
| mbed_official | 157:90e3acc479a2 | 522 | * @arg DMA1_FLAG_GL3: DMA1 Channel3 global flag. |
| mbed_official | 157:90e3acc479a2 | 523 | * @arg DMA1_FLAG_TC3: DMA1 Channel3 transfer complete flag. |
| mbed_official | 157:90e3acc479a2 | 524 | * @arg DMA1_FLAG_HT3: DMA1 Channel3 half transfer flag. |
| mbed_official | 157:90e3acc479a2 | 525 | * @arg DMA1_FLAG_TE3: DMA1 Channel3 transfer error flag. |
| mbed_official | 157:90e3acc479a2 | 526 | * @arg DMA1_FLAG_GL4: DMA1 Channel4 global flag. |
| mbed_official | 157:90e3acc479a2 | 527 | * @arg DMA1_FLAG_TC4: DMA1 Channel4 transfer complete flag. |
| mbed_official | 157:90e3acc479a2 | 528 | * @arg DMA1_FLAG_HT4: DMA1 Channel4 half transfer flag. |
| mbed_official | 157:90e3acc479a2 | 529 | * @arg DMA1_FLAG_TE4: DMA1 Channel4 transfer error flag. |
| mbed_official | 157:90e3acc479a2 | 530 | * @arg DMA1_FLAG_GL5: DMA1 Channel5 global flag. |
| mbed_official | 157:90e3acc479a2 | 531 | * @arg DMA1_FLAG_TC5: DMA1 Channel5 transfer complete flag. |
| mbed_official | 157:90e3acc479a2 | 532 | * @arg DMA1_FLAG_HT5: DMA1 Channel5 half transfer flag. |
| mbed_official | 157:90e3acc479a2 | 533 | * @arg DMA1_FLAG_TE5: DMA1 Channel5 transfer error flag. |
| mbed_official | 157:90e3acc479a2 | 534 | * @arg DMA1_FLAG_GL6: DMA1 Channel6 global flag. |
| mbed_official | 157:90e3acc479a2 | 535 | * @arg DMA1_FLAG_TC6: DMA1 Channel6 transfer complete flag. |
| mbed_official | 157:90e3acc479a2 | 536 | * @arg DMA1_FLAG_HT6: DMA1 Channel6 half transfer flag. |
| mbed_official | 157:90e3acc479a2 | 537 | * @arg DMA1_FLAG_TE6: DMA1 Channel6 transfer error flag. |
| mbed_official | 157:90e3acc479a2 | 538 | * @arg DMA1_FLAG_GL7: DMA1 Channel7 global flag. |
| mbed_official | 157:90e3acc479a2 | 539 | * @arg DMA1_FLAG_TC7: DMA1 Channel7 transfer complete flag. |
| mbed_official | 157:90e3acc479a2 | 540 | * @arg DMA1_FLAG_HT7: DMA1 Channel7 half transfer flag. |
| mbed_official | 157:90e3acc479a2 | 541 | * @arg DMA1_FLAG_TE7: DMA1 Channel7 transfer error flag. |
| mbed_official | 157:90e3acc479a2 | 542 | * @arg DMA2_FLAG_GL1: DMA2 Channel1 global flag. |
| mbed_official | 157:90e3acc479a2 | 543 | * @arg DMA2_FLAG_TC1: DMA2 Channel1 transfer complete flag. |
| mbed_official | 157:90e3acc479a2 | 544 | * @arg DMA2_FLAG_HT1: DMA2 Channel1 half transfer flag. |
| mbed_official | 157:90e3acc479a2 | 545 | * @arg DMA2_FLAG_TE1: DMA2 Channel1 transfer error flag. |
| mbed_official | 157:90e3acc479a2 | 546 | * @arg DMA2_FLAG_GL2: DMA2 Channel2 global flag. |
| mbed_official | 157:90e3acc479a2 | 547 | * @arg DMA2_FLAG_TC2: DMA2 Channel2 transfer complete flag. |
| mbed_official | 157:90e3acc479a2 | 548 | * @arg DMA2_FLAG_HT2: DMA2 Channel2 half transfer flag. |
| mbed_official | 157:90e3acc479a2 | 549 | * @arg DMA2_FLAG_TE2: DMA2 Channel2 transfer error flag. |
| mbed_official | 157:90e3acc479a2 | 550 | * @arg DMA2_FLAG_GL3: DMA2 Channel3 global flag. |
| mbed_official | 157:90e3acc479a2 | 551 | * @arg DMA2_FLAG_TC3: DMA2 Channel3 transfer complete flag. |
| mbed_official | 157:90e3acc479a2 | 552 | * @arg DMA2_FLAG_HT3: DMA2 Channel3 half transfer flag. |
| mbed_official | 157:90e3acc479a2 | 553 | * @arg DMA2_FLAG_TE3: DMA2 Channel3 transfer error flag. |
| mbed_official | 157:90e3acc479a2 | 554 | * @arg DMA2_FLAG_GL4: DMA2 Channel4 global flag. |
| mbed_official | 157:90e3acc479a2 | 555 | * @arg DMA2_FLAG_TC4: DMA2 Channel4 transfer complete flag. |
| mbed_official | 157:90e3acc479a2 | 556 | * @arg DMA2_FLAG_HT4: DMA2 Channel4 half transfer flag. |
| mbed_official | 157:90e3acc479a2 | 557 | * @arg DMA2_FLAG_TE4: DMA2 Channel4 transfer error flag. |
| mbed_official | 157:90e3acc479a2 | 558 | * @arg DMA2_FLAG_GL5: DMA2 Channel5 global flag. |
| mbed_official | 157:90e3acc479a2 | 559 | * @arg DMA2_FLAG_TC5: DMA2 Channel5 transfer complete flag. |
| mbed_official | 157:90e3acc479a2 | 560 | * @arg DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag. |
| mbed_official | 157:90e3acc479a2 | 561 | * @arg DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag. |
| mbed_official | 157:90e3acc479a2 | 562 | * |
| mbed_official | 157:90e3acc479a2 | 563 | * @note |
| mbed_official | 157:90e3acc479a2 | 564 | * The Global flag (DMAy_FLAG_GLx) is set whenever any of the other flags |
| mbed_official | 157:90e3acc479a2 | 565 | * relative to the same channel is set (Transfer Complete, Half-transfer |
| mbed_official | 157:90e3acc479a2 | 566 | * Complete or Transfer Error flags: DMAy_FLAG_TCx, DMAy_FLAG_HTx or |
| mbed_official | 157:90e3acc479a2 | 567 | * DMAy_FLAG_TEx). |
| mbed_official | 157:90e3acc479a2 | 568 | * |
| mbed_official | 157:90e3acc479a2 | 569 | * @retval The new state of DMAy_FLAG (SET or RESET). |
| mbed_official | 157:90e3acc479a2 | 570 | */ |
| mbed_official | 157:90e3acc479a2 | 571 | FlagStatus DMA_GetFlagStatus(uint32_t DMAy_FLAG) |
| mbed_official | 157:90e3acc479a2 | 572 | { |
| mbed_official | 157:90e3acc479a2 | 573 | FlagStatus bitstatus = RESET; |
| mbed_official | 157:90e3acc479a2 | 574 | uint32_t tmpreg = 0; |
| mbed_official | 157:90e3acc479a2 | 575 | |
| mbed_official | 157:90e3acc479a2 | 576 | /* Check the parameters */ |
| mbed_official | 157:90e3acc479a2 | 577 | assert_param(IS_DMA_GET_FLAG(DMAy_FLAG)); |
| mbed_official | 157:90e3acc479a2 | 578 | |
| mbed_official | 157:90e3acc479a2 | 579 | /* Calculate the used DMAy */ |
| mbed_official | 157:90e3acc479a2 | 580 | if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET) |
| mbed_official | 157:90e3acc479a2 | 581 | { |
| mbed_official | 157:90e3acc479a2 | 582 | /* Get DMA2 ISR register value */ |
| mbed_official | 157:90e3acc479a2 | 583 | tmpreg = DMA2->ISR ; |
| mbed_official | 157:90e3acc479a2 | 584 | } |
| mbed_official | 157:90e3acc479a2 | 585 | else |
| mbed_official | 157:90e3acc479a2 | 586 | { |
| mbed_official | 157:90e3acc479a2 | 587 | /* Get DMA1 ISR register value */ |
| mbed_official | 157:90e3acc479a2 | 588 | tmpreg = DMA1->ISR ; |
| mbed_official | 157:90e3acc479a2 | 589 | } |
| mbed_official | 157:90e3acc479a2 | 590 | |
| mbed_official | 157:90e3acc479a2 | 591 | /* Check the status of the specified DMAy flag */ |
| mbed_official | 157:90e3acc479a2 | 592 | if ((tmpreg & DMAy_FLAG) != (uint32_t)RESET) |
| mbed_official | 157:90e3acc479a2 | 593 | { |
| mbed_official | 157:90e3acc479a2 | 594 | /* DMAy_FLAG is set */ |
| mbed_official | 157:90e3acc479a2 | 595 | bitstatus = SET; |
| mbed_official | 157:90e3acc479a2 | 596 | } |
| mbed_official | 157:90e3acc479a2 | 597 | else |
| mbed_official | 157:90e3acc479a2 | 598 | { |
| mbed_official | 157:90e3acc479a2 | 599 | /* DMAy_FLAG is reset */ |
| mbed_official | 157:90e3acc479a2 | 600 | bitstatus = RESET; |
| mbed_official | 157:90e3acc479a2 | 601 | } |
| mbed_official | 157:90e3acc479a2 | 602 | |
| mbed_official | 157:90e3acc479a2 | 603 | /* Return the DMAy_FLAG status */ |
| mbed_official | 157:90e3acc479a2 | 604 | return bitstatus; |
| mbed_official | 157:90e3acc479a2 | 605 | } |
| mbed_official | 157:90e3acc479a2 | 606 | |
| mbed_official | 157:90e3acc479a2 | 607 | /** |
| mbed_official | 157:90e3acc479a2 | 608 | * @brief Clears the DMAy Channelx's pending flags. |
| mbed_official | 157:90e3acc479a2 | 609 | * @param DMAy_FLAG: specifies the flag to clear. |
| mbed_official | 157:90e3acc479a2 | 610 | * This parameter can be any combination (for the same DMA) of the following values: |
| mbed_official | 157:90e3acc479a2 | 611 | * @arg DMA1_FLAG_GL1: DMA1 Channel1 global flag. |
| mbed_official | 157:90e3acc479a2 | 612 | * @arg DMA1_FLAG_TC1: DMA1 Channel1 transfer complete flag. |
| mbed_official | 157:90e3acc479a2 | 613 | * @arg DMA1_FLAG_HT1: DMA1 Channel1 half transfer flag. |
| mbed_official | 157:90e3acc479a2 | 614 | * @arg DMA1_FLAG_TE1: DMA1 Channel1 transfer error flag. |
| mbed_official | 157:90e3acc479a2 | 615 | * @arg DMA1_FLAG_GL2: DMA1 Channel2 global flag. |
| mbed_official | 157:90e3acc479a2 | 616 | * @arg DMA1_FLAG_TC2: DMA1 Channel2 transfer complete flag. |
| mbed_official | 157:90e3acc479a2 | 617 | * @arg DMA1_FLAG_HT2: DMA1 Channel2 half transfer flag. |
| mbed_official | 157:90e3acc479a2 | 618 | * @arg DMA1_FLAG_TE2: DMA1 Channel2 transfer error flag. |
| mbed_official | 157:90e3acc479a2 | 619 | * @arg DMA1_FLAG_GL3: DMA1 Channel3 global flag. |
| mbed_official | 157:90e3acc479a2 | 620 | * @arg DMA1_FLAG_TC3: DMA1 Channel3 transfer complete flag. |
| mbed_official | 157:90e3acc479a2 | 621 | * @arg DMA1_FLAG_HT3: DMA1 Channel3 half transfer flag. |
| mbed_official | 157:90e3acc479a2 | 622 | * @arg DMA1_FLAG_TE3: DMA1 Channel3 transfer error flag. |
| mbed_official | 157:90e3acc479a2 | 623 | * @arg DMA1_FLAG_GL4: DMA1 Channel4 global flag. |
| mbed_official | 157:90e3acc479a2 | 624 | * @arg DMA1_FLAG_TC4: DMA1 Channel4 transfer complete flag. |
| mbed_official | 157:90e3acc479a2 | 625 | * @arg DMA1_FLAG_HT4: DMA1 Channel4 half transfer flag. |
| mbed_official | 157:90e3acc479a2 | 626 | * @arg DMA1_FLAG_TE4: DMA1 Channel4 transfer error flag. |
| mbed_official | 157:90e3acc479a2 | 627 | * @arg DMA1_FLAG_GL5: DMA1 Channel5 global flag. |
| mbed_official | 157:90e3acc479a2 | 628 | * @arg DMA1_FLAG_TC5: DMA1 Channel5 transfer complete flag. |
| mbed_official | 157:90e3acc479a2 | 629 | * @arg DMA1_FLAG_HT5: DMA1 Channel5 half transfer flag. |
| mbed_official | 157:90e3acc479a2 | 630 | * @arg DMA1_FLAG_TE5: DMA1 Channel5 transfer error flag. |
| mbed_official | 157:90e3acc479a2 | 631 | * @arg DMA1_FLAG_GL6: DMA1 Channel6 global flag. |
| mbed_official | 157:90e3acc479a2 | 632 | * @arg DMA1_FLAG_TC6: DMA1 Channel6 transfer complete flag. |
| mbed_official | 157:90e3acc479a2 | 633 | * @arg DMA1_FLAG_HT6: DMA1 Channel6 half transfer flag. |
| mbed_official | 157:90e3acc479a2 | 634 | * @arg DMA1_FLAG_TE6: DMA1 Channel6 transfer error flag. |
| mbed_official | 157:90e3acc479a2 | 635 | * @arg DMA1_FLAG_GL7: DMA1 Channel7 global flag. |
| mbed_official | 157:90e3acc479a2 | 636 | * @arg DMA1_FLAG_TC7: DMA1 Channel7 transfer complete flag. |
| mbed_official | 157:90e3acc479a2 | 637 | * @arg DMA1_FLAG_HT7: DMA1 Channel7 half transfer flag. |
| mbed_official | 157:90e3acc479a2 | 638 | * @arg DMA1_FLAG_TE7: DMA1 Channel7 transfer error flag. |
| mbed_official | 157:90e3acc479a2 | 639 | * @arg DMA2_FLAG_GL1: DMA2 Channel1 global flag. |
| mbed_official | 157:90e3acc479a2 | 640 | * @arg DMA2_FLAG_TC1: DMA2 Channel1 transfer complete flag. |
| mbed_official | 157:90e3acc479a2 | 641 | * @arg DMA2_FLAG_HT1: DMA2 Channel1 half transfer flag. |
| mbed_official | 157:90e3acc479a2 | 642 | * @arg DMA2_FLAG_TE1: DMA2 Channel1 transfer error flag. |
| mbed_official | 157:90e3acc479a2 | 643 | * @arg DMA2_FLAG_GL2: DMA2 Channel2 global flag. |
| mbed_official | 157:90e3acc479a2 | 644 | * @arg DMA2_FLAG_TC2: DMA2 Channel2 transfer complete flag. |
| mbed_official | 157:90e3acc479a2 | 645 | * @arg DMA2_FLAG_HT2: DMA2 Channel2 half transfer flag. |
| mbed_official | 157:90e3acc479a2 | 646 | * @arg DMA2_FLAG_TE2: DMA2 Channel2 transfer error flag. |
| mbed_official | 157:90e3acc479a2 | 647 | * @arg DMA2_FLAG_GL3: DMA2 Channel3 global flag. |
| mbed_official | 157:90e3acc479a2 | 648 | * @arg DMA2_FLAG_TC3: DMA2 Channel3 transfer complete flag. |
| mbed_official | 157:90e3acc479a2 | 649 | * @arg DMA2_FLAG_HT3: DMA2 Channel3 half transfer flag. |
| mbed_official | 157:90e3acc479a2 | 650 | * @arg DMA2_FLAG_TE3: DMA2 Channel3 transfer error flag. |
| mbed_official | 157:90e3acc479a2 | 651 | * @arg DMA2_FLAG_GL4: DMA2 Channel4 global flag. |
| mbed_official | 157:90e3acc479a2 | 652 | * @arg DMA2_FLAG_TC4: DMA2 Channel4 transfer complete flag. |
| mbed_official | 157:90e3acc479a2 | 653 | * @arg DMA2_FLAG_HT4: DMA2 Channel4 half transfer flag. |
| mbed_official | 157:90e3acc479a2 | 654 | * @arg DMA2_FLAG_TE4: DMA2 Channel4 transfer error flag. |
| mbed_official | 157:90e3acc479a2 | 655 | * @arg DMA2_FLAG_GL5: DMA2 Channel5 global flag. |
| mbed_official | 157:90e3acc479a2 | 656 | * @arg DMA2_FLAG_TC5: DMA2 Channel5 transfer complete flag. |
| mbed_official | 157:90e3acc479a2 | 657 | * @arg DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag. |
| mbed_official | 157:90e3acc479a2 | 658 | * @arg DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag. |
| mbed_official | 157:90e3acc479a2 | 659 | * |
| mbed_official | 157:90e3acc479a2 | 660 | * @note |
| mbed_official | 157:90e3acc479a2 | 661 | * Clearing the Global flag (DMAy_FLAG_GLx) results in clearing all other flags |
| mbed_official | 157:90e3acc479a2 | 662 | * relative to the same channel (Transfer Complete, Half-transfer Complete and |
| mbed_official | 157:90e3acc479a2 | 663 | * Transfer Error flags: DMAy_FLAG_TCx, DMAy_FLAG_HTx and DMAy_FLAG_TEx). |
| mbed_official | 157:90e3acc479a2 | 664 | * |
| mbed_official | 157:90e3acc479a2 | 665 | * @retval None |
| mbed_official | 157:90e3acc479a2 | 666 | */ |
| mbed_official | 157:90e3acc479a2 | 667 | void DMA_ClearFlag(uint32_t DMAy_FLAG) |
| mbed_official | 157:90e3acc479a2 | 668 | { |
| mbed_official | 157:90e3acc479a2 | 669 | /* Check the parameters */ |
| mbed_official | 157:90e3acc479a2 | 670 | assert_param(IS_DMA_CLEAR_FLAG(DMAy_FLAG)); |
| mbed_official | 157:90e3acc479a2 | 671 | |
| mbed_official | 157:90e3acc479a2 | 672 | /* Calculate the used DMAy */ |
| mbed_official | 157:90e3acc479a2 | 673 | if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET) |
| mbed_official | 157:90e3acc479a2 | 674 | { |
| mbed_official | 157:90e3acc479a2 | 675 | /* Clear the selected DMAy flags */ |
| mbed_official | 157:90e3acc479a2 | 676 | DMA2->IFCR = DMAy_FLAG; |
| mbed_official | 157:90e3acc479a2 | 677 | } |
| mbed_official | 157:90e3acc479a2 | 678 | else |
| mbed_official | 157:90e3acc479a2 | 679 | { |
| mbed_official | 157:90e3acc479a2 | 680 | /* Clear the selected DMAy flags */ |
| mbed_official | 157:90e3acc479a2 | 681 | DMA1->IFCR = DMAy_FLAG; |
| mbed_official | 157:90e3acc479a2 | 682 | } |
| mbed_official | 157:90e3acc479a2 | 683 | } |
| mbed_official | 157:90e3acc479a2 | 684 | |
| mbed_official | 157:90e3acc479a2 | 685 | /** |
| mbed_official | 157:90e3acc479a2 | 686 | * @brief Checks whether the specified DMAy Channelx interrupt has occurred or not. |
| mbed_official | 157:90e3acc479a2 | 687 | * @param DMAy_IT: specifies the DMAy interrupt source to check. |
| mbed_official | 157:90e3acc479a2 | 688 | * This parameter can be one of the following values: |
| mbed_official | 157:90e3acc479a2 | 689 | * @arg DMA1_IT_GL1: DMA1 Channel1 global interrupt. |
| mbed_official | 157:90e3acc479a2 | 690 | * @arg DMA1_IT_TC1: DMA1 Channel1 transfer complete interrupt. |
| mbed_official | 157:90e3acc479a2 | 691 | * @arg DMA1_IT_HT1: DMA1 Channel1 half transfer interrupt. |
| mbed_official | 157:90e3acc479a2 | 692 | * @arg DMA1_IT_TE1: DMA1 Channel1 transfer error interrupt. |
| mbed_official | 157:90e3acc479a2 | 693 | * @arg DMA1_IT_GL2: DMA1 Channel2 global interrupt. |
| mbed_official | 157:90e3acc479a2 | 694 | * @arg DMA1_IT_TC2: DMA1 Channel2 transfer complete interrupt. |
| mbed_official | 157:90e3acc479a2 | 695 | * @arg DMA1_IT_HT2: DMA1 Channel2 half transfer interrupt. |
| mbed_official | 157:90e3acc479a2 | 696 | * @arg DMA1_IT_TE2: DMA1 Channel2 transfer error interrupt. |
| mbed_official | 157:90e3acc479a2 | 697 | * @arg DMA1_IT_GL3: DMA1 Channel3 global interrupt. |
| mbed_official | 157:90e3acc479a2 | 698 | * @arg DMA1_IT_TC3: DMA1 Channel3 transfer complete interrupt. |
| mbed_official | 157:90e3acc479a2 | 699 | * @arg DMA1_IT_HT3: DMA1 Channel3 half transfer interrupt. |
| mbed_official | 157:90e3acc479a2 | 700 | * @arg DMA1_IT_TE3: DMA1 Channel3 transfer error interrupt. |
| mbed_official | 157:90e3acc479a2 | 701 | * @arg DMA1_IT_GL4: DMA1 Channel4 global interrupt. |
| mbed_official | 157:90e3acc479a2 | 702 | * @arg DMA1_IT_TC4: DMA1 Channel4 transfer complete interrupt. |
| mbed_official | 157:90e3acc479a2 | 703 | * @arg DMA1_IT_HT4: DMA1 Channel4 half transfer interrupt. |
| mbed_official | 157:90e3acc479a2 | 704 | * @arg DMA1_IT_TE4: DMA1 Channel4 transfer error interrupt. |
| mbed_official | 157:90e3acc479a2 | 705 | * @arg DMA1_IT_GL5: DMA1 Channel5 global interrupt. |
| mbed_official | 157:90e3acc479a2 | 706 | * @arg DMA1_IT_TC5: DMA1 Channel5 transfer complete interrupt. |
| mbed_official | 157:90e3acc479a2 | 707 | * @arg DMA1_IT_HT5: DMA1 Channel5 half transfer interrupt. |
| mbed_official | 157:90e3acc479a2 | 708 | * @arg DMA1_IT_TE5: DMA1 Channel5 transfer error interrupt. |
| mbed_official | 157:90e3acc479a2 | 709 | * @arg DMA1_IT_GL6: DMA1 Channel6 global interrupt. |
| mbed_official | 157:90e3acc479a2 | 710 | * @arg DMA1_IT_TC6: DMA1 Channel6 transfer complete interrupt. |
| mbed_official | 157:90e3acc479a2 | 711 | * @arg DMA1_IT_HT6: DMA1 Channel6 half transfer interrupt. |
| mbed_official | 157:90e3acc479a2 | 712 | * @arg DMA1_IT_TE6: DMA1 Channel6 transfer error interrupt. |
| mbed_official | 157:90e3acc479a2 | 713 | * @arg DMA1_IT_GL7: DMA1 Channel7 global interrupt. |
| mbed_official | 157:90e3acc479a2 | 714 | * @arg DMA1_IT_TC7: DMA1 Channel7 transfer complete interrupt. |
| mbed_official | 157:90e3acc479a2 | 715 | * @arg DMA1_IT_HT7: DMA1 Channel7 half transfer interrupt. |
| mbed_official | 157:90e3acc479a2 | 716 | * @arg DMA1_IT_TE7: DMA1 Channel7 transfer error interrupt. |
| mbed_official | 157:90e3acc479a2 | 717 | * @arg DMA2_IT_GL1: DMA2 Channel1 global interrupt. |
| mbed_official | 157:90e3acc479a2 | 718 | * @arg DMA2_IT_TC1: DMA2 Channel1 transfer complete interrupt. |
| mbed_official | 157:90e3acc479a2 | 719 | * @arg DMA2_IT_HT1: DMA2 Channel1 half transfer interrupt. |
| mbed_official | 157:90e3acc479a2 | 720 | * @arg DMA2_IT_TE1: DMA2 Channel1 transfer error interrupt. |
| mbed_official | 157:90e3acc479a2 | 721 | * @arg DMA2_IT_GL2: DMA2 Channel2 global interrupt. |
| mbed_official | 157:90e3acc479a2 | 722 | * @arg DMA2_IT_TC2: DMA2 Channel2 transfer complete interrupt. |
| mbed_official | 157:90e3acc479a2 | 723 | * @arg DMA2_IT_HT2: DMA2 Channel2 half transfer interrupt. |
| mbed_official | 157:90e3acc479a2 | 724 | * @arg DMA2_IT_TE2: DMA2 Channel2 transfer error interrupt. |
| mbed_official | 157:90e3acc479a2 | 725 | * @arg DMA2_IT_GL3: DMA2 Channel3 global interrupt. |
| mbed_official | 157:90e3acc479a2 | 726 | * @arg DMA2_IT_TC3: DMA2 Channel3 transfer complete interrupt. |
| mbed_official | 157:90e3acc479a2 | 727 | * @arg DMA2_IT_HT3: DMA2 Channel3 half transfer interrupt. |
| mbed_official | 157:90e3acc479a2 | 728 | * @arg DMA2_IT_TE3: DMA2 Channel3 transfer error interrupt. |
| mbed_official | 157:90e3acc479a2 | 729 | * @arg DMA2_IT_GL4: DMA2 Channel4 global interrupt. |
| mbed_official | 157:90e3acc479a2 | 730 | * @arg DMA2_IT_TC4: DMA2 Channel4 transfer complete interrupt. |
| mbed_official | 157:90e3acc479a2 | 731 | * @arg DMA2_IT_HT4: DMA2 Channel4 half transfer interrupt. |
| mbed_official | 157:90e3acc479a2 | 732 | * @arg DMA2_IT_TE4: DMA2 Channel4 transfer error interrupt. |
| mbed_official | 157:90e3acc479a2 | 733 | * @arg DMA2_IT_GL5: DMA2 Channel5 global interrupt. |
| mbed_official | 157:90e3acc479a2 | 734 | * @arg DMA2_IT_TC5: DMA2 Channel5 transfer complete interrupt. |
| mbed_official | 157:90e3acc479a2 | 735 | * @arg DMA2_IT_HT5: DMA2 Channel5 half transfer interrupt. |
| mbed_official | 157:90e3acc479a2 | 736 | * @arg DMA2_IT_TE5: DMA2 Channel5 transfer error interrupt. |
| mbed_official | 157:90e3acc479a2 | 737 | * |
| mbed_official | 157:90e3acc479a2 | 738 | * @note |
| mbed_official | 157:90e3acc479a2 | 739 | * The Global interrupt (DMAy_FLAG_GLx) is set whenever any of the other |
| mbed_official | 157:90e3acc479a2 | 740 | * interrupts relative to the same channel is set (Transfer Complete, |
| mbed_official | 157:90e3acc479a2 | 741 | * Half-transfer Complete or Transfer Error interrupts: DMAy_IT_TCx, |
| mbed_official | 157:90e3acc479a2 | 742 | * DMAy_IT_HTx or DMAy_IT_TEx). |
| mbed_official | 157:90e3acc479a2 | 743 | * |
| mbed_official | 157:90e3acc479a2 | 744 | * @retval The new state of DMAy_IT (SET or RESET). |
| mbed_official | 157:90e3acc479a2 | 745 | */ |
| mbed_official | 157:90e3acc479a2 | 746 | ITStatus DMA_GetITStatus(uint32_t DMAy_IT) |
| mbed_official | 157:90e3acc479a2 | 747 | { |
| mbed_official | 157:90e3acc479a2 | 748 | ITStatus bitstatus = RESET; |
| mbed_official | 157:90e3acc479a2 | 749 | uint32_t tmpreg = 0; |
| mbed_official | 157:90e3acc479a2 | 750 | |
| mbed_official | 157:90e3acc479a2 | 751 | /* Check the parameters */ |
| mbed_official | 157:90e3acc479a2 | 752 | assert_param(IS_DMA_GET_IT(DMAy_IT)); |
| mbed_official | 157:90e3acc479a2 | 753 | |
| mbed_official | 157:90e3acc479a2 | 754 | /* Calculate the used DMA */ |
| mbed_official | 157:90e3acc479a2 | 755 | if ((DMAy_IT & FLAG_Mask) != (uint32_t)RESET) |
| mbed_official | 157:90e3acc479a2 | 756 | { |
| mbed_official | 157:90e3acc479a2 | 757 | /* Get DMA2 ISR register value */ |
| mbed_official | 157:90e3acc479a2 | 758 | tmpreg = DMA2->ISR; |
| mbed_official | 157:90e3acc479a2 | 759 | } |
| mbed_official | 157:90e3acc479a2 | 760 | else |
| mbed_official | 157:90e3acc479a2 | 761 | { |
| mbed_official | 157:90e3acc479a2 | 762 | /* Get DMA1 ISR register value */ |
| mbed_official | 157:90e3acc479a2 | 763 | tmpreg = DMA1->ISR; |
| mbed_official | 157:90e3acc479a2 | 764 | } |
| mbed_official | 157:90e3acc479a2 | 765 | |
| mbed_official | 157:90e3acc479a2 | 766 | /* Check the status of the specified DMAy interrupt */ |
| mbed_official | 157:90e3acc479a2 | 767 | if ((tmpreg & DMAy_IT) != (uint32_t)RESET) |
| mbed_official | 157:90e3acc479a2 | 768 | { |
| mbed_official | 157:90e3acc479a2 | 769 | /* DMAy_IT is set */ |
| mbed_official | 157:90e3acc479a2 | 770 | bitstatus = SET; |
| mbed_official | 157:90e3acc479a2 | 771 | } |
| mbed_official | 157:90e3acc479a2 | 772 | else |
| mbed_official | 157:90e3acc479a2 | 773 | { |
| mbed_official | 157:90e3acc479a2 | 774 | /* DMAy_IT is reset */ |
| mbed_official | 157:90e3acc479a2 | 775 | bitstatus = RESET; |
| mbed_official | 157:90e3acc479a2 | 776 | } |
| mbed_official | 157:90e3acc479a2 | 777 | /* Return the DMAy_IT status */ |
| mbed_official | 157:90e3acc479a2 | 778 | return bitstatus; |
| mbed_official | 157:90e3acc479a2 | 779 | } |
| mbed_official | 157:90e3acc479a2 | 780 | |
| mbed_official | 157:90e3acc479a2 | 781 | /** |
| mbed_official | 157:90e3acc479a2 | 782 | * @brief Clears the DMAy Channelx's interrupt pending bits. |
| mbed_official | 157:90e3acc479a2 | 783 | * @param DMAy_IT: specifies the DMAy interrupt pending bit to clear. |
| mbed_official | 157:90e3acc479a2 | 784 | * This parameter can be any combination (for the same DMA) of the following values: |
| mbed_official | 157:90e3acc479a2 | 785 | * @arg DMA1_IT_GL1: DMA1 Channel1 global interrupt. |
| mbed_official | 157:90e3acc479a2 | 786 | * @arg DMA1_IT_TC1: DMA1 Channel1 transfer complete interrupt. |
| mbed_official | 157:90e3acc479a2 | 787 | * @arg DMA1_IT_HT1: DMA1 Channel1 half transfer interrupt. |
| mbed_official | 157:90e3acc479a2 | 788 | * @arg DMA1_IT_TE1: DMA1 Channel1 transfer error interrupt. |
| mbed_official | 157:90e3acc479a2 | 789 | * @arg DMA1_IT_GL2: DMA1 Channel2 global interrupt. |
| mbed_official | 157:90e3acc479a2 | 790 | * @arg DMA1_IT_TC2: DMA1 Channel2 transfer complete interrupt. |
| mbed_official | 157:90e3acc479a2 | 791 | * @arg DMA1_IT_HT2: DMA1 Channel2 half transfer interrupt. |
| mbed_official | 157:90e3acc479a2 | 792 | * @arg DMA1_IT_TE2: DMA1 Channel2 transfer error interrupt. |
| mbed_official | 157:90e3acc479a2 | 793 | * @arg DMA1_IT_GL3: DMA1 Channel3 global interrupt. |
| mbed_official | 157:90e3acc479a2 | 794 | * @arg DMA1_IT_TC3: DMA1 Channel3 transfer complete interrupt. |
| mbed_official | 157:90e3acc479a2 | 795 | * @arg DMA1_IT_HT3: DMA1 Channel3 half transfer interrupt. |
| mbed_official | 157:90e3acc479a2 | 796 | * @arg DMA1_IT_TE3: DMA1 Channel3 transfer error interrupt. |
| mbed_official | 157:90e3acc479a2 | 797 | * @arg DMA1_IT_GL4: DMA1 Channel4 global interrupt. |
| mbed_official | 157:90e3acc479a2 | 798 | * @arg DMA1_IT_TC4: DMA1 Channel4 transfer complete interrupt. |
| mbed_official | 157:90e3acc479a2 | 799 | * @arg DMA1_IT_HT4: DMA1 Channel4 half transfer interrupt. |
| mbed_official | 157:90e3acc479a2 | 800 | * @arg DMA1_IT_TE4: DMA1 Channel4 transfer error interrupt. |
| mbed_official | 157:90e3acc479a2 | 801 | * @arg DMA1_IT_GL5: DMA1 Channel5 global interrupt. |
| mbed_official | 157:90e3acc479a2 | 802 | * @arg DMA1_IT_TC5: DMA1 Channel5 transfer complete interrupt. |
| mbed_official | 157:90e3acc479a2 | 803 | * @arg DMA1_IT_HT5: DMA1 Channel5 half transfer interrupt. |
| mbed_official | 157:90e3acc479a2 | 804 | * @arg DMA1_IT_TE5: DMA1 Channel5 transfer error interrupt. |
| mbed_official | 157:90e3acc479a2 | 805 | * @arg DMA1_IT_GL6: DMA1 Channel6 global interrupt. |
| mbed_official | 157:90e3acc479a2 | 806 | * @arg DMA1_IT_TC6: DMA1 Channel6 transfer complete interrupt. |
| mbed_official | 157:90e3acc479a2 | 807 | * @arg DMA1_IT_HT6: DMA1 Channel6 half transfer interrupt. |
| mbed_official | 157:90e3acc479a2 | 808 | * @arg DMA1_IT_TE6: DMA1 Channel6 transfer error interrupt. |
| mbed_official | 157:90e3acc479a2 | 809 | * @arg DMA1_IT_GL7: DMA1 Channel7 global interrupt. |
| mbed_official | 157:90e3acc479a2 | 810 | * @arg DMA1_IT_TC7: DMA1 Channel7 transfer complete interrupt. |
| mbed_official | 157:90e3acc479a2 | 811 | * @arg DMA1_IT_HT7: DMA1 Channel7 half transfer interrupt. |
| mbed_official | 157:90e3acc479a2 | 812 | * @arg DMA1_IT_TE7: DMA1 Channel7 transfer error interrupt. |
| mbed_official | 157:90e3acc479a2 | 813 | * @arg DMA2_IT_GL1: DMA2 Channel1 global interrupt. |
| mbed_official | 157:90e3acc479a2 | 814 | * @arg DMA2_IT_TC1: DMA2 Channel1 transfer complete interrupt. |
| mbed_official | 157:90e3acc479a2 | 815 | * @arg DMA2_IT_HT1: DMA2 Channel1 half transfer interrupt. |
| mbed_official | 157:90e3acc479a2 | 816 | * @arg DMA2_IT_TE1: DMA2 Channel1 transfer error interrupt. |
| mbed_official | 157:90e3acc479a2 | 817 | * @arg DMA2_IT_GL2: DMA2 Channel2 global interrupt. |
| mbed_official | 157:90e3acc479a2 | 818 | * @arg DMA2_IT_TC2: DMA2 Channel2 transfer complete interrupt. |
| mbed_official | 157:90e3acc479a2 | 819 | * @arg DMA2_IT_HT2: DMA2 Channel2 half transfer interrupt. |
| mbed_official | 157:90e3acc479a2 | 820 | * @arg DMA2_IT_TE2: DMA2 Channel2 transfer error interrupt. |
| mbed_official | 157:90e3acc479a2 | 821 | * @arg DMA2_IT_GL3: DMA2 Channel3 global interrupt. |
| mbed_official | 157:90e3acc479a2 | 822 | * @arg DMA2_IT_TC3: DMA2 Channel3 transfer complete interrupt. |
| mbed_official | 157:90e3acc479a2 | 823 | * @arg DMA2_IT_HT3: DMA2 Channel3 half transfer interrupt. |
| mbed_official | 157:90e3acc479a2 | 824 | * @arg DMA2_IT_TE3: DMA2 Channel3 transfer error interrupt. |
| mbed_official | 157:90e3acc479a2 | 825 | * @arg DMA2_IT_GL4: DMA2 Channel4 global interrupt. |
| mbed_official | 157:90e3acc479a2 | 826 | * @arg DMA2_IT_TC4: DMA2 Channel4 transfer complete interrupt. |
| mbed_official | 157:90e3acc479a2 | 827 | * @arg DMA2_IT_HT4: DMA2 Channel4 half transfer interrupt. |
| mbed_official | 157:90e3acc479a2 | 828 | * @arg DMA2_IT_TE4: DMA2 Channel4 transfer error interrupt. |
| mbed_official | 157:90e3acc479a2 | 829 | * @arg DMA2_IT_GL5: DMA2 Channel5 global interrupt. |
| mbed_official | 157:90e3acc479a2 | 830 | * @arg DMA2_IT_TC5: DMA2 Channel5 transfer complete interrupt. |
| mbed_official | 157:90e3acc479a2 | 831 | * @arg DMA2_IT_HT5: DMA2 Channel5 half transfer interrupt. |
| mbed_official | 157:90e3acc479a2 | 832 | * @arg DMA2_IT_TE5: DMA2 Channel5 transfer error interrupt. |
| mbed_official | 157:90e3acc479a2 | 833 | * |
| mbed_official | 157:90e3acc479a2 | 834 | * @note |
| mbed_official | 157:90e3acc479a2 | 835 | * Clearing the Global interrupt (DMAy_IT_GLx) results in clearing all other |
| mbed_official | 157:90e3acc479a2 | 836 | * interrupts relative to the same channel (Transfer Complete, Half-transfer |
| mbed_official | 157:90e3acc479a2 | 837 | * Complete and Transfer Error interrupts: DMAy_IT_TCx, DMAy_IT_HTx and |
| mbed_official | 157:90e3acc479a2 | 838 | * DMAy_IT_TEx). |
| mbed_official | 157:90e3acc479a2 | 839 | * |
| mbed_official | 157:90e3acc479a2 | 840 | * @retval None |
| mbed_official | 157:90e3acc479a2 | 841 | */ |
| mbed_official | 157:90e3acc479a2 | 842 | void DMA_ClearITPendingBit(uint32_t DMAy_IT) |
| mbed_official | 157:90e3acc479a2 | 843 | { |
| mbed_official | 157:90e3acc479a2 | 844 | /* Check the parameters */ |
| mbed_official | 157:90e3acc479a2 | 845 | assert_param(IS_DMA_CLEAR_IT(DMAy_IT)); |
| mbed_official | 157:90e3acc479a2 | 846 | |
| mbed_official | 157:90e3acc479a2 | 847 | /* Calculate the used DMAy */ |
| mbed_official | 157:90e3acc479a2 | 848 | if ((DMAy_IT & FLAG_Mask) != (uint32_t)RESET) |
| mbed_official | 157:90e3acc479a2 | 849 | { |
| mbed_official | 157:90e3acc479a2 | 850 | /* Clear the selected DMAy interrupt pending bits */ |
| mbed_official | 157:90e3acc479a2 | 851 | DMA2->IFCR = DMAy_IT; |
| mbed_official | 157:90e3acc479a2 | 852 | } |
| mbed_official | 157:90e3acc479a2 | 853 | else |
| mbed_official | 157:90e3acc479a2 | 854 | { |
| mbed_official | 157:90e3acc479a2 | 855 | /* Clear the selected DMAy interrupt pending bits */ |
| mbed_official | 157:90e3acc479a2 | 856 | DMA1->IFCR = DMAy_IT; |
| mbed_official | 157:90e3acc479a2 | 857 | } |
| mbed_official | 157:90e3acc479a2 | 858 | } |
| mbed_official | 157:90e3acc479a2 | 859 | |
| mbed_official | 157:90e3acc479a2 | 860 | /** |
| mbed_official | 157:90e3acc479a2 | 861 | * @} |
| mbed_official | 157:90e3acc479a2 | 862 | */ |
| mbed_official | 157:90e3acc479a2 | 863 | |
| mbed_official | 157:90e3acc479a2 | 864 | /** |
| mbed_official | 157:90e3acc479a2 | 865 | * @} |
| mbed_official | 157:90e3acc479a2 | 866 | */ |
| mbed_official | 157:90e3acc479a2 | 867 | |
| mbed_official | 157:90e3acc479a2 | 868 | /** |
| mbed_official | 157:90e3acc479a2 | 869 | * @} |
| mbed_official | 157:90e3acc479a2 | 870 | */ |
| mbed_official | 157:90e3acc479a2 | 871 | |
| mbed_official | 157:90e3acc479a2 | 872 | /** |
| mbed_official | 157:90e3acc479a2 | 873 | * @} |
| mbed_official | 157:90e3acc479a2 | 874 | */ |
| mbed_official | 157:90e3acc479a2 | 875 | |
| mbed_official | 157:90e3acc479a2 | 876 | /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ |