Sergey Solodunov / mbed-dev

Important changes to repositories hosted on mbed.com

Mbed hosted mercurial repositories are deprecated and are due to be permanently deleted in July 2026.

To keep a copy of this software download the repository Zip archive or clone locally using Mercurial.

It is also possible to export all your personal repositories from the account settings page.

Fork of mbed-dev by mbed official

targets/cmsis/TARGET_Silicon_Labs/TARGET_EFM32/TARGET_EFM32LG_STK3600/efm32lg_leuart.h@0:9b334a45a8ff, 2015-10-01 (annotated)

Committer:
bogdanm
Date:
Thu Oct 01 15:25:22 2015 +0300
Revision:
0:9b334a45a8ff
Child:
50:a417edff4437
Initial commit on mbed-dev



Replaces mbed-src (now inactive)

Who changed what in which revision?

UserRevisionLine numberNew contents of line
bogdanm 0:9b334a45a8ff 1 /**************************************************************************//**
bogdanm 0:9b334a45a8ff 2 * @file efm32lg_leuart.h
bogdanm 0:9b334a45a8ff 3 * @brief EFM32LG_LEUART register and bit field definitions
bogdanm 0:9b334a45a8ff 4 * @version 3.20.6
bogdanm 0:9b334a45a8ff 5 ******************************************************************************
bogdanm 0:9b334a45a8ff 6 * @section License
bogdanm 0:9b334a45a8ff 7 * <b>(C) Copyright 2014 Silicon Laboratories, Inc. http://www.silabs.com</b>
bogdanm 0:9b334a45a8ff 8 ******************************************************************************
bogdanm 0:9b334a45a8ff 9 *
bogdanm 0:9b334a45a8ff 10 * Permission is granted to anyone to use this software for any purpose,
bogdanm 0:9b334a45a8ff 11 * including commercial applications, and to alter it and redistribute it
bogdanm 0:9b334a45a8ff 12 * freely, subject to the following restrictions:
bogdanm 0:9b334a45a8ff 13 *
bogdanm 0:9b334a45a8ff 14 * 1. The origin of this software must not be misrepresented; you must not
bogdanm 0:9b334a45a8ff 15 * claim that you wrote the original software.@n
bogdanm 0:9b334a45a8ff 16 * 2. Altered source versions must be plainly marked as such, and must not be
bogdanm 0:9b334a45a8ff 17 * misrepresented as being the original software.@n
bogdanm 0:9b334a45a8ff 18 * 3. This notice may not be removed or altered from any source distribution.
bogdanm 0:9b334a45a8ff 19 *
bogdanm 0:9b334a45a8ff 20 * DISCLAIMER OF WARRANTY/LIMITATION OF REMEDIES: Silicon Laboratories, Inc.
bogdanm 0:9b334a45a8ff 21 * has no obligation to support this Software. Silicon Laboratories, Inc. is
bogdanm 0:9b334a45a8ff 22 * providing the Software "AS IS", with no express or implied warranties of any
bogdanm 0:9b334a45a8ff 23 * kind, including, but not limited to, any implied warranties of
bogdanm 0:9b334a45a8ff 24 * merchantability or fitness for any particular purpose or warranties against
bogdanm 0:9b334a45a8ff 25 * infringement of any proprietary rights of a third party.
bogdanm 0:9b334a45a8ff 26 *
bogdanm 0:9b334a45a8ff 27 * Silicon Laboratories, Inc. will not be liable for any consequential,
bogdanm 0:9b334a45a8ff 28 * incidental, or special damages, or any other relief, or for any claim by
bogdanm 0:9b334a45a8ff 29 * any third party, arising from your use of this Software.
bogdanm 0:9b334a45a8ff 30 *
bogdanm 0:9b334a45a8ff 31 *****************************************************************************/
bogdanm 0:9b334a45a8ff 32 /**************************************************************************//**
bogdanm 0:9b334a45a8ff 33 * @defgroup EFM32LG_LEUART
bogdanm 0:9b334a45a8ff 34 * @{
bogdanm 0:9b334a45a8ff 35 * @brief EFM32LG_LEUART Register Declaration
bogdanm 0:9b334a45a8ff 36 *****************************************************************************/
bogdanm 0:9b334a45a8ff 37 typedef struct
bogdanm 0:9b334a45a8ff 38 {
bogdanm 0:9b334a45a8ff 39 __IO uint32_t CTRL; /**< Control Register */
bogdanm 0:9b334a45a8ff 40 __IO uint32_t CMD; /**< Command Register */
bogdanm 0:9b334a45a8ff 41 __I uint32_t STATUS; /**< Status Register */
bogdanm 0:9b334a45a8ff 42 __IO uint32_t CLKDIV; /**< Clock Control Register */
bogdanm 0:9b334a45a8ff 43 __IO uint32_t STARTFRAME; /**< Start Frame Register */
bogdanm 0:9b334a45a8ff 44 __IO uint32_t SIGFRAME; /**< Signal Frame Register */
bogdanm 0:9b334a45a8ff 45 __I uint32_t RXDATAX; /**< Receive Buffer Data Extended Register */
bogdanm 0:9b334a45a8ff 46 __I uint32_t RXDATA; /**< Receive Buffer Data Register */
bogdanm 0:9b334a45a8ff 47 __I uint32_t RXDATAXP; /**< Receive Buffer Data Extended Peek Register */
bogdanm 0:9b334a45a8ff 48 __IO uint32_t TXDATAX; /**< Transmit Buffer Data Extended Register */
bogdanm 0:9b334a45a8ff 49 __IO uint32_t TXDATA; /**< Transmit Buffer Data Register */
bogdanm 0:9b334a45a8ff 50 __I uint32_t IF; /**< Interrupt Flag Register */
bogdanm 0:9b334a45a8ff 51 __IO uint32_t IFS; /**< Interrupt Flag Set Register */
bogdanm 0:9b334a45a8ff 52 __IO uint32_t IFC; /**< Interrupt Flag Clear Register */
bogdanm 0:9b334a45a8ff 53 __IO uint32_t IEN; /**< Interrupt Enable Register */
bogdanm 0:9b334a45a8ff 54 __IO uint32_t PULSECTRL; /**< Pulse Control Register */
bogdanm 0:9b334a45a8ff 55
bogdanm 0:9b334a45a8ff 56 __IO uint32_t FREEZE; /**< Freeze Register */
bogdanm 0:9b334a45a8ff 57 __I uint32_t SYNCBUSY; /**< Synchronization Busy Register */
bogdanm 0:9b334a45a8ff 58
bogdanm 0:9b334a45a8ff 59 uint32_t RESERVED0[3]; /**< Reserved for future use **/
bogdanm 0:9b334a45a8ff 60 __IO uint32_t ROUTE; /**< I/O Routing Register */
bogdanm 0:9b334a45a8ff 61 uint32_t RESERVED1[21]; /**< Reserved for future use **/
bogdanm 0:9b334a45a8ff 62 __IO uint32_t INPUT; /**< LEUART Input Register */
bogdanm 0:9b334a45a8ff 63 } LEUART_TypeDef; /** @} */
bogdanm 0:9b334a45a8ff 64
bogdanm 0:9b334a45a8ff 65 /**************************************************************************//**
bogdanm 0:9b334a45a8ff 66 * @defgroup EFM32LG_LEUART_BitFields
bogdanm 0:9b334a45a8ff 67 * @{
bogdanm 0:9b334a45a8ff 68 *****************************************************************************/
bogdanm 0:9b334a45a8ff 69
bogdanm 0:9b334a45a8ff 70 /* Bit fields for LEUART CTRL */
bogdanm 0:9b334a45a8ff 71 #define _LEUART_CTRL_RESETVALUE 0x00000000UL /**< Default value for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 72 #define _LEUART_CTRL_MASK 0x0000FFFFUL /**< Mask for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 73 #define LEUART_CTRL_AUTOTRI (0x1UL << 0) /**< Automatic Transmitter Tristate */
bogdanm 0:9b334a45a8ff 74 #define _LEUART_CTRL_AUTOTRI_SHIFT 0 /**< Shift value for LEUART_AUTOTRI */
bogdanm 0:9b334a45a8ff 75 #define _LEUART_CTRL_AUTOTRI_MASK 0x1UL /**< Bit mask for LEUART_AUTOTRI */
bogdanm 0:9b334a45a8ff 76 #define _LEUART_CTRL_AUTOTRI_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 77 #define LEUART_CTRL_AUTOTRI_DEFAULT (_LEUART_CTRL_AUTOTRI_DEFAULT << 0) /**< Shifted mode DEFAULT for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 78 #define LEUART_CTRL_DATABITS (0x1UL << 1) /**< Data-Bit Mode */
bogdanm 0:9b334a45a8ff 79 #define _LEUART_CTRL_DATABITS_SHIFT 1 /**< Shift value for LEUART_DATABITS */
bogdanm 0:9b334a45a8ff 80 #define _LEUART_CTRL_DATABITS_MASK 0x2UL /**< Bit mask for LEUART_DATABITS */
bogdanm 0:9b334a45a8ff 81 #define _LEUART_CTRL_DATABITS_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 82 #define _LEUART_CTRL_DATABITS_EIGHT 0x00000000UL /**< Mode EIGHT for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 83 #define _LEUART_CTRL_DATABITS_NINE 0x00000001UL /**< Mode NINE for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 84 #define LEUART_CTRL_DATABITS_DEFAULT (_LEUART_CTRL_DATABITS_DEFAULT << 1) /**< Shifted mode DEFAULT for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 85 #define LEUART_CTRL_DATABITS_EIGHT (_LEUART_CTRL_DATABITS_EIGHT << 1) /**< Shifted mode EIGHT for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 86 #define LEUART_CTRL_DATABITS_NINE (_LEUART_CTRL_DATABITS_NINE << 1) /**< Shifted mode NINE for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 87 #define _LEUART_CTRL_PARITY_SHIFT 2 /**< Shift value for LEUART_PARITY */
bogdanm 0:9b334a45a8ff 88 #define _LEUART_CTRL_PARITY_MASK 0xCUL /**< Bit mask for LEUART_PARITY */
bogdanm 0:9b334a45a8ff 89 #define _LEUART_CTRL_PARITY_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 90 #define _LEUART_CTRL_PARITY_NONE 0x00000000UL /**< Mode NONE for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 91 #define _LEUART_CTRL_PARITY_EVEN 0x00000002UL /**< Mode EVEN for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 92 #define _LEUART_CTRL_PARITY_ODD 0x00000003UL /**< Mode ODD for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 93 #define LEUART_CTRL_PARITY_DEFAULT (_LEUART_CTRL_PARITY_DEFAULT << 2) /**< Shifted mode DEFAULT for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 94 #define LEUART_CTRL_PARITY_NONE (_LEUART_CTRL_PARITY_NONE << 2) /**< Shifted mode NONE for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 95 #define LEUART_CTRL_PARITY_EVEN (_LEUART_CTRL_PARITY_EVEN << 2) /**< Shifted mode EVEN for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 96 #define LEUART_CTRL_PARITY_ODD (_LEUART_CTRL_PARITY_ODD << 2) /**< Shifted mode ODD for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 97 #define LEUART_CTRL_STOPBITS (0x1UL << 4) /**< Stop-Bit Mode */
bogdanm 0:9b334a45a8ff 98 #define _LEUART_CTRL_STOPBITS_SHIFT 4 /**< Shift value for LEUART_STOPBITS */
bogdanm 0:9b334a45a8ff 99 #define _LEUART_CTRL_STOPBITS_MASK 0x10UL /**< Bit mask for LEUART_STOPBITS */
bogdanm 0:9b334a45a8ff 100 #define _LEUART_CTRL_STOPBITS_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 101 #define _LEUART_CTRL_STOPBITS_ONE 0x00000000UL /**< Mode ONE for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 102 #define _LEUART_CTRL_STOPBITS_TWO 0x00000001UL /**< Mode TWO for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 103 #define LEUART_CTRL_STOPBITS_DEFAULT (_LEUART_CTRL_STOPBITS_DEFAULT << 4) /**< Shifted mode DEFAULT for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 104 #define LEUART_CTRL_STOPBITS_ONE (_LEUART_CTRL_STOPBITS_ONE << 4) /**< Shifted mode ONE for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 105 #define LEUART_CTRL_STOPBITS_TWO (_LEUART_CTRL_STOPBITS_TWO << 4) /**< Shifted mode TWO for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 106 #define LEUART_CTRL_INV (0x1UL << 5) /**< Invert Input And Output */
bogdanm 0:9b334a45a8ff 107 #define _LEUART_CTRL_INV_SHIFT 5 /**< Shift value for LEUART_INV */
bogdanm 0:9b334a45a8ff 108 #define _LEUART_CTRL_INV_MASK 0x20UL /**< Bit mask for LEUART_INV */
bogdanm 0:9b334a45a8ff 109 #define _LEUART_CTRL_INV_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 110 #define LEUART_CTRL_INV_DEFAULT (_LEUART_CTRL_INV_DEFAULT << 5) /**< Shifted mode DEFAULT for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 111 #define LEUART_CTRL_ERRSDMA (0x1UL << 6) /**< Clear RX DMA On Error */
bogdanm 0:9b334a45a8ff 112 #define _LEUART_CTRL_ERRSDMA_SHIFT 6 /**< Shift value for LEUART_ERRSDMA */
bogdanm 0:9b334a45a8ff 113 #define _LEUART_CTRL_ERRSDMA_MASK 0x40UL /**< Bit mask for LEUART_ERRSDMA */
bogdanm 0:9b334a45a8ff 114 #define _LEUART_CTRL_ERRSDMA_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 115 #define LEUART_CTRL_ERRSDMA_DEFAULT (_LEUART_CTRL_ERRSDMA_DEFAULT << 6) /**< Shifted mode DEFAULT for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 116 #define LEUART_CTRL_LOOPBK (0x1UL << 7) /**< Loopback Enable */
bogdanm 0:9b334a45a8ff 117 #define _LEUART_CTRL_LOOPBK_SHIFT 7 /**< Shift value for LEUART_LOOPBK */
bogdanm 0:9b334a45a8ff 118 #define _LEUART_CTRL_LOOPBK_MASK 0x80UL /**< Bit mask for LEUART_LOOPBK */
bogdanm 0:9b334a45a8ff 119 #define _LEUART_CTRL_LOOPBK_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 120 #define LEUART_CTRL_LOOPBK_DEFAULT (_LEUART_CTRL_LOOPBK_DEFAULT << 7) /**< Shifted mode DEFAULT for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 121 #define LEUART_CTRL_SFUBRX (0x1UL << 8) /**< Start-Frame UnBlock RX */
bogdanm 0:9b334a45a8ff 122 #define _LEUART_CTRL_SFUBRX_SHIFT 8 /**< Shift value for LEUART_SFUBRX */
bogdanm 0:9b334a45a8ff 123 #define _LEUART_CTRL_SFUBRX_MASK 0x100UL /**< Bit mask for LEUART_SFUBRX */
bogdanm 0:9b334a45a8ff 124 #define _LEUART_CTRL_SFUBRX_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 125 #define LEUART_CTRL_SFUBRX_DEFAULT (_LEUART_CTRL_SFUBRX_DEFAULT << 8) /**< Shifted mode DEFAULT for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 126 #define LEUART_CTRL_MPM (0x1UL << 9) /**< Multi-Processor Mode */
bogdanm 0:9b334a45a8ff 127 #define _LEUART_CTRL_MPM_SHIFT 9 /**< Shift value for LEUART_MPM */
bogdanm 0:9b334a45a8ff 128 #define _LEUART_CTRL_MPM_MASK 0x200UL /**< Bit mask for LEUART_MPM */
bogdanm 0:9b334a45a8ff 129 #define _LEUART_CTRL_MPM_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 130 #define LEUART_CTRL_MPM_DEFAULT (_LEUART_CTRL_MPM_DEFAULT << 9) /**< Shifted mode DEFAULT for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 131 #define LEUART_CTRL_MPAB (0x1UL << 10) /**< Multi-Processor Address-Bit */
bogdanm 0:9b334a45a8ff 132 #define _LEUART_CTRL_MPAB_SHIFT 10 /**< Shift value for LEUART_MPAB */
bogdanm 0:9b334a45a8ff 133 #define _LEUART_CTRL_MPAB_MASK 0x400UL /**< Bit mask for LEUART_MPAB */
bogdanm 0:9b334a45a8ff 134 #define _LEUART_CTRL_MPAB_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 135 #define LEUART_CTRL_MPAB_DEFAULT (_LEUART_CTRL_MPAB_DEFAULT << 10) /**< Shifted mode DEFAULT for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 136 #define LEUART_CTRL_BIT8DV (0x1UL << 11) /**< Bit 8 Default Value */
bogdanm 0:9b334a45a8ff 137 #define _LEUART_CTRL_BIT8DV_SHIFT 11 /**< Shift value for LEUART_BIT8DV */
bogdanm 0:9b334a45a8ff 138 #define _LEUART_CTRL_BIT8DV_MASK 0x800UL /**< Bit mask for LEUART_BIT8DV */
bogdanm 0:9b334a45a8ff 139 #define _LEUART_CTRL_BIT8DV_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 140 #define LEUART_CTRL_BIT8DV_DEFAULT (_LEUART_CTRL_BIT8DV_DEFAULT << 11) /**< Shifted mode DEFAULT for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 141 #define LEUART_CTRL_RXDMAWU (0x1UL << 12) /**< RX DMA Wakeup */
bogdanm 0:9b334a45a8ff 142 #define _LEUART_CTRL_RXDMAWU_SHIFT 12 /**< Shift value for LEUART_RXDMAWU */
bogdanm 0:9b334a45a8ff 143 #define _LEUART_CTRL_RXDMAWU_MASK 0x1000UL /**< Bit mask for LEUART_RXDMAWU */
bogdanm 0:9b334a45a8ff 144 #define _LEUART_CTRL_RXDMAWU_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 145 #define LEUART_CTRL_RXDMAWU_DEFAULT (_LEUART_CTRL_RXDMAWU_DEFAULT << 12) /**< Shifted mode DEFAULT for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 146 #define LEUART_CTRL_TXDMAWU (0x1UL << 13) /**< TX DMA Wakeup */
bogdanm 0:9b334a45a8ff 147 #define _LEUART_CTRL_TXDMAWU_SHIFT 13 /**< Shift value for LEUART_TXDMAWU */
bogdanm 0:9b334a45a8ff 148 #define _LEUART_CTRL_TXDMAWU_MASK 0x2000UL /**< Bit mask for LEUART_TXDMAWU */
bogdanm 0:9b334a45a8ff 149 #define _LEUART_CTRL_TXDMAWU_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 150 #define LEUART_CTRL_TXDMAWU_DEFAULT (_LEUART_CTRL_TXDMAWU_DEFAULT << 13) /**< Shifted mode DEFAULT for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 151 #define _LEUART_CTRL_TXDELAY_SHIFT 14 /**< Shift value for LEUART_TXDELAY */
bogdanm 0:9b334a45a8ff 152 #define _LEUART_CTRL_TXDELAY_MASK 0xC000UL /**< Bit mask for LEUART_TXDELAY */
bogdanm 0:9b334a45a8ff 153 #define _LEUART_CTRL_TXDELAY_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 154 #define _LEUART_CTRL_TXDELAY_NONE 0x00000000UL /**< Mode NONE for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 155 #define _LEUART_CTRL_TXDELAY_SINGLE 0x00000001UL /**< Mode SINGLE for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 156 #define _LEUART_CTRL_TXDELAY_DOUBLE 0x00000002UL /**< Mode DOUBLE for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 157 #define _LEUART_CTRL_TXDELAY_TRIPLE 0x00000003UL /**< Mode TRIPLE for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 158 #define LEUART_CTRL_TXDELAY_DEFAULT (_LEUART_CTRL_TXDELAY_DEFAULT << 14) /**< Shifted mode DEFAULT for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 159 #define LEUART_CTRL_TXDELAY_NONE (_LEUART_CTRL_TXDELAY_NONE << 14) /**< Shifted mode NONE for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 160 #define LEUART_CTRL_TXDELAY_SINGLE (_LEUART_CTRL_TXDELAY_SINGLE << 14) /**< Shifted mode SINGLE for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 161 #define LEUART_CTRL_TXDELAY_DOUBLE (_LEUART_CTRL_TXDELAY_DOUBLE << 14) /**< Shifted mode DOUBLE for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 162 #define LEUART_CTRL_TXDELAY_TRIPLE (_LEUART_CTRL_TXDELAY_TRIPLE << 14) /**< Shifted mode TRIPLE for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 163
bogdanm 0:9b334a45a8ff 164 /* Bit fields for LEUART CMD */
bogdanm 0:9b334a45a8ff 165 #define _LEUART_CMD_RESETVALUE 0x00000000UL /**< Default value for LEUART_CMD */
bogdanm 0:9b334a45a8ff 166 #define _LEUART_CMD_MASK 0x000000FFUL /**< Mask for LEUART_CMD */
bogdanm 0:9b334a45a8ff 167 #define LEUART_CMD_RXEN (0x1UL << 0) /**< Receiver Enable */
bogdanm 0:9b334a45a8ff 168 #define _LEUART_CMD_RXEN_SHIFT 0 /**< Shift value for LEUART_RXEN */
bogdanm 0:9b334a45a8ff 169 #define _LEUART_CMD_RXEN_MASK 0x1UL /**< Bit mask for LEUART_RXEN */
bogdanm 0:9b334a45a8ff 170 #define _LEUART_CMD_RXEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_CMD */
bogdanm 0:9b334a45a8ff 171 #define LEUART_CMD_RXEN_DEFAULT (_LEUART_CMD_RXEN_DEFAULT << 0) /**< Shifted mode DEFAULT for LEUART_CMD */
bogdanm 0:9b334a45a8ff 172 #define LEUART_CMD_RXDIS (0x1UL << 1) /**< Receiver Disable */
bogdanm 0:9b334a45a8ff 173 #define _LEUART_CMD_RXDIS_SHIFT 1 /**< Shift value for LEUART_RXDIS */
bogdanm 0:9b334a45a8ff 174 #define _LEUART_CMD_RXDIS_MASK 0x2UL /**< Bit mask for LEUART_RXDIS */
bogdanm 0:9b334a45a8ff 175 #define _LEUART_CMD_RXDIS_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_CMD */
bogdanm 0:9b334a45a8ff 176 #define LEUART_CMD_RXDIS_DEFAULT (_LEUART_CMD_RXDIS_DEFAULT << 1) /**< Shifted mode DEFAULT for LEUART_CMD */
bogdanm 0:9b334a45a8ff 177 #define LEUART_CMD_TXEN (0x1UL << 2) /**< Transmitter Enable */
bogdanm 0:9b334a45a8ff 178 #define _LEUART_CMD_TXEN_SHIFT 2 /**< Shift value for LEUART_TXEN */
bogdanm 0:9b334a45a8ff 179 #define _LEUART_CMD_TXEN_MASK 0x4UL /**< Bit mask for LEUART_TXEN */
bogdanm 0:9b334a45a8ff 180 #define _LEUART_CMD_TXEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_CMD */
bogdanm 0:9b334a45a8ff 181 #define LEUART_CMD_TXEN_DEFAULT (_LEUART_CMD_TXEN_DEFAULT << 2) /**< Shifted mode DEFAULT for LEUART_CMD */
bogdanm 0:9b334a45a8ff 182 #define LEUART_CMD_TXDIS (0x1UL << 3) /**< Transmitter Disable */
bogdanm 0:9b334a45a8ff 183 #define _LEUART_CMD_TXDIS_SHIFT 3 /**< Shift value for LEUART_TXDIS */
bogdanm 0:9b334a45a8ff 184 #define _LEUART_CMD_TXDIS_MASK 0x8UL /**< Bit mask for LEUART_TXDIS */
bogdanm 0:9b334a45a8ff 185 #define _LEUART_CMD_TXDIS_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_CMD */
bogdanm 0:9b334a45a8ff 186 #define LEUART_CMD_TXDIS_DEFAULT (_LEUART_CMD_TXDIS_DEFAULT << 3) /**< Shifted mode DEFAULT for LEUART_CMD */
bogdanm 0:9b334a45a8ff 187 #define LEUART_CMD_RXBLOCKEN (0x1UL << 4) /**< Receiver Block Enable */
bogdanm 0:9b334a45a8ff 188 #define _LEUART_CMD_RXBLOCKEN_SHIFT 4 /**< Shift value for LEUART_RXBLOCKEN */
bogdanm 0:9b334a45a8ff 189 #define _LEUART_CMD_RXBLOCKEN_MASK 0x10UL /**< Bit mask for LEUART_RXBLOCKEN */
bogdanm 0:9b334a45a8ff 190 #define _LEUART_CMD_RXBLOCKEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_CMD */
bogdanm 0:9b334a45a8ff 191 #define LEUART_CMD_RXBLOCKEN_DEFAULT (_LEUART_CMD_RXBLOCKEN_DEFAULT << 4) /**< Shifted mode DEFAULT for LEUART_CMD */
bogdanm 0:9b334a45a8ff 192 #define LEUART_CMD_RXBLOCKDIS (0x1UL << 5) /**< Receiver Block Disable */
bogdanm 0:9b334a45a8ff 193 #define _LEUART_CMD_RXBLOCKDIS_SHIFT 5 /**< Shift value for LEUART_RXBLOCKDIS */
bogdanm 0:9b334a45a8ff 194 #define _LEUART_CMD_RXBLOCKDIS_MASK 0x20UL /**< Bit mask for LEUART_RXBLOCKDIS */
bogdanm 0:9b334a45a8ff 195 #define _LEUART_CMD_RXBLOCKDIS_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_CMD */
bogdanm 0:9b334a45a8ff 196 #define LEUART_CMD_RXBLOCKDIS_DEFAULT (_LEUART_CMD_RXBLOCKDIS_DEFAULT << 5) /**< Shifted mode DEFAULT for LEUART_CMD */
bogdanm 0:9b334a45a8ff 197 #define LEUART_CMD_CLEARTX (0x1UL << 6) /**< Clear TX */
bogdanm 0:9b334a45a8ff 198 #define _LEUART_CMD_CLEARTX_SHIFT 6 /**< Shift value for LEUART_CLEARTX */
bogdanm 0:9b334a45a8ff 199 #define _LEUART_CMD_CLEARTX_MASK 0x40UL /**< Bit mask for LEUART_CLEARTX */
bogdanm 0:9b334a45a8ff 200 #define _LEUART_CMD_CLEARTX_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_CMD */
bogdanm 0:9b334a45a8ff 201 #define LEUART_CMD_CLEARTX_DEFAULT (_LEUART_CMD_CLEARTX_DEFAULT << 6) /**< Shifted mode DEFAULT for LEUART_CMD */
bogdanm 0:9b334a45a8ff 202 #define LEUART_CMD_CLEARRX (0x1UL << 7) /**< Clear RX */
bogdanm 0:9b334a45a8ff 203 #define _LEUART_CMD_CLEARRX_SHIFT 7 /**< Shift value for LEUART_CLEARRX */
bogdanm 0:9b334a45a8ff 204 #define _LEUART_CMD_CLEARRX_MASK 0x80UL /**< Bit mask for LEUART_CLEARRX */
bogdanm 0:9b334a45a8ff 205 #define _LEUART_CMD_CLEARRX_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_CMD */
bogdanm 0:9b334a45a8ff 206 #define LEUART_CMD_CLEARRX_DEFAULT (_LEUART_CMD_CLEARRX_DEFAULT << 7) /**< Shifted mode DEFAULT for LEUART_CMD */
bogdanm 0:9b334a45a8ff 207
bogdanm 0:9b334a45a8ff 208 /* Bit fields for LEUART STATUS */
bogdanm 0:9b334a45a8ff 209 #define _LEUART_STATUS_RESETVALUE 0x00000010UL /**< Default value for LEUART_STATUS */
bogdanm 0:9b334a45a8ff 210 #define _LEUART_STATUS_MASK 0x0000003FUL /**< Mask for LEUART_STATUS */
bogdanm 0:9b334a45a8ff 211 #define LEUART_STATUS_RXENS (0x1UL << 0) /**< Receiver Enable Status */
bogdanm 0:9b334a45a8ff 212 #define _LEUART_STATUS_RXENS_SHIFT 0 /**< Shift value for LEUART_RXENS */
bogdanm 0:9b334a45a8ff 213 #define _LEUART_STATUS_RXENS_MASK 0x1UL /**< Bit mask for LEUART_RXENS */
bogdanm 0:9b334a45a8ff 214 #define _LEUART_STATUS_RXENS_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_STATUS */
bogdanm 0:9b334a45a8ff 215 #define LEUART_STATUS_RXENS_DEFAULT (_LEUART_STATUS_RXENS_DEFAULT << 0) /**< Shifted mode DEFAULT for LEUART_STATUS */
bogdanm 0:9b334a45a8ff 216 #define LEUART_STATUS_TXENS (0x1UL << 1) /**< Transmitter Enable Status */
bogdanm 0:9b334a45a8ff 217 #define _LEUART_STATUS_TXENS_SHIFT 1 /**< Shift value for LEUART_TXENS */
bogdanm 0:9b334a45a8ff 218 #define _LEUART_STATUS_TXENS_MASK 0x2UL /**< Bit mask for LEUART_TXENS */
bogdanm 0:9b334a45a8ff 219 #define _LEUART_STATUS_TXENS_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_STATUS */
bogdanm 0:9b334a45a8ff 220 #define LEUART_STATUS_TXENS_DEFAULT (_LEUART_STATUS_TXENS_DEFAULT << 1) /**< Shifted mode DEFAULT for LEUART_STATUS */
bogdanm 0:9b334a45a8ff 221 #define LEUART_STATUS_RXBLOCK (0x1UL << 2) /**< Block Incoming Data */
bogdanm 0:9b334a45a8ff 222 #define _LEUART_STATUS_RXBLOCK_SHIFT 2 /**< Shift value for LEUART_RXBLOCK */
bogdanm 0:9b334a45a8ff 223 #define _LEUART_STATUS_RXBLOCK_MASK 0x4UL /**< Bit mask for LEUART_RXBLOCK */
bogdanm 0:9b334a45a8ff 224 #define _LEUART_STATUS_RXBLOCK_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_STATUS */
bogdanm 0:9b334a45a8ff 225 #define LEUART_STATUS_RXBLOCK_DEFAULT (_LEUART_STATUS_RXBLOCK_DEFAULT << 2) /**< Shifted mode DEFAULT for LEUART_STATUS */
bogdanm 0:9b334a45a8ff 226 #define LEUART_STATUS_TXC (0x1UL << 3) /**< TX Complete */
bogdanm 0:9b334a45a8ff 227 #define _LEUART_STATUS_TXC_SHIFT 3 /**< Shift value for LEUART_TXC */
bogdanm 0:9b334a45a8ff 228 #define _LEUART_STATUS_TXC_MASK 0x8UL /**< Bit mask for LEUART_TXC */
bogdanm 0:9b334a45a8ff 229 #define _LEUART_STATUS_TXC_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_STATUS */
bogdanm 0:9b334a45a8ff 230 #define LEUART_STATUS_TXC_DEFAULT (_LEUART_STATUS_TXC_DEFAULT << 3) /**< Shifted mode DEFAULT for LEUART_STATUS */
bogdanm 0:9b334a45a8ff 231 #define LEUART_STATUS_TXBL (0x1UL << 4) /**< TX Buffer Level */
bogdanm 0:9b334a45a8ff 232 #define _LEUART_STATUS_TXBL_SHIFT 4 /**< Shift value for LEUART_TXBL */
bogdanm 0:9b334a45a8ff 233 #define _LEUART_STATUS_TXBL_MASK 0x10UL /**< Bit mask for LEUART_TXBL */
bogdanm 0:9b334a45a8ff 234 #define _LEUART_STATUS_TXBL_DEFAULT 0x00000001UL /**< Mode DEFAULT for LEUART_STATUS */
bogdanm 0:9b334a45a8ff 235 #define LEUART_STATUS_TXBL_DEFAULT (_LEUART_STATUS_TXBL_DEFAULT << 4) /**< Shifted mode DEFAULT for LEUART_STATUS */
bogdanm 0:9b334a45a8ff 236 #define LEUART_STATUS_RXDATAV (0x1UL << 5) /**< RX Data Valid */
bogdanm 0:9b334a45a8ff 237 #define _LEUART_STATUS_RXDATAV_SHIFT 5 /**< Shift value for LEUART_RXDATAV */
bogdanm 0:9b334a45a8ff 238 #define _LEUART_STATUS_RXDATAV_MASK 0x20UL /**< Bit mask for LEUART_RXDATAV */
bogdanm 0:9b334a45a8ff 239 #define _LEUART_STATUS_RXDATAV_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_STATUS */
bogdanm 0:9b334a45a8ff 240 #define LEUART_STATUS_RXDATAV_DEFAULT (_LEUART_STATUS_RXDATAV_DEFAULT << 5) /**< Shifted mode DEFAULT for LEUART_STATUS */
bogdanm 0:9b334a45a8ff 241
bogdanm 0:9b334a45a8ff 242 /* Bit fields for LEUART CLKDIV */
bogdanm 0:9b334a45a8ff 243 #define _LEUART_CLKDIV_RESETVALUE 0x00000000UL /**< Default value for LEUART_CLKDIV */
bogdanm 0:9b334a45a8ff 244 #define _LEUART_CLKDIV_MASK 0x00007FF8UL /**< Mask for LEUART_CLKDIV */
bogdanm 0:9b334a45a8ff 245 #define _LEUART_CLKDIV_DIV_SHIFT 3 /**< Shift value for LEUART_DIV */
bogdanm 0:9b334a45a8ff 246 #define _LEUART_CLKDIV_DIV_MASK 0x7FF8UL /**< Bit mask for LEUART_DIV */
bogdanm 0:9b334a45a8ff 247 #define _LEUART_CLKDIV_DIV_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_CLKDIV */
bogdanm 0:9b334a45a8ff 248 #define LEUART_CLKDIV_DIV_DEFAULT (_LEUART_CLKDIV_DIV_DEFAULT << 3) /**< Shifted mode DEFAULT for LEUART_CLKDIV */
bogdanm 0:9b334a45a8ff 249
bogdanm 0:9b334a45a8ff 250 /* Bit fields for LEUART STARTFRAME */
bogdanm 0:9b334a45a8ff 251 #define _LEUART_STARTFRAME_RESETVALUE 0x00000000UL /**< Default value for LEUART_STARTFRAME */
bogdanm 0:9b334a45a8ff 252 #define _LEUART_STARTFRAME_MASK 0x000001FFUL /**< Mask for LEUART_STARTFRAME */
bogdanm 0:9b334a45a8ff 253 #define _LEUART_STARTFRAME_STARTFRAME_SHIFT 0 /**< Shift value for LEUART_STARTFRAME */
bogdanm 0:9b334a45a8ff 254 #define _LEUART_STARTFRAME_STARTFRAME_MASK 0x1FFUL /**< Bit mask for LEUART_STARTFRAME */
bogdanm 0:9b334a45a8ff 255 #define _LEUART_STARTFRAME_STARTFRAME_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_STARTFRAME */
bogdanm 0:9b334a45a8ff 256 #define LEUART_STARTFRAME_STARTFRAME_DEFAULT (_LEUART_STARTFRAME_STARTFRAME_DEFAULT << 0) /**< Shifted mode DEFAULT for LEUART_STARTFRAME */
bogdanm 0:9b334a45a8ff 257
bogdanm 0:9b334a45a8ff 258 /* Bit fields for LEUART SIGFRAME */
bogdanm 0:9b334a45a8ff 259 #define _LEUART_SIGFRAME_RESETVALUE 0x00000000UL /**< Default value for LEUART_SIGFRAME */
bogdanm 0:9b334a45a8ff 260 #define _LEUART_SIGFRAME_MASK 0x000001FFUL /**< Mask for LEUART_SIGFRAME */
bogdanm 0:9b334a45a8ff 261 #define _LEUART_SIGFRAME_SIGFRAME_SHIFT 0 /**< Shift value for LEUART_SIGFRAME */
bogdanm 0:9b334a45a8ff 262 #define _LEUART_SIGFRAME_SIGFRAME_MASK 0x1FFUL /**< Bit mask for LEUART_SIGFRAME */
bogdanm 0:9b334a45a8ff 263 #define _LEUART_SIGFRAME_SIGFRAME_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_SIGFRAME */
bogdanm 0:9b334a45a8ff 264 #define LEUART_SIGFRAME_SIGFRAME_DEFAULT (_LEUART_SIGFRAME_SIGFRAME_DEFAULT << 0) /**< Shifted mode DEFAULT for LEUART_SIGFRAME */
bogdanm 0:9b334a45a8ff 265
bogdanm 0:9b334a45a8ff 266 /* Bit fields for LEUART RXDATAX */
bogdanm 0:9b334a45a8ff 267 #define _LEUART_RXDATAX_RESETVALUE 0x00000000UL /**< Default value for LEUART_RXDATAX */
bogdanm 0:9b334a45a8ff 268 #define _LEUART_RXDATAX_MASK 0x0000C1FFUL /**< Mask for LEUART_RXDATAX */
bogdanm 0:9b334a45a8ff 269 #define _LEUART_RXDATAX_RXDATA_SHIFT 0 /**< Shift value for LEUART_RXDATA */
bogdanm 0:9b334a45a8ff 270 #define _LEUART_RXDATAX_RXDATA_MASK 0x1FFUL /**< Bit mask for LEUART_RXDATA */
bogdanm 0:9b334a45a8ff 271 #define _LEUART_RXDATAX_RXDATA_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_RXDATAX */
bogdanm 0:9b334a45a8ff 272 #define LEUART_RXDATAX_RXDATA_DEFAULT (_LEUART_RXDATAX_RXDATA_DEFAULT << 0) /**< Shifted mode DEFAULT for LEUART_RXDATAX */
bogdanm 0:9b334a45a8ff 273 #define LEUART_RXDATAX_PERR (0x1UL << 14) /**< Receive Data Parity Error */
bogdanm 0:9b334a45a8ff 274 #define _LEUART_RXDATAX_PERR_SHIFT 14 /**< Shift value for LEUART_PERR */
bogdanm 0:9b334a45a8ff 275 #define _LEUART_RXDATAX_PERR_MASK 0x4000UL /**< Bit mask for LEUART_PERR */
bogdanm 0:9b334a45a8ff 276 #define _LEUART_RXDATAX_PERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_RXDATAX */
bogdanm 0:9b334a45a8ff 277 #define LEUART_RXDATAX_PERR_DEFAULT (_LEUART_RXDATAX_PERR_DEFAULT << 14) /**< Shifted mode DEFAULT for LEUART_RXDATAX */
bogdanm 0:9b334a45a8ff 278 #define LEUART_RXDATAX_FERR (0x1UL << 15) /**< Receive Data Framing Error */
bogdanm 0:9b334a45a8ff 279 #define _LEUART_RXDATAX_FERR_SHIFT 15 /**< Shift value for LEUART_FERR */
bogdanm 0:9b334a45a8ff 280 #define _LEUART_RXDATAX_FERR_MASK 0x8000UL /**< Bit mask for LEUART_FERR */
bogdanm 0:9b334a45a8ff 281 #define _LEUART_RXDATAX_FERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_RXDATAX */
bogdanm 0:9b334a45a8ff 282 #define LEUART_RXDATAX_FERR_DEFAULT (_LEUART_RXDATAX_FERR_DEFAULT << 15) /**< Shifted mode DEFAULT for LEUART_RXDATAX */
bogdanm 0:9b334a45a8ff 283
bogdanm 0:9b334a45a8ff 284 /* Bit fields for LEUART RXDATA */
bogdanm 0:9b334a45a8ff 285 #define _LEUART_RXDATA_RESETVALUE 0x00000000UL /**< Default value for LEUART_RXDATA */
bogdanm 0:9b334a45a8ff 286 #define _LEUART_RXDATA_MASK 0x000000FFUL /**< Mask for LEUART_RXDATA */
bogdanm 0:9b334a45a8ff 287 #define _LEUART_RXDATA_RXDATA_SHIFT 0 /**< Shift value for LEUART_RXDATA */
bogdanm 0:9b334a45a8ff 288 #define _LEUART_RXDATA_RXDATA_MASK 0xFFUL /**< Bit mask for LEUART_RXDATA */
bogdanm 0:9b334a45a8ff 289 #define _LEUART_RXDATA_RXDATA_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_RXDATA */
bogdanm 0:9b334a45a8ff 290 #define LEUART_RXDATA_RXDATA_DEFAULT (_LEUART_RXDATA_RXDATA_DEFAULT << 0) /**< Shifted mode DEFAULT for LEUART_RXDATA */
bogdanm 0:9b334a45a8ff 291
bogdanm 0:9b334a45a8ff 292 /* Bit fields for LEUART RXDATAXP */
bogdanm 0:9b334a45a8ff 293 #define _LEUART_RXDATAXP_RESETVALUE 0x00000000UL /**< Default value for LEUART_RXDATAXP */
bogdanm 0:9b334a45a8ff 294 #define _LEUART_RXDATAXP_MASK 0x0000C1FFUL /**< Mask for LEUART_RXDATAXP */
bogdanm 0:9b334a45a8ff 295 #define _LEUART_RXDATAXP_RXDATAP_SHIFT 0 /**< Shift value for LEUART_RXDATAP */
bogdanm 0:9b334a45a8ff 296 #define _LEUART_RXDATAXP_RXDATAP_MASK 0x1FFUL /**< Bit mask for LEUART_RXDATAP */
bogdanm 0:9b334a45a8ff 297 #define _LEUART_RXDATAXP_RXDATAP_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_RXDATAXP */
bogdanm 0:9b334a45a8ff 298 #define LEUART_RXDATAXP_RXDATAP_DEFAULT (_LEUART_RXDATAXP_RXDATAP_DEFAULT << 0) /**< Shifted mode DEFAULT for LEUART_RXDATAXP */
bogdanm 0:9b334a45a8ff 299 #define LEUART_RXDATAXP_PERRP (0x1UL << 14) /**< Receive Data Parity Error Peek */
bogdanm 0:9b334a45a8ff 300 #define _LEUART_RXDATAXP_PERRP_SHIFT 14 /**< Shift value for LEUART_PERRP */
bogdanm 0:9b334a45a8ff 301 #define _LEUART_RXDATAXP_PERRP_MASK 0x4000UL /**< Bit mask for LEUART_PERRP */
bogdanm 0:9b334a45a8ff 302 #define _LEUART_RXDATAXP_PERRP_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_RXDATAXP */
bogdanm 0:9b334a45a8ff 303 #define LEUART_RXDATAXP_PERRP_DEFAULT (_LEUART_RXDATAXP_PERRP_DEFAULT << 14) /**< Shifted mode DEFAULT for LEUART_RXDATAXP */
bogdanm 0:9b334a45a8ff 304 #define LEUART_RXDATAXP_FERRP (0x1UL << 15) /**< Receive Data Framing Error Peek */
bogdanm 0:9b334a45a8ff 305 #define _LEUART_RXDATAXP_FERRP_SHIFT 15 /**< Shift value for LEUART_FERRP */
bogdanm 0:9b334a45a8ff 306 #define _LEUART_RXDATAXP_FERRP_MASK 0x8000UL /**< Bit mask for LEUART_FERRP */
bogdanm 0:9b334a45a8ff 307 #define _LEUART_RXDATAXP_FERRP_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_RXDATAXP */
bogdanm 0:9b334a45a8ff 308 #define LEUART_RXDATAXP_FERRP_DEFAULT (_LEUART_RXDATAXP_FERRP_DEFAULT << 15) /**< Shifted mode DEFAULT for LEUART_RXDATAXP */
bogdanm 0:9b334a45a8ff 309
bogdanm 0:9b334a45a8ff 310 /* Bit fields for LEUART TXDATAX */
bogdanm 0:9b334a45a8ff 311 #define _LEUART_TXDATAX_RESETVALUE 0x00000000UL /**< Default value for LEUART_TXDATAX */
bogdanm 0:9b334a45a8ff 312 #define _LEUART_TXDATAX_MASK 0x0000E1FFUL /**< Mask for LEUART_TXDATAX */
bogdanm 0:9b334a45a8ff 313 #define _LEUART_TXDATAX_TXDATA_SHIFT 0 /**< Shift value for LEUART_TXDATA */
bogdanm 0:9b334a45a8ff 314 #define _LEUART_TXDATAX_TXDATA_MASK 0x1FFUL /**< Bit mask for LEUART_TXDATA */
bogdanm 0:9b334a45a8ff 315 #define _LEUART_TXDATAX_TXDATA_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_TXDATAX */
bogdanm 0:9b334a45a8ff 316 #define LEUART_TXDATAX_TXDATA_DEFAULT (_LEUART_TXDATAX_TXDATA_DEFAULT << 0) /**< Shifted mode DEFAULT for LEUART_TXDATAX */
bogdanm 0:9b334a45a8ff 317 #define LEUART_TXDATAX_TXBREAK (0x1UL << 13) /**< Transmit Data As Break */
bogdanm 0:9b334a45a8ff 318 #define _LEUART_TXDATAX_TXBREAK_SHIFT 13 /**< Shift value for LEUART_TXBREAK */
bogdanm 0:9b334a45a8ff 319 #define _LEUART_TXDATAX_TXBREAK_MASK 0x2000UL /**< Bit mask for LEUART_TXBREAK */
bogdanm 0:9b334a45a8ff 320 #define _LEUART_TXDATAX_TXBREAK_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_TXDATAX */
bogdanm 0:9b334a45a8ff 321 #define LEUART_TXDATAX_TXBREAK_DEFAULT (_LEUART_TXDATAX_TXBREAK_DEFAULT << 13) /**< Shifted mode DEFAULT for LEUART_TXDATAX */
bogdanm 0:9b334a45a8ff 322 #define LEUART_TXDATAX_TXDISAT (0x1UL << 14) /**< Disable TX After Transmission */
bogdanm 0:9b334a45a8ff 323 #define _LEUART_TXDATAX_TXDISAT_SHIFT 14 /**< Shift value for LEUART_TXDISAT */
bogdanm 0:9b334a45a8ff 324 #define _LEUART_TXDATAX_TXDISAT_MASK 0x4000UL /**< Bit mask for LEUART_TXDISAT */
bogdanm 0:9b334a45a8ff 325 #define _LEUART_TXDATAX_TXDISAT_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_TXDATAX */
bogdanm 0:9b334a45a8ff 326 #define LEUART_TXDATAX_TXDISAT_DEFAULT (_LEUART_TXDATAX_TXDISAT_DEFAULT << 14) /**< Shifted mode DEFAULT for LEUART_TXDATAX */
bogdanm 0:9b334a45a8ff 327 #define LEUART_TXDATAX_RXENAT (0x1UL << 15) /**< Enable RX After Transmission */
bogdanm 0:9b334a45a8ff 328 #define _LEUART_TXDATAX_RXENAT_SHIFT 15 /**< Shift value for LEUART_RXENAT */
bogdanm 0:9b334a45a8ff 329 #define _LEUART_TXDATAX_RXENAT_MASK 0x8000UL /**< Bit mask for LEUART_RXENAT */
bogdanm 0:9b334a45a8ff 330 #define _LEUART_TXDATAX_RXENAT_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_TXDATAX */
bogdanm 0:9b334a45a8ff 331 #define LEUART_TXDATAX_RXENAT_DEFAULT (_LEUART_TXDATAX_RXENAT_DEFAULT << 15) /**< Shifted mode DEFAULT for LEUART_TXDATAX */
bogdanm 0:9b334a45a8ff 332
bogdanm 0:9b334a45a8ff 333 /* Bit fields for LEUART TXDATA */
bogdanm 0:9b334a45a8ff 334 #define _LEUART_TXDATA_RESETVALUE 0x00000000UL /**< Default value for LEUART_TXDATA */
bogdanm 0:9b334a45a8ff 335 #define _LEUART_TXDATA_MASK 0x000000FFUL /**< Mask for LEUART_TXDATA */
bogdanm 0:9b334a45a8ff 336 #define _LEUART_TXDATA_TXDATA_SHIFT 0 /**< Shift value for LEUART_TXDATA */
bogdanm 0:9b334a45a8ff 337 #define _LEUART_TXDATA_TXDATA_MASK 0xFFUL /**< Bit mask for LEUART_TXDATA */
bogdanm 0:9b334a45a8ff 338 #define _LEUART_TXDATA_TXDATA_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_TXDATA */
bogdanm 0:9b334a45a8ff 339 #define LEUART_TXDATA_TXDATA_DEFAULT (_LEUART_TXDATA_TXDATA_DEFAULT << 0) /**< Shifted mode DEFAULT for LEUART_TXDATA */
bogdanm 0:9b334a45a8ff 340
bogdanm 0:9b334a45a8ff 341 /* Bit fields for LEUART IF */
bogdanm 0:9b334a45a8ff 342 #define _LEUART_IF_RESETVALUE 0x00000002UL /**< Default value for LEUART_IF */
bogdanm 0:9b334a45a8ff 343 #define _LEUART_IF_MASK 0x000007FFUL /**< Mask for LEUART_IF */
bogdanm 0:9b334a45a8ff 344 #define LEUART_IF_TXC (0x1UL << 0) /**< TX Complete Interrupt Flag */
bogdanm 0:9b334a45a8ff 345 #define _LEUART_IF_TXC_SHIFT 0 /**< Shift value for LEUART_TXC */
bogdanm 0:9b334a45a8ff 346 #define _LEUART_IF_TXC_MASK 0x1UL /**< Bit mask for LEUART_TXC */
bogdanm 0:9b334a45a8ff 347 #define _LEUART_IF_TXC_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_IF */
bogdanm 0:9b334a45a8ff 348 #define LEUART_IF_TXC_DEFAULT (_LEUART_IF_TXC_DEFAULT << 0) /**< Shifted mode DEFAULT for LEUART_IF */
bogdanm 0:9b334a45a8ff 349 #define LEUART_IF_TXBL (0x1UL << 1) /**< TX Buffer Level Interrupt Flag */
bogdanm 0:9b334a45a8ff 350 #define _LEUART_IF_TXBL_SHIFT 1 /**< Shift value for LEUART_TXBL */
bogdanm 0:9b334a45a8ff 351 #define _LEUART_IF_TXBL_MASK 0x2UL /**< Bit mask for LEUART_TXBL */
bogdanm 0:9b334a45a8ff 352 #define _LEUART_IF_TXBL_DEFAULT 0x00000001UL /**< Mode DEFAULT for LEUART_IF */
bogdanm 0:9b334a45a8ff 353 #define LEUART_IF_TXBL_DEFAULT (_LEUART_IF_TXBL_DEFAULT << 1) /**< Shifted mode DEFAULT for LEUART_IF */
bogdanm 0:9b334a45a8ff 354 #define LEUART_IF_RXDATAV (0x1UL << 2) /**< RX Data Valid Interrupt Flag */
bogdanm 0:9b334a45a8ff 355 #define _LEUART_IF_RXDATAV_SHIFT 2 /**< Shift value for LEUART_RXDATAV */
bogdanm 0:9b334a45a8ff 356 #define _LEUART_IF_RXDATAV_MASK 0x4UL /**< Bit mask for LEUART_RXDATAV */
bogdanm 0:9b334a45a8ff 357 #define _LEUART_IF_RXDATAV_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_IF */
bogdanm 0:9b334a45a8ff 358 #define LEUART_IF_RXDATAV_DEFAULT (_LEUART_IF_RXDATAV_DEFAULT << 2) /**< Shifted mode DEFAULT for LEUART_IF */
bogdanm 0:9b334a45a8ff 359 #define LEUART_IF_RXOF (0x1UL << 3) /**< RX Overflow Interrupt Flag */
bogdanm 0:9b334a45a8ff 360 #define _LEUART_IF_RXOF_SHIFT 3 /**< Shift value for LEUART_RXOF */
bogdanm 0:9b334a45a8ff 361 #define _LEUART_IF_RXOF_MASK 0x8UL /**< Bit mask for LEUART_RXOF */
bogdanm 0:9b334a45a8ff 362 #define _LEUART_IF_RXOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_IF */
bogdanm 0:9b334a45a8ff 363 #define LEUART_IF_RXOF_DEFAULT (_LEUART_IF_RXOF_DEFAULT << 3) /**< Shifted mode DEFAULT for LEUART_IF */
bogdanm 0:9b334a45a8ff 364 #define LEUART_IF_RXUF (0x1UL << 4) /**< RX Underflow Interrupt Flag */
bogdanm 0:9b334a45a8ff 365 #define _LEUART_IF_RXUF_SHIFT 4 /**< Shift value for LEUART_RXUF */
bogdanm 0:9b334a45a8ff 366 #define _LEUART_IF_RXUF_MASK 0x10UL /**< Bit mask for LEUART_RXUF */
bogdanm 0:9b334a45a8ff 367 #define _LEUART_IF_RXUF_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_IF */
bogdanm 0:9b334a45a8ff 368 #define LEUART_IF_RXUF_DEFAULT (_LEUART_IF_RXUF_DEFAULT << 4) /**< Shifted mode DEFAULT for LEUART_IF */
bogdanm 0:9b334a45a8ff 369 #define LEUART_IF_TXOF (0x1UL << 5) /**< TX Overflow Interrupt Flag */
bogdanm 0:9b334a45a8ff 370 #define _LEUART_IF_TXOF_SHIFT 5 /**< Shift value for LEUART_TXOF */
bogdanm 0:9b334a45a8ff 371 #define _LEUART_IF_TXOF_MASK 0x20UL /**< Bit mask for LEUART_TXOF */
bogdanm 0:9b334a45a8ff 372 #define _LEUART_IF_TXOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_IF */
bogdanm 0:9b334a45a8ff 373 #define LEUART_IF_TXOF_DEFAULT (_LEUART_IF_TXOF_DEFAULT << 5) /**< Shifted mode DEFAULT for LEUART_IF */
bogdanm 0:9b334a45a8ff 374 #define LEUART_IF_PERR (0x1UL << 6) /**< Parity Error Interrupt Flag */
bogdanm 0:9b334a45a8ff 375 #define _LEUART_IF_PERR_SHIFT 6 /**< Shift value for LEUART_PERR */
bogdanm 0:9b334a45a8ff 376 #define _LEUART_IF_PERR_MASK 0x40UL /**< Bit mask for LEUART_PERR */
bogdanm 0:9b334a45a8ff 377 #define _LEUART_IF_PERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_IF */
bogdanm 0:9b334a45a8ff 378 #define LEUART_IF_PERR_DEFAULT (_LEUART_IF_PERR_DEFAULT << 6) /**< Shifted mode DEFAULT for LEUART_IF */
bogdanm 0:9b334a45a8ff 379 #define LEUART_IF_FERR (0x1UL << 7) /**< Framing Error Interrupt Flag */
bogdanm 0:9b334a45a8ff 380 #define _LEUART_IF_FERR_SHIFT 7 /**< Shift value for LEUART_FERR */
bogdanm 0:9b334a45a8ff 381 #define _LEUART_IF_FERR_MASK 0x80UL /**< Bit mask for LEUART_FERR */
bogdanm 0:9b334a45a8ff 382 #define _LEUART_IF_FERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_IF */
bogdanm 0:9b334a45a8ff 383 #define LEUART_IF_FERR_DEFAULT (_LEUART_IF_FERR_DEFAULT << 7) /**< Shifted mode DEFAULT for LEUART_IF */
bogdanm 0:9b334a45a8ff 384 #define LEUART_IF_MPAF (0x1UL << 8) /**< Multi-Processor Address Frame Interrupt Flag */
bogdanm 0:9b334a45a8ff 385 #define _LEUART_IF_MPAF_SHIFT 8 /**< Shift value for LEUART_MPAF */
bogdanm 0:9b334a45a8ff 386 #define _LEUART_IF_MPAF_MASK 0x100UL /**< Bit mask for LEUART_MPAF */
bogdanm 0:9b334a45a8ff 387 #define _LEUART_IF_MPAF_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_IF */
bogdanm 0:9b334a45a8ff 388 #define LEUART_IF_MPAF_DEFAULT (_LEUART_IF_MPAF_DEFAULT << 8) /**< Shifted mode DEFAULT for LEUART_IF */
bogdanm 0:9b334a45a8ff 389 #define LEUART_IF_STARTF (0x1UL << 9) /**< Start Frame Interrupt Flag */
bogdanm 0:9b334a45a8ff 390 #define _LEUART_IF_STARTF_SHIFT 9 /**< Shift value for LEUART_STARTF */
bogdanm 0:9b334a45a8ff 391 #define _LEUART_IF_STARTF_MASK 0x200UL /**< Bit mask for LEUART_STARTF */
bogdanm 0:9b334a45a8ff 392 #define _LEUART_IF_STARTF_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_IF */
bogdanm 0:9b334a45a8ff 393 #define LEUART_IF_STARTF_DEFAULT (_LEUART_IF_STARTF_DEFAULT << 9) /**< Shifted mode DEFAULT for LEUART_IF */
bogdanm 0:9b334a45a8ff 394 #define LEUART_IF_SIGF (0x1UL << 10) /**< Signal Frame Interrupt Flag */
bogdanm 0:9b334a45a8ff 395 #define _LEUART_IF_SIGF_SHIFT 10 /**< Shift value for LEUART_SIGF */
bogdanm 0:9b334a45a8ff 396 #define _LEUART_IF_SIGF_MASK 0x400UL /**< Bit mask for LEUART_SIGF */
bogdanm 0:9b334a45a8ff 397 #define _LEUART_IF_SIGF_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_IF */
bogdanm 0:9b334a45a8ff 398 #define LEUART_IF_SIGF_DEFAULT (_LEUART_IF_SIGF_DEFAULT << 10) /**< Shifted mode DEFAULT for LEUART_IF */
bogdanm 0:9b334a45a8ff 399
bogdanm 0:9b334a45a8ff 400 /* Bit fields for LEUART IFS */
bogdanm 0:9b334a45a8ff 401 #define _LEUART_IFS_RESETVALUE 0x00000000UL /**< Default value for LEUART_IFS */
bogdanm 0:9b334a45a8ff 402 #define _LEUART_IFS_MASK 0x000007F9UL /**< Mask for LEUART_IFS */
bogdanm 0:9b334a45a8ff 403 #define LEUART_IFS_TXC (0x1UL << 0) /**< Set TX Complete Interrupt Flag */
bogdanm 0:9b334a45a8ff 404 #define _LEUART_IFS_TXC_SHIFT 0 /**< Shift value for LEUART_TXC */
bogdanm 0:9b334a45a8ff 405 #define _LEUART_IFS_TXC_MASK 0x1UL /**< Bit mask for LEUART_TXC */
bogdanm 0:9b334a45a8ff 406 #define _LEUART_IFS_TXC_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_IFS */
bogdanm 0:9b334a45a8ff 407 #define LEUART_IFS_TXC_DEFAULT (_LEUART_IFS_TXC_DEFAULT << 0) /**< Shifted mode DEFAULT for LEUART_IFS */
bogdanm 0:9b334a45a8ff 408 #define LEUART_IFS_RXOF (0x1UL << 3) /**< Set RX Overflow Interrupt Flag */
bogdanm 0:9b334a45a8ff 409 #define _LEUART_IFS_RXOF_SHIFT 3 /**< Shift value for LEUART_RXOF */
bogdanm 0:9b334a45a8ff 410 #define _LEUART_IFS_RXOF_MASK 0x8UL /**< Bit mask for LEUART_RXOF */
bogdanm 0:9b334a45a8ff 411 #define _LEUART_IFS_RXOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_IFS */
bogdanm 0:9b334a45a8ff 412 #define LEUART_IFS_RXOF_DEFAULT (_LEUART_IFS_RXOF_DEFAULT << 3) /**< Shifted mode DEFAULT for LEUART_IFS */
bogdanm 0:9b334a45a8ff 413 #define LEUART_IFS_RXUF (0x1UL << 4) /**< Set RX Underflow Interrupt Flag */
bogdanm 0:9b334a45a8ff 414 #define _LEUART_IFS_RXUF_SHIFT 4 /**< Shift value for LEUART_RXUF */
bogdanm 0:9b334a45a8ff 415 #define _LEUART_IFS_RXUF_MASK 0x10UL /**< Bit mask for LEUART_RXUF */
bogdanm 0:9b334a45a8ff 416 #define _LEUART_IFS_RXUF_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_IFS */
bogdanm 0:9b334a45a8ff 417 #define LEUART_IFS_RXUF_DEFAULT (_LEUART_IFS_RXUF_DEFAULT << 4) /**< Shifted mode DEFAULT for LEUART_IFS */
bogdanm 0:9b334a45a8ff 418 #define LEUART_IFS_TXOF (0x1UL << 5) /**< Set TX Overflow Interrupt Flag */
bogdanm 0:9b334a45a8ff 419 #define _LEUART_IFS_TXOF_SHIFT 5 /**< Shift value for LEUART_TXOF */
bogdanm 0:9b334a45a8ff 420 #define _LEUART_IFS_TXOF_MASK 0x20UL /**< Bit mask for LEUART_TXOF */
bogdanm 0:9b334a45a8ff 421 #define _LEUART_IFS_TXOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_IFS */
bogdanm 0:9b334a45a8ff 422 #define LEUART_IFS_TXOF_DEFAULT (_LEUART_IFS_TXOF_DEFAULT << 5) /**< Shifted mode DEFAULT for LEUART_IFS */
bogdanm 0:9b334a45a8ff 423 #define LEUART_IFS_PERR (0x1UL << 6) /**< Set Parity Error Interrupt Flag */
bogdanm 0:9b334a45a8ff 424 #define _LEUART_IFS_PERR_SHIFT 6 /**< Shift value for LEUART_PERR */
bogdanm 0:9b334a45a8ff 425 #define _LEUART_IFS_PERR_MASK 0x40UL /**< Bit mask for LEUART_PERR */
bogdanm 0:9b334a45a8ff 426 #define _LEUART_IFS_PERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_IFS */
bogdanm 0:9b334a45a8ff 427 #define LEUART_IFS_PERR_DEFAULT (_LEUART_IFS_PERR_DEFAULT << 6) /**< Shifted mode DEFAULT for LEUART_IFS */
bogdanm 0:9b334a45a8ff 428 #define LEUART_IFS_FERR (0x1UL << 7) /**< Set Framing Error Interrupt Flag */
bogdanm 0:9b334a45a8ff 429 #define _LEUART_IFS_FERR_SHIFT 7 /**< Shift value for LEUART_FERR */
bogdanm 0:9b334a45a8ff 430 #define _LEUART_IFS_FERR_MASK 0x80UL /**< Bit mask for LEUART_FERR */
bogdanm 0:9b334a45a8ff 431 #define _LEUART_IFS_FERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_IFS */
bogdanm 0:9b334a45a8ff 432 #define LEUART_IFS_FERR_DEFAULT (_LEUART_IFS_FERR_DEFAULT << 7) /**< Shifted mode DEFAULT for LEUART_IFS */
bogdanm 0:9b334a45a8ff 433 #define LEUART_IFS_MPAF (0x1UL << 8) /**< Set Multi-Processor Address Frame Interrupt Flag */
bogdanm 0:9b334a45a8ff 434 #define _LEUART_IFS_MPAF_SHIFT 8 /**< Shift value for LEUART_MPAF */
bogdanm 0:9b334a45a8ff 435 #define _LEUART_IFS_MPAF_MASK 0x100UL /**< Bit mask for LEUART_MPAF */
bogdanm 0:9b334a45a8ff 436 #define _LEUART_IFS_MPAF_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_IFS */
bogdanm 0:9b334a45a8ff 437 #define LEUART_IFS_MPAF_DEFAULT (_LEUART_IFS_MPAF_DEFAULT << 8) /**< Shifted mode DEFAULT for LEUART_IFS */
bogdanm 0:9b334a45a8ff 438 #define LEUART_IFS_STARTF (0x1UL << 9) /**< Set Start Frame Interrupt Flag */
bogdanm 0:9b334a45a8ff 439 #define _LEUART_IFS_STARTF_SHIFT 9 /**< Shift value for LEUART_STARTF */
bogdanm 0:9b334a45a8ff 440 #define _LEUART_IFS_STARTF_MASK 0x200UL /**< Bit mask for LEUART_STARTF */
bogdanm 0:9b334a45a8ff 441 #define _LEUART_IFS_STARTF_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_IFS */
bogdanm 0:9b334a45a8ff 442 #define LEUART_IFS_STARTF_DEFAULT (_LEUART_IFS_STARTF_DEFAULT << 9) /**< Shifted mode DEFAULT for LEUART_IFS */
bogdanm 0:9b334a45a8ff 443 #define LEUART_IFS_SIGF (0x1UL << 10) /**< Set Signal Frame Interrupt Flag */
bogdanm 0:9b334a45a8ff 444 #define _LEUART_IFS_SIGF_SHIFT 10 /**< Shift value for LEUART_SIGF */
bogdanm 0:9b334a45a8ff 445 #define _LEUART_IFS_SIGF_MASK 0x400UL /**< Bit mask for LEUART_SIGF */
bogdanm 0:9b334a45a8ff 446 #define _LEUART_IFS_SIGF_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_IFS */
bogdanm 0:9b334a45a8ff 447 #define LEUART_IFS_SIGF_DEFAULT (_LEUART_IFS_SIGF_DEFAULT << 10) /**< Shifted mode DEFAULT for LEUART_IFS */
bogdanm 0:9b334a45a8ff 448
bogdanm 0:9b334a45a8ff 449 /* Bit fields for LEUART IFC */
bogdanm 0:9b334a45a8ff 450 #define _LEUART_IFC_RESETVALUE 0x00000000UL /**< Default value for LEUART_IFC */
bogdanm 0:9b334a45a8ff 451 #define _LEUART_IFC_MASK 0x000007F9UL /**< Mask for LEUART_IFC */
bogdanm 0:9b334a45a8ff 452 #define LEUART_IFC_TXC (0x1UL << 0) /**< Clear TX Complete Interrupt Flag */
bogdanm 0:9b334a45a8ff 453 #define _LEUART_IFC_TXC_SHIFT 0 /**< Shift value for LEUART_TXC */
bogdanm 0:9b334a45a8ff 454 #define _LEUART_IFC_TXC_MASK 0x1UL /**< Bit mask for LEUART_TXC */
bogdanm 0:9b334a45a8ff 455 #define _LEUART_IFC_TXC_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_IFC */
bogdanm 0:9b334a45a8ff 456 #define LEUART_IFC_TXC_DEFAULT (_LEUART_IFC_TXC_DEFAULT << 0) /**< Shifted mode DEFAULT for LEUART_IFC */
bogdanm 0:9b334a45a8ff 457 #define LEUART_IFC_RXOF (0x1UL << 3) /**< Clear RX Overflow Interrupt Flag */
bogdanm 0:9b334a45a8ff 458 #define _LEUART_IFC_RXOF_SHIFT 3 /**< Shift value for LEUART_RXOF */
bogdanm 0:9b334a45a8ff 459 #define _LEUART_IFC_RXOF_MASK 0x8UL /**< Bit mask for LEUART_RXOF */
bogdanm 0:9b334a45a8ff 460 #define _LEUART_IFC_RXOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_IFC */
bogdanm 0:9b334a45a8ff 461 #define LEUART_IFC_RXOF_DEFAULT (_LEUART_IFC_RXOF_DEFAULT << 3) /**< Shifted mode DEFAULT for LEUART_IFC */
bogdanm 0:9b334a45a8ff 462 #define LEUART_IFC_RXUF (0x1UL << 4) /**< Clear RX Underflow Interrupt Flag */
bogdanm 0:9b334a45a8ff 463 #define _LEUART_IFC_RXUF_SHIFT 4 /**< Shift value for LEUART_RXUF */
bogdanm 0:9b334a45a8ff 464 #define _LEUART_IFC_RXUF_MASK 0x10UL /**< Bit mask for LEUART_RXUF */
bogdanm 0:9b334a45a8ff 465 #define _LEUART_IFC_RXUF_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_IFC */
bogdanm 0:9b334a45a8ff 466 #define LEUART_IFC_RXUF_DEFAULT (_LEUART_IFC_RXUF_DEFAULT << 4) /**< Shifted mode DEFAULT for LEUART_IFC */
bogdanm 0:9b334a45a8ff 467 #define LEUART_IFC_TXOF (0x1UL << 5) /**< Clear TX Overflow Interrupt Flag */
bogdanm 0:9b334a45a8ff 468 #define _LEUART_IFC_TXOF_SHIFT 5 /**< Shift value for LEUART_TXOF */
bogdanm 0:9b334a45a8ff 469 #define _LEUART_IFC_TXOF_MASK 0x20UL /**< Bit mask for LEUART_TXOF */
bogdanm 0:9b334a45a8ff 470 #define _LEUART_IFC_TXOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_IFC */
bogdanm 0:9b334a45a8ff 471 #define LEUART_IFC_TXOF_DEFAULT (_LEUART_IFC_TXOF_DEFAULT << 5) /**< Shifted mode DEFAULT for LEUART_IFC */
bogdanm 0:9b334a45a8ff 472 #define LEUART_IFC_PERR (0x1UL << 6) /**< Clear Parity Error Interrupt Flag */
bogdanm 0:9b334a45a8ff 473 #define _LEUART_IFC_PERR_SHIFT 6 /**< Shift value for LEUART_PERR */
bogdanm 0:9b334a45a8ff 474 #define _LEUART_IFC_PERR_MASK 0x40UL /**< Bit mask for LEUART_PERR */
bogdanm 0:9b334a45a8ff 475 #define _LEUART_IFC_PERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_IFC */
bogdanm 0:9b334a45a8ff 476 #define LEUART_IFC_PERR_DEFAULT (_LEUART_IFC_PERR_DEFAULT << 6) /**< Shifted mode DEFAULT for LEUART_IFC */
bogdanm 0:9b334a45a8ff 477 #define LEUART_IFC_FERR (0x1UL << 7) /**< Clear Framing Error Interrupt Flag */
bogdanm 0:9b334a45a8ff 478 #define _LEUART_IFC_FERR_SHIFT 7 /**< Shift value for LEUART_FERR */
bogdanm 0:9b334a45a8ff 479 #define _LEUART_IFC_FERR_MASK 0x80UL /**< Bit mask for LEUART_FERR */
bogdanm 0:9b334a45a8ff 480 #define _LEUART_IFC_FERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_IFC */
bogdanm 0:9b334a45a8ff 481 #define LEUART_IFC_FERR_DEFAULT (_LEUART_IFC_FERR_DEFAULT << 7) /**< Shifted mode DEFAULT for LEUART_IFC */
bogdanm 0:9b334a45a8ff 482 #define LEUART_IFC_MPAF (0x1UL << 8) /**< Clear Multi-Processor Address Frame Interrupt Flag */
bogdanm 0:9b334a45a8ff 483 #define _LEUART_IFC_MPAF_SHIFT 8 /**< Shift value for LEUART_MPAF */
bogdanm 0:9b334a45a8ff 484 #define _LEUART_IFC_MPAF_MASK 0x100UL /**< Bit mask for LEUART_MPAF */
bogdanm 0:9b334a45a8ff 485 #define _LEUART_IFC_MPAF_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_IFC */
bogdanm 0:9b334a45a8ff 486 #define LEUART_IFC_MPAF_DEFAULT (_LEUART_IFC_MPAF_DEFAULT << 8) /**< Shifted mode DEFAULT for LEUART_IFC */
bogdanm 0:9b334a45a8ff 487 #define LEUART_IFC_STARTF (0x1UL << 9) /**< Clear Start-Frame Interrupt Flag */
bogdanm 0:9b334a45a8ff 488 #define _LEUART_IFC_STARTF_SHIFT 9 /**< Shift value for LEUART_STARTF */
bogdanm 0:9b334a45a8ff 489 #define _LEUART_IFC_STARTF_MASK 0x200UL /**< Bit mask for LEUART_STARTF */
bogdanm 0:9b334a45a8ff 490 #define _LEUART_IFC_STARTF_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_IFC */
bogdanm 0:9b334a45a8ff 491 #define LEUART_IFC_STARTF_DEFAULT (_LEUART_IFC_STARTF_DEFAULT << 9) /**< Shifted mode DEFAULT for LEUART_IFC */
bogdanm 0:9b334a45a8ff 492 #define LEUART_IFC_SIGF (0x1UL << 10) /**< Clear Signal-Frame Interrupt Flag */
bogdanm 0:9b334a45a8ff 493 #define _LEUART_IFC_SIGF_SHIFT 10 /**< Shift value for LEUART_SIGF */
bogdanm 0:9b334a45a8ff 494 #define _LEUART_IFC_SIGF_MASK 0x400UL /**< Bit mask for LEUART_SIGF */
bogdanm 0:9b334a45a8ff 495 #define _LEUART_IFC_SIGF_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_IFC */
bogdanm 0:9b334a45a8ff 496 #define LEUART_IFC_SIGF_DEFAULT (_LEUART_IFC_SIGF_DEFAULT << 10) /**< Shifted mode DEFAULT for LEUART_IFC */
bogdanm 0:9b334a45a8ff 497
bogdanm 0:9b334a45a8ff 498 /* Bit fields for LEUART IEN */
bogdanm 0:9b334a45a8ff 499 #define _LEUART_IEN_RESETVALUE 0x00000000UL /**< Default value for LEUART_IEN */
bogdanm 0:9b334a45a8ff 500 #define _LEUART_IEN_MASK 0x000007FFUL /**< Mask for LEUART_IEN */
bogdanm 0:9b334a45a8ff 501 #define LEUART_IEN_TXC (0x1UL << 0) /**< TX Complete Interrupt Enable */
bogdanm 0:9b334a45a8ff 502 #define _LEUART_IEN_TXC_SHIFT 0 /**< Shift value for LEUART_TXC */
bogdanm 0:9b334a45a8ff 503 #define _LEUART_IEN_TXC_MASK 0x1UL /**< Bit mask for LEUART_TXC */
bogdanm 0:9b334a45a8ff 504 #define _LEUART_IEN_TXC_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_IEN */
bogdanm 0:9b334a45a8ff 505 #define LEUART_IEN_TXC_DEFAULT (_LEUART_IEN_TXC_DEFAULT << 0) /**< Shifted mode DEFAULT for LEUART_IEN */
bogdanm 0:9b334a45a8ff 506 #define LEUART_IEN_TXBL (0x1UL << 1) /**< TX Buffer Level Interrupt Enable */
bogdanm 0:9b334a45a8ff 507 #define _LEUART_IEN_TXBL_SHIFT 1 /**< Shift value for LEUART_TXBL */
bogdanm 0:9b334a45a8ff 508 #define _LEUART_IEN_TXBL_MASK 0x2UL /**< Bit mask for LEUART_TXBL */
bogdanm 0:9b334a45a8ff 509 #define _LEUART_IEN_TXBL_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_IEN */
bogdanm 0:9b334a45a8ff 510 #define LEUART_IEN_TXBL_DEFAULT (_LEUART_IEN_TXBL_DEFAULT << 1) /**< Shifted mode DEFAULT for LEUART_IEN */
bogdanm 0:9b334a45a8ff 511 #define LEUART_IEN_RXDATAV (0x1UL << 2) /**< RX Data Valid Interrupt Enable */
bogdanm 0:9b334a45a8ff 512 #define _LEUART_IEN_RXDATAV_SHIFT 2 /**< Shift value for LEUART_RXDATAV */
bogdanm 0:9b334a45a8ff 513 #define _LEUART_IEN_RXDATAV_MASK 0x4UL /**< Bit mask for LEUART_RXDATAV */
bogdanm 0:9b334a45a8ff 514 #define _LEUART_IEN_RXDATAV_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_IEN */
bogdanm 0:9b334a45a8ff 515 #define LEUART_IEN_RXDATAV_DEFAULT (_LEUART_IEN_RXDATAV_DEFAULT << 2) /**< Shifted mode DEFAULT for LEUART_IEN */
bogdanm 0:9b334a45a8ff 516 #define LEUART_IEN_RXOF (0x1UL << 3) /**< RX Overflow Interrupt Enable */
bogdanm 0:9b334a45a8ff 517 #define _LEUART_IEN_RXOF_SHIFT 3 /**< Shift value for LEUART_RXOF */
bogdanm 0:9b334a45a8ff 518 #define _LEUART_IEN_RXOF_MASK 0x8UL /**< Bit mask for LEUART_RXOF */
bogdanm 0:9b334a45a8ff 519 #define _LEUART_IEN_RXOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_IEN */
bogdanm 0:9b334a45a8ff 520 #define LEUART_IEN_RXOF_DEFAULT (_LEUART_IEN_RXOF_DEFAULT << 3) /**< Shifted mode DEFAULT for LEUART_IEN */
bogdanm 0:9b334a45a8ff 521 #define LEUART_IEN_RXUF (0x1UL << 4) /**< RX Underflow Interrupt Enable */
bogdanm 0:9b334a45a8ff 522 #define _LEUART_IEN_RXUF_SHIFT 4 /**< Shift value for LEUART_RXUF */
bogdanm 0:9b334a45a8ff 523 #define _LEUART_IEN_RXUF_MASK 0x10UL /**< Bit mask for LEUART_RXUF */
bogdanm 0:9b334a45a8ff 524 #define _LEUART_IEN_RXUF_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_IEN */
bogdanm 0:9b334a45a8ff 525 #define LEUART_IEN_RXUF_DEFAULT (_LEUART_IEN_RXUF_DEFAULT << 4) /**< Shifted mode DEFAULT for LEUART_IEN */
bogdanm 0:9b334a45a8ff 526 #define LEUART_IEN_TXOF (0x1UL << 5) /**< TX Overflow Interrupt Enable */
bogdanm 0:9b334a45a8ff 527 #define _LEUART_IEN_TXOF_SHIFT 5 /**< Shift value for LEUART_TXOF */
bogdanm 0:9b334a45a8ff 528 #define _LEUART_IEN_TXOF_MASK 0x20UL /**< Bit mask for LEUART_TXOF */
bogdanm 0:9b334a45a8ff 529 #define _LEUART_IEN_TXOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_IEN */
bogdanm 0:9b334a45a8ff 530 #define LEUART_IEN_TXOF_DEFAULT (_LEUART_IEN_TXOF_DEFAULT << 5) /**< Shifted mode DEFAULT for LEUART_IEN */
bogdanm 0:9b334a45a8ff 531 #define LEUART_IEN_PERR (0x1UL << 6) /**< Parity Error Interrupt Enable */
bogdanm 0:9b334a45a8ff 532 #define _LEUART_IEN_PERR_SHIFT 6 /**< Shift value for LEUART_PERR */
bogdanm 0:9b334a45a8ff 533 #define _LEUART_IEN_PERR_MASK 0x40UL /**< Bit mask for LEUART_PERR */
bogdanm 0:9b334a45a8ff 534 #define _LEUART_IEN_PERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_IEN */
bogdanm 0:9b334a45a8ff 535 #define LEUART_IEN_PERR_DEFAULT (_LEUART_IEN_PERR_DEFAULT << 6) /**< Shifted mode DEFAULT for LEUART_IEN */
bogdanm 0:9b334a45a8ff 536 #define LEUART_IEN_FERR (0x1UL << 7) /**< Framing Error Interrupt Enable */
bogdanm 0:9b334a45a8ff 537 #define _LEUART_IEN_FERR_SHIFT 7 /**< Shift value for LEUART_FERR */
bogdanm 0:9b334a45a8ff 538 #define _LEUART_IEN_FERR_MASK 0x80UL /**< Bit mask for LEUART_FERR */
bogdanm 0:9b334a45a8ff 539 #define _LEUART_IEN_FERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_IEN */
bogdanm 0:9b334a45a8ff 540 #define LEUART_IEN_FERR_DEFAULT (_LEUART_IEN_FERR_DEFAULT << 7) /**< Shifted mode DEFAULT for LEUART_IEN */
bogdanm 0:9b334a45a8ff 541 #define LEUART_IEN_MPAF (0x1UL << 8) /**< Multi-Processor Address Frame Interrupt Enable */
bogdanm 0:9b334a45a8ff 542 #define _LEUART_IEN_MPAF_SHIFT 8 /**< Shift value for LEUART_MPAF */
bogdanm 0:9b334a45a8ff 543 #define _LEUART_IEN_MPAF_MASK 0x100UL /**< Bit mask for LEUART_MPAF */
bogdanm 0:9b334a45a8ff 544 #define _LEUART_IEN_MPAF_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_IEN */
bogdanm 0:9b334a45a8ff 545 #define LEUART_IEN_MPAF_DEFAULT (_LEUART_IEN_MPAF_DEFAULT << 8) /**< Shifted mode DEFAULT for LEUART_IEN */
bogdanm 0:9b334a45a8ff 546 #define LEUART_IEN_STARTF (0x1UL << 9) /**< Start Frame Interrupt Enable */
bogdanm 0:9b334a45a8ff 547 #define _LEUART_IEN_STARTF_SHIFT 9 /**< Shift value for LEUART_STARTF */
bogdanm 0:9b334a45a8ff 548 #define _LEUART_IEN_STARTF_MASK 0x200UL /**< Bit mask for LEUART_STARTF */
bogdanm 0:9b334a45a8ff 549 #define _LEUART_IEN_STARTF_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_IEN */
bogdanm 0:9b334a45a8ff 550 #define LEUART_IEN_STARTF_DEFAULT (_LEUART_IEN_STARTF_DEFAULT << 9) /**< Shifted mode DEFAULT for LEUART_IEN */
bogdanm 0:9b334a45a8ff 551 #define LEUART_IEN_SIGF (0x1UL << 10) /**< Signal Frame Interrupt Enable */
bogdanm 0:9b334a45a8ff 552 #define _LEUART_IEN_SIGF_SHIFT 10 /**< Shift value for LEUART_SIGF */
bogdanm 0:9b334a45a8ff 553 #define _LEUART_IEN_SIGF_MASK 0x400UL /**< Bit mask for LEUART_SIGF */
bogdanm 0:9b334a45a8ff 554 #define _LEUART_IEN_SIGF_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_IEN */
bogdanm 0:9b334a45a8ff 555 #define LEUART_IEN_SIGF_DEFAULT (_LEUART_IEN_SIGF_DEFAULT << 10) /**< Shifted mode DEFAULT for LEUART_IEN */
bogdanm 0:9b334a45a8ff 556
bogdanm 0:9b334a45a8ff 557 /* Bit fields for LEUART PULSECTRL */
bogdanm 0:9b334a45a8ff 558 #define _LEUART_PULSECTRL_RESETVALUE 0x00000000UL /**< Default value for LEUART_PULSECTRL */
bogdanm 0:9b334a45a8ff 559 #define _LEUART_PULSECTRL_MASK 0x0000003FUL /**< Mask for LEUART_PULSECTRL */
bogdanm 0:9b334a45a8ff 560 #define _LEUART_PULSECTRL_PULSEW_SHIFT 0 /**< Shift value for LEUART_PULSEW */
bogdanm 0:9b334a45a8ff 561 #define _LEUART_PULSECTRL_PULSEW_MASK 0xFUL /**< Bit mask for LEUART_PULSEW */
bogdanm 0:9b334a45a8ff 562 #define _LEUART_PULSECTRL_PULSEW_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_PULSECTRL */
bogdanm 0:9b334a45a8ff 563 #define LEUART_PULSECTRL_PULSEW_DEFAULT (_LEUART_PULSECTRL_PULSEW_DEFAULT << 0) /**< Shifted mode DEFAULT for LEUART_PULSECTRL */
bogdanm 0:9b334a45a8ff 564 #define LEUART_PULSECTRL_PULSEEN (0x1UL << 4) /**< Pulse Generator/Extender Enable */
bogdanm 0:9b334a45a8ff 565 #define _LEUART_PULSECTRL_PULSEEN_SHIFT 4 /**< Shift value for LEUART_PULSEEN */
bogdanm 0:9b334a45a8ff 566 #define _LEUART_PULSECTRL_PULSEEN_MASK 0x10UL /**< Bit mask for LEUART_PULSEEN */
bogdanm 0:9b334a45a8ff 567 #define _LEUART_PULSECTRL_PULSEEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_PULSECTRL */
bogdanm 0:9b334a45a8ff 568 #define LEUART_PULSECTRL_PULSEEN_DEFAULT (_LEUART_PULSECTRL_PULSEEN_DEFAULT << 4) /**< Shifted mode DEFAULT for LEUART_PULSECTRL */
bogdanm 0:9b334a45a8ff 569 #define LEUART_PULSECTRL_PULSEFILT (0x1UL << 5) /**< Pulse Filter */
bogdanm 0:9b334a45a8ff 570 #define _LEUART_PULSECTRL_PULSEFILT_SHIFT 5 /**< Shift value for LEUART_PULSEFILT */
bogdanm 0:9b334a45a8ff 571 #define _LEUART_PULSECTRL_PULSEFILT_MASK 0x20UL /**< Bit mask for LEUART_PULSEFILT */
bogdanm 0:9b334a45a8ff 572 #define _LEUART_PULSECTRL_PULSEFILT_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_PULSECTRL */
bogdanm 0:9b334a45a8ff 573 #define LEUART_PULSECTRL_PULSEFILT_DEFAULT (_LEUART_PULSECTRL_PULSEFILT_DEFAULT << 5) /**< Shifted mode DEFAULT for LEUART_PULSECTRL */
bogdanm 0:9b334a45a8ff 574
bogdanm 0:9b334a45a8ff 575 /* Bit fields for LEUART FREEZE */
bogdanm 0:9b334a45a8ff 576 #define _LEUART_FREEZE_RESETVALUE 0x00000000UL /**< Default value for LEUART_FREEZE */
bogdanm 0:9b334a45a8ff 577 #define _LEUART_FREEZE_MASK 0x00000001UL /**< Mask for LEUART_FREEZE */
bogdanm 0:9b334a45a8ff 578 #define LEUART_FREEZE_REGFREEZE (0x1UL << 0) /**< Register Update Freeze */
bogdanm 0:9b334a45a8ff 579 #define _LEUART_FREEZE_REGFREEZE_SHIFT 0 /**< Shift value for LEUART_REGFREEZE */
bogdanm 0:9b334a45a8ff 580 #define _LEUART_FREEZE_REGFREEZE_MASK 0x1UL /**< Bit mask for LEUART_REGFREEZE */
bogdanm 0:9b334a45a8ff 581 #define _LEUART_FREEZE_REGFREEZE_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_FREEZE */
bogdanm 0:9b334a45a8ff 582 #define _LEUART_FREEZE_REGFREEZE_UPDATE 0x00000000UL /**< Mode UPDATE for LEUART_FREEZE */
bogdanm 0:9b334a45a8ff 583 #define _LEUART_FREEZE_REGFREEZE_FREEZE 0x00000001UL /**< Mode FREEZE for LEUART_FREEZE */
bogdanm 0:9b334a45a8ff 584 #define LEUART_FREEZE_REGFREEZE_DEFAULT (_LEUART_FREEZE_REGFREEZE_DEFAULT << 0) /**< Shifted mode DEFAULT for LEUART_FREEZE */
bogdanm 0:9b334a45a8ff 585 #define LEUART_FREEZE_REGFREEZE_UPDATE (_LEUART_FREEZE_REGFREEZE_UPDATE << 0) /**< Shifted mode UPDATE for LEUART_FREEZE */
bogdanm 0:9b334a45a8ff 586 #define LEUART_FREEZE_REGFREEZE_FREEZE (_LEUART_FREEZE_REGFREEZE_FREEZE << 0) /**< Shifted mode FREEZE for LEUART_FREEZE */
bogdanm 0:9b334a45a8ff 587
bogdanm 0:9b334a45a8ff 588 /* Bit fields for LEUART SYNCBUSY */
bogdanm 0:9b334a45a8ff 589 #define _LEUART_SYNCBUSY_RESETVALUE 0x00000000UL /**< Default value for LEUART_SYNCBUSY */
bogdanm 0:9b334a45a8ff 590 #define _LEUART_SYNCBUSY_MASK 0x000000FFUL /**< Mask for LEUART_SYNCBUSY */
bogdanm 0:9b334a45a8ff 591 #define LEUART_SYNCBUSY_CTRL (0x1UL << 0) /**< CTRL Register Busy */
bogdanm 0:9b334a45a8ff 592 #define _LEUART_SYNCBUSY_CTRL_SHIFT 0 /**< Shift value for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 593 #define _LEUART_SYNCBUSY_CTRL_MASK 0x1UL /**< Bit mask for LEUART_CTRL */
bogdanm 0:9b334a45a8ff 594 #define _LEUART_SYNCBUSY_CTRL_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_SYNCBUSY */
bogdanm 0:9b334a45a8ff 595 #define LEUART_SYNCBUSY_CTRL_DEFAULT (_LEUART_SYNCBUSY_CTRL_DEFAULT << 0) /**< Shifted mode DEFAULT for LEUART_SYNCBUSY */
bogdanm 0:9b334a45a8ff 596 #define LEUART_SYNCBUSY_CMD (0x1UL << 1) /**< CMD Register Busy */
bogdanm 0:9b334a45a8ff 597 #define _LEUART_SYNCBUSY_CMD_SHIFT 1 /**< Shift value for LEUART_CMD */
bogdanm 0:9b334a45a8ff 598 #define _LEUART_SYNCBUSY_CMD_MASK 0x2UL /**< Bit mask for LEUART_CMD */
bogdanm 0:9b334a45a8ff 599 #define _LEUART_SYNCBUSY_CMD_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_SYNCBUSY */
bogdanm 0:9b334a45a8ff 600 #define LEUART_SYNCBUSY_CMD_DEFAULT (_LEUART_SYNCBUSY_CMD_DEFAULT << 1) /**< Shifted mode DEFAULT for LEUART_SYNCBUSY */
bogdanm 0:9b334a45a8ff 601 #define LEUART_SYNCBUSY_CLKDIV (0x1UL << 2) /**< CLKDIV Register Busy */
bogdanm 0:9b334a45a8ff 602 #define _LEUART_SYNCBUSY_CLKDIV_SHIFT 2 /**< Shift value for LEUART_CLKDIV */
bogdanm 0:9b334a45a8ff 603 #define _LEUART_SYNCBUSY_CLKDIV_MASK 0x4UL /**< Bit mask for LEUART_CLKDIV */
bogdanm 0:9b334a45a8ff 604 #define _LEUART_SYNCBUSY_CLKDIV_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_SYNCBUSY */
bogdanm 0:9b334a45a8ff 605 #define LEUART_SYNCBUSY_CLKDIV_DEFAULT (_LEUART_SYNCBUSY_CLKDIV_DEFAULT << 2) /**< Shifted mode DEFAULT for LEUART_SYNCBUSY */
bogdanm 0:9b334a45a8ff 606 #define LEUART_SYNCBUSY_STARTFRAME (0x1UL << 3) /**< STARTFRAME Register Busy */
bogdanm 0:9b334a45a8ff 607 #define _LEUART_SYNCBUSY_STARTFRAME_SHIFT 3 /**< Shift value for LEUART_STARTFRAME */
bogdanm 0:9b334a45a8ff 608 #define _LEUART_SYNCBUSY_STARTFRAME_MASK 0x8UL /**< Bit mask for LEUART_STARTFRAME */
bogdanm 0:9b334a45a8ff 609 #define _LEUART_SYNCBUSY_STARTFRAME_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_SYNCBUSY */
bogdanm 0:9b334a45a8ff 610 #define LEUART_SYNCBUSY_STARTFRAME_DEFAULT (_LEUART_SYNCBUSY_STARTFRAME_DEFAULT << 3) /**< Shifted mode DEFAULT for LEUART_SYNCBUSY */
bogdanm 0:9b334a45a8ff 611 #define LEUART_SYNCBUSY_SIGFRAME (0x1UL << 4) /**< SIGFRAME Register Busy */
bogdanm 0:9b334a45a8ff 612 #define _LEUART_SYNCBUSY_SIGFRAME_SHIFT 4 /**< Shift value for LEUART_SIGFRAME */
bogdanm 0:9b334a45a8ff 613 #define _LEUART_SYNCBUSY_SIGFRAME_MASK 0x10UL /**< Bit mask for LEUART_SIGFRAME */
bogdanm 0:9b334a45a8ff 614 #define _LEUART_SYNCBUSY_SIGFRAME_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_SYNCBUSY */
bogdanm 0:9b334a45a8ff 615 #define LEUART_SYNCBUSY_SIGFRAME_DEFAULT (_LEUART_SYNCBUSY_SIGFRAME_DEFAULT << 4) /**< Shifted mode DEFAULT for LEUART_SYNCBUSY */
bogdanm 0:9b334a45a8ff 616 #define LEUART_SYNCBUSY_TXDATAX (0x1UL << 5) /**< TXDATAX Register Busy */
bogdanm 0:9b334a45a8ff 617 #define _LEUART_SYNCBUSY_TXDATAX_SHIFT 5 /**< Shift value for LEUART_TXDATAX */
bogdanm 0:9b334a45a8ff 618 #define _LEUART_SYNCBUSY_TXDATAX_MASK 0x20UL /**< Bit mask for LEUART_TXDATAX */
bogdanm 0:9b334a45a8ff 619 #define _LEUART_SYNCBUSY_TXDATAX_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_SYNCBUSY */
bogdanm 0:9b334a45a8ff 620 #define LEUART_SYNCBUSY_TXDATAX_DEFAULT (_LEUART_SYNCBUSY_TXDATAX_DEFAULT << 5) /**< Shifted mode DEFAULT for LEUART_SYNCBUSY */
bogdanm 0:9b334a45a8ff 621 #define LEUART_SYNCBUSY_TXDATA (0x1UL << 6) /**< TXDATA Register Busy */
bogdanm 0:9b334a45a8ff 622 #define _LEUART_SYNCBUSY_TXDATA_SHIFT 6 /**< Shift value for LEUART_TXDATA */
bogdanm 0:9b334a45a8ff 623 #define _LEUART_SYNCBUSY_TXDATA_MASK 0x40UL /**< Bit mask for LEUART_TXDATA */
bogdanm 0:9b334a45a8ff 624 #define _LEUART_SYNCBUSY_TXDATA_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_SYNCBUSY */
bogdanm 0:9b334a45a8ff 625 #define LEUART_SYNCBUSY_TXDATA_DEFAULT (_LEUART_SYNCBUSY_TXDATA_DEFAULT << 6) /**< Shifted mode DEFAULT for LEUART_SYNCBUSY */
bogdanm 0:9b334a45a8ff 626 #define LEUART_SYNCBUSY_PULSECTRL (0x1UL << 7) /**< PULSECTRL Register Busy */
bogdanm 0:9b334a45a8ff 627 #define _LEUART_SYNCBUSY_PULSECTRL_SHIFT 7 /**< Shift value for LEUART_PULSECTRL */
bogdanm 0:9b334a45a8ff 628 #define _LEUART_SYNCBUSY_PULSECTRL_MASK 0x80UL /**< Bit mask for LEUART_PULSECTRL */
bogdanm 0:9b334a45a8ff 629 #define _LEUART_SYNCBUSY_PULSECTRL_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_SYNCBUSY */
bogdanm 0:9b334a45a8ff 630 #define LEUART_SYNCBUSY_PULSECTRL_DEFAULT (_LEUART_SYNCBUSY_PULSECTRL_DEFAULT << 7) /**< Shifted mode DEFAULT for LEUART_SYNCBUSY */
bogdanm 0:9b334a45a8ff 631
bogdanm 0:9b334a45a8ff 632 /* Bit fields for LEUART ROUTE */
bogdanm 0:9b334a45a8ff 633 #define _LEUART_ROUTE_RESETVALUE 0x00000000UL /**< Default value for LEUART_ROUTE */
bogdanm 0:9b334a45a8ff 634 #define _LEUART_ROUTE_MASK 0x00000703UL /**< Mask for LEUART_ROUTE */
bogdanm 0:9b334a45a8ff 635 #define LEUART_ROUTE_RXPEN (0x1UL << 0) /**< RX Pin Enable */
bogdanm 0:9b334a45a8ff 636 #define _LEUART_ROUTE_RXPEN_SHIFT 0 /**< Shift value for LEUART_RXPEN */
bogdanm 0:9b334a45a8ff 637 #define _LEUART_ROUTE_RXPEN_MASK 0x1UL /**< Bit mask for LEUART_RXPEN */
bogdanm 0:9b334a45a8ff 638 #define _LEUART_ROUTE_RXPEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_ROUTE */
bogdanm 0:9b334a45a8ff 639 #define LEUART_ROUTE_RXPEN_DEFAULT (_LEUART_ROUTE_RXPEN_DEFAULT << 0) /**< Shifted mode DEFAULT for LEUART_ROUTE */
bogdanm 0:9b334a45a8ff 640 #define LEUART_ROUTE_TXPEN (0x1UL << 1) /**< TX Pin Enable */
bogdanm 0:9b334a45a8ff 641 #define _LEUART_ROUTE_TXPEN_SHIFT 1 /**< Shift value for LEUART_TXPEN */
bogdanm 0:9b334a45a8ff 642 #define _LEUART_ROUTE_TXPEN_MASK 0x2UL /**< Bit mask for LEUART_TXPEN */
bogdanm 0:9b334a45a8ff 643 #define _LEUART_ROUTE_TXPEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_ROUTE */
bogdanm 0:9b334a45a8ff 644 #define LEUART_ROUTE_TXPEN_DEFAULT (_LEUART_ROUTE_TXPEN_DEFAULT << 1) /**< Shifted mode DEFAULT for LEUART_ROUTE */
bogdanm 0:9b334a45a8ff 645 #define _LEUART_ROUTE_LOCATION_SHIFT 8 /**< Shift value for LEUART_LOCATION */
bogdanm 0:9b334a45a8ff 646 #define _LEUART_ROUTE_LOCATION_MASK 0x700UL /**< Bit mask for LEUART_LOCATION */
bogdanm 0:9b334a45a8ff 647 #define _LEUART_ROUTE_LOCATION_LOC0 0x00000000UL /**< Mode LOC0 for LEUART_ROUTE */
bogdanm 0:9b334a45a8ff 648 #define _LEUART_ROUTE_LOCATION_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_ROUTE */
bogdanm 0:9b334a45a8ff 649 #define _LEUART_ROUTE_LOCATION_LOC1 0x00000001UL /**< Mode LOC1 for LEUART_ROUTE */
bogdanm 0:9b334a45a8ff 650 #define _LEUART_ROUTE_LOCATION_LOC2 0x00000002UL /**< Mode LOC2 for LEUART_ROUTE */
bogdanm 0:9b334a45a8ff 651 #define _LEUART_ROUTE_LOCATION_LOC3 0x00000003UL /**< Mode LOC3 for LEUART_ROUTE */
bogdanm 0:9b334a45a8ff 652 #define _LEUART_ROUTE_LOCATION_LOC4 0x00000004UL /**< Mode LOC4 for LEUART_ROUTE */
bogdanm 0:9b334a45a8ff 653 #define LEUART_ROUTE_LOCATION_LOC0 (_LEUART_ROUTE_LOCATION_LOC0 << 8) /**< Shifted mode LOC0 for LEUART_ROUTE */
bogdanm 0:9b334a45a8ff 654 #define LEUART_ROUTE_LOCATION_DEFAULT (_LEUART_ROUTE_LOCATION_DEFAULT << 8) /**< Shifted mode DEFAULT for LEUART_ROUTE */
bogdanm 0:9b334a45a8ff 655 #define LEUART_ROUTE_LOCATION_LOC1 (_LEUART_ROUTE_LOCATION_LOC1 << 8) /**< Shifted mode LOC1 for LEUART_ROUTE */
bogdanm 0:9b334a45a8ff 656 #define LEUART_ROUTE_LOCATION_LOC2 (_LEUART_ROUTE_LOCATION_LOC2 << 8) /**< Shifted mode LOC2 for LEUART_ROUTE */
bogdanm 0:9b334a45a8ff 657 #define LEUART_ROUTE_LOCATION_LOC3 (_LEUART_ROUTE_LOCATION_LOC3 << 8) /**< Shifted mode LOC3 for LEUART_ROUTE */
bogdanm 0:9b334a45a8ff 658 #define LEUART_ROUTE_LOCATION_LOC4 (_LEUART_ROUTE_LOCATION_LOC4 << 8) /**< Shifted mode LOC4 for LEUART_ROUTE */
bogdanm 0:9b334a45a8ff 659
bogdanm 0:9b334a45a8ff 660 /* Bit fields for LEUART INPUT */
bogdanm 0:9b334a45a8ff 661 #define _LEUART_INPUT_RESETVALUE 0x00000000UL /**< Default value for LEUART_INPUT */
bogdanm 0:9b334a45a8ff 662 #define _LEUART_INPUT_MASK 0x0000001FUL /**< Mask for LEUART_INPUT */
bogdanm 0:9b334a45a8ff 663 #define _LEUART_INPUT_RXPRSSEL_SHIFT 0 /**< Shift value for LEUART_RXPRSSEL */
bogdanm 0:9b334a45a8ff 664 #define _LEUART_INPUT_RXPRSSEL_MASK 0xFUL /**< Bit mask for LEUART_RXPRSSEL */
bogdanm 0:9b334a45a8ff 665 #define _LEUART_INPUT_RXPRSSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_INPUT */
bogdanm 0:9b334a45a8ff 666 #define _LEUART_INPUT_RXPRSSEL_PRSCH0 0x00000000UL /**< Mode PRSCH0 for LEUART_INPUT */
bogdanm 0:9b334a45a8ff 667 #define _LEUART_INPUT_RXPRSSEL_PRSCH1 0x00000001UL /**< Mode PRSCH1 for LEUART_INPUT */
bogdanm 0:9b334a45a8ff 668 #define _LEUART_INPUT_RXPRSSEL_PRSCH2 0x00000002UL /**< Mode PRSCH2 for LEUART_INPUT */
bogdanm 0:9b334a45a8ff 669 #define _LEUART_INPUT_RXPRSSEL_PRSCH3 0x00000003UL /**< Mode PRSCH3 for LEUART_INPUT */
bogdanm 0:9b334a45a8ff 670 #define _LEUART_INPUT_RXPRSSEL_PRSCH4 0x00000004UL /**< Mode PRSCH4 for LEUART_INPUT */
bogdanm 0:9b334a45a8ff 671 #define _LEUART_INPUT_RXPRSSEL_PRSCH5 0x00000005UL /**< Mode PRSCH5 for LEUART_INPUT */
bogdanm 0:9b334a45a8ff 672 #define _LEUART_INPUT_RXPRSSEL_PRSCH6 0x00000006UL /**< Mode PRSCH6 for LEUART_INPUT */
bogdanm 0:9b334a45a8ff 673 #define _LEUART_INPUT_RXPRSSEL_PRSCH7 0x00000007UL /**< Mode PRSCH7 for LEUART_INPUT */
bogdanm 0:9b334a45a8ff 674 #define _LEUART_INPUT_RXPRSSEL_PRSCH8 0x00000008UL /**< Mode PRSCH8 for LEUART_INPUT */
bogdanm 0:9b334a45a8ff 675 #define _LEUART_INPUT_RXPRSSEL_PRSCH9 0x00000009UL /**< Mode PRSCH9 for LEUART_INPUT */
bogdanm 0:9b334a45a8ff 676 #define _LEUART_INPUT_RXPRSSEL_PRSCH10 0x0000000AUL /**< Mode PRSCH10 for LEUART_INPUT */
bogdanm 0:9b334a45a8ff 677 #define _LEUART_INPUT_RXPRSSEL_PRSCH11 0x0000000BUL /**< Mode PRSCH11 for LEUART_INPUT */
bogdanm 0:9b334a45a8ff 678 #define LEUART_INPUT_RXPRSSEL_DEFAULT (_LEUART_INPUT_RXPRSSEL_DEFAULT << 0) /**< Shifted mode DEFAULT for LEUART_INPUT */
bogdanm 0:9b334a45a8ff 679 #define LEUART_INPUT_RXPRSSEL_PRSCH0 (_LEUART_INPUT_RXPRSSEL_PRSCH0 << 0) /**< Shifted mode PRSCH0 for LEUART_INPUT */
bogdanm 0:9b334a45a8ff 680 #define LEUART_INPUT_RXPRSSEL_PRSCH1 (_LEUART_INPUT_RXPRSSEL_PRSCH1 << 0) /**< Shifted mode PRSCH1 for LEUART_INPUT */
bogdanm 0:9b334a45a8ff 681 #define LEUART_INPUT_RXPRSSEL_PRSCH2 (_LEUART_INPUT_RXPRSSEL_PRSCH2 << 0) /**< Shifted mode PRSCH2 for LEUART_INPUT */
bogdanm 0:9b334a45a8ff 682 #define LEUART_INPUT_RXPRSSEL_PRSCH3 (_LEUART_INPUT_RXPRSSEL_PRSCH3 << 0) /**< Shifted mode PRSCH3 for LEUART_INPUT */
bogdanm 0:9b334a45a8ff 683 #define LEUART_INPUT_RXPRSSEL_PRSCH4 (_LEUART_INPUT_RXPRSSEL_PRSCH4 << 0) /**< Shifted mode PRSCH4 for LEUART_INPUT */
bogdanm 0:9b334a45a8ff 684 #define LEUART_INPUT_RXPRSSEL_PRSCH5 (_LEUART_INPUT_RXPRSSEL_PRSCH5 << 0) /**< Shifted mode PRSCH5 for LEUART_INPUT */
bogdanm 0:9b334a45a8ff 685 #define LEUART_INPUT_RXPRSSEL_PRSCH6 (_LEUART_INPUT_RXPRSSEL_PRSCH6 << 0) /**< Shifted mode PRSCH6 for LEUART_INPUT */
bogdanm 0:9b334a45a8ff 686 #define LEUART_INPUT_RXPRSSEL_PRSCH7 (_LEUART_INPUT_RXPRSSEL_PRSCH7 << 0) /**< Shifted mode PRSCH7 for LEUART_INPUT */
bogdanm 0:9b334a45a8ff 687 #define LEUART_INPUT_RXPRSSEL_PRSCH8 (_LEUART_INPUT_RXPRSSEL_PRSCH8 << 0) /**< Shifted mode PRSCH8 for LEUART_INPUT */
bogdanm 0:9b334a45a8ff 688 #define LEUART_INPUT_RXPRSSEL_PRSCH9 (_LEUART_INPUT_RXPRSSEL_PRSCH9 << 0) /**< Shifted mode PRSCH9 for LEUART_INPUT */
bogdanm 0:9b334a45a8ff 689 #define LEUART_INPUT_RXPRSSEL_PRSCH10 (_LEUART_INPUT_RXPRSSEL_PRSCH10 << 0) /**< Shifted mode PRSCH10 for LEUART_INPUT */
bogdanm 0:9b334a45a8ff 690 #define LEUART_INPUT_RXPRSSEL_PRSCH11 (_LEUART_INPUT_RXPRSSEL_PRSCH11 << 0) /**< Shifted mode PRSCH11 for LEUART_INPUT */
bogdanm 0:9b334a45a8ff 691 #define LEUART_INPUT_RXPRS (0x1UL << 4) /**< PRS RX Enable */
bogdanm 0:9b334a45a8ff 692 #define _LEUART_INPUT_RXPRS_SHIFT 4 /**< Shift value for LEUART_RXPRS */
bogdanm 0:9b334a45a8ff 693 #define _LEUART_INPUT_RXPRS_MASK 0x10UL /**< Bit mask for LEUART_RXPRS */
bogdanm 0:9b334a45a8ff 694 #define _LEUART_INPUT_RXPRS_DEFAULT 0x00000000UL /**< Mode DEFAULT for LEUART_INPUT */
bogdanm 0:9b334a45a8ff 695 #define LEUART_INPUT_RXPRS_DEFAULT (_LEUART_INPUT_RXPRS_DEFAULT << 4) /**< Shifted mode DEFAULT for LEUART_INPUT */
bogdanm 0:9b334a45a8ff 696
bogdanm 0:9b334a45a8ff 697 /** @} End of group EFM32LG_LEUART */
bogdanm 0:9b334a45a8ff 698
bogdanm 0:9b334a45a8ff 699