Fork of the official mbed C/C++ SDK provides the software platform and libraries to build your applications. The fork has the documentation converted to Doxygen format
Dependents: NervousPuppySprintOne NervousPuppySprint2602 Robot WarehouseBot1 ... more
Fork of mbed by
LPC_I2C_Type Struct Reference
[Device_Peripheral_Registers]
Product name title=UM10462 Chapter title=LPC11U1x I2C-bus controller Modification date=3/16/2011 Major revision=0 Minor revision=3 (I2C) More...
#include <LPC11Uxx.h>
Data Fields | |
__IO uint32_t | CONSET |
__I uint32_t | STAT |
__IO uint32_t | DAT |
__IO uint32_t | ADR0 |
__IO uint32_t | SCLH |
__IO uint32_t | SCLL |
__IO uint32_t | CONCLR |
__IO uint32_t | MMCTRL |
__IO uint32_t | ADR1 |
__IO uint32_t | ADR2 |
__IO uint32_t | ADR3 |
__I uint32_t | DATA_BUFFER |
__IO uint32_t | MASK [4] |
Detailed Description
Product name title=UM10462 Chapter title=LPC11U1x I2C-bus controller Modification date=3/16/2011 Major revision=0 Minor revision=3 (I2C)
Definition at line 118 of file LPC11Uxx.h.
Field Documentation
__IO uint32_t ADR0 |
(@ 0x4000000C) I2C Slave Address Register 0
Definition at line 122 of file LPC11Uxx.h.
__IO uint32_t ADR1 |
(@ 0x40000020) I2C Slave Address Register 1
Definition at line 127 of file LPC11Uxx.h.
__IO uint32_t ADR2 |
(@ 0x40000024) I2C Slave Address Register 2
Definition at line 128 of file LPC11Uxx.h.
__IO uint32_t ADR3 |
(@ 0x40000028) I2C Slave Address Register 3
Definition at line 129 of file LPC11Uxx.h.
__IO uint32_t CONCLR |
(@ 0x40000018) I2C Control Clear Register
Definition at line 125 of file LPC11Uxx.h.
__IO uint32_t CONSET |
< (@ 0x40000000) I2C Structure (@ 0x40000000) I2C Control Set Register
Definition at line 119 of file LPC11Uxx.h.
__IO uint32_t DAT |
(@ 0x40000008) I2C Data Register.
Definition at line 121 of file LPC11Uxx.h.
__I uint32_t DATA_BUFFER |
(@ 0x4000002C) Data buffer register
Definition at line 130 of file LPC11Uxx.h.
__IO uint32_t MASK[4] |
(@ 0x40000030) I2C Slave address mask register
Definition at line 132 of file LPC11Uxx.h.
__IO uint32_t MMCTRL |
(@ 0x4000001C) Monitor mode control register
Definition at line 126 of file LPC11Uxx.h.
__IO uint32_t SCLH |
(@ 0x40000010) SCH Duty Cycle Register High Half Word
Definition at line 123 of file LPC11Uxx.h.
__IO uint32_t SCLL |
(@ 0x40000014) SCL Duty Cycle Register Low Half Word
Definition at line 124 of file LPC11Uxx.h.
__I uint32_t STAT |
(@ 0x40000004) I2C Status Register
Definition at line 120 of file LPC11Uxx.h.
Generated on Tue Jul 12 2022 11:27:30 by 1.7.2