PHung Tung
SPKT
targets/cmsis/TARGET_STM/TARGET_STM32F7/stm32f7xx_ll_sdmmc.h@0:e87aa4c49e95, 2019-06-04 (annotated)
- Committer:
- phungductung
- Date:
- Tue Jun 04 21:51:46 2019 +0000
- Revision:
- 0:e87aa4c49e95
libray
Who changed what in which revision?
| User | Revision | Line number | New contents of line |
|---|---|---|---|
| phungductung | 0:e87aa4c49e95 | 1 | /** |
| phungductung | 0:e87aa4c49e95 | 2 | ****************************************************************************** |
| phungductung | 0:e87aa4c49e95 | 3 | * @file stm32f7xx_ll_sdmmc.h |
| phungductung | 0:e87aa4c49e95 | 4 | * @author MCD Application Team |
| phungductung | 0:e87aa4c49e95 | 5 | * @version V1.0.4 |
| phungductung | 0:e87aa4c49e95 | 6 | * @date 09-December-2015 |
| phungductung | 0:e87aa4c49e95 | 7 | * @brief Header file of SDMMC HAL module. |
| phungductung | 0:e87aa4c49e95 | 8 | ****************************************************************************** |
| phungductung | 0:e87aa4c49e95 | 9 | * @attention |
| phungductung | 0:e87aa4c49e95 | 10 | * |
| phungductung | 0:e87aa4c49e95 | 11 | * <h2><center>© COPYRIGHT(c) 2015 STMicroelectronics</center></h2> |
| phungductung | 0:e87aa4c49e95 | 12 | * |
| phungductung | 0:e87aa4c49e95 | 13 | * Redistribution and use in source and binary forms, with or without modification, |
| phungductung | 0:e87aa4c49e95 | 14 | * are permitted provided that the following conditions are met: |
| phungductung | 0:e87aa4c49e95 | 15 | * 1. Redistributions of source code must retain the above copyright notice, |
| phungductung | 0:e87aa4c49e95 | 16 | * this list of conditions and the following disclaimer. |
| phungductung | 0:e87aa4c49e95 | 17 | * 2. Redistributions in binary form must reproduce the above copyright notice, |
| phungductung | 0:e87aa4c49e95 | 18 | * this list of conditions and the following disclaimer in the documentation |
| phungductung | 0:e87aa4c49e95 | 19 | * and/or other materials provided with the distribution. |
| phungductung | 0:e87aa4c49e95 | 20 | * 3. Neither the name of STMicroelectronics nor the names of its contributors |
| phungductung | 0:e87aa4c49e95 | 21 | * may be used to endorse or promote products derived from this software |
| phungductung | 0:e87aa4c49e95 | 22 | * without specific prior written permission. |
| phungductung | 0:e87aa4c49e95 | 23 | * |
| phungductung | 0:e87aa4c49e95 | 24 | * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" |
| phungductung | 0:e87aa4c49e95 | 25 | * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
| phungductung | 0:e87aa4c49e95 | 26 | * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE |
| phungductung | 0:e87aa4c49e95 | 27 | * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE |
| phungductung | 0:e87aa4c49e95 | 28 | * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
| phungductung | 0:e87aa4c49e95 | 29 | * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR |
| phungductung | 0:e87aa4c49e95 | 30 | * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER |
| phungductung | 0:e87aa4c49e95 | 31 | * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, |
| phungductung | 0:e87aa4c49e95 | 32 | * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE |
| phungductung | 0:e87aa4c49e95 | 33 | * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
| phungductung | 0:e87aa4c49e95 | 34 | * |
| phungductung | 0:e87aa4c49e95 | 35 | ****************************************************************************** |
| phungductung | 0:e87aa4c49e95 | 36 | */ |
| phungductung | 0:e87aa4c49e95 | 37 | |
| phungductung | 0:e87aa4c49e95 | 38 | /* Define to prevent recursive inclusion -------------------------------------*/ |
| phungductung | 0:e87aa4c49e95 | 39 | #ifndef __STM32F7xx_LL_SDMMC_H |
| phungductung | 0:e87aa4c49e95 | 40 | #define __STM32F7xx_LL_SDMMC_H |
| phungductung | 0:e87aa4c49e95 | 41 | |
| phungductung | 0:e87aa4c49e95 | 42 | #ifdef __cplusplus |
| phungductung | 0:e87aa4c49e95 | 43 | extern "C" { |
| phungductung | 0:e87aa4c49e95 | 44 | #endif |
| phungductung | 0:e87aa4c49e95 | 45 | |
| phungductung | 0:e87aa4c49e95 | 46 | /* Includes ------------------------------------------------------------------*/ |
| phungductung | 0:e87aa4c49e95 | 47 | #include "stm32f7xx_hal_def.h" |
| phungductung | 0:e87aa4c49e95 | 48 | |
| phungductung | 0:e87aa4c49e95 | 49 | /** @addtogroup STM32F7xx_Driver |
| phungductung | 0:e87aa4c49e95 | 50 | * @{ |
| phungductung | 0:e87aa4c49e95 | 51 | */ |
| phungductung | 0:e87aa4c49e95 | 52 | |
| phungductung | 0:e87aa4c49e95 | 53 | /** @addtogroup SDMMC_LL |
| phungductung | 0:e87aa4c49e95 | 54 | * @{ |
| phungductung | 0:e87aa4c49e95 | 55 | */ |
| phungductung | 0:e87aa4c49e95 | 56 | |
| phungductung | 0:e87aa4c49e95 | 57 | /* Exported types ------------------------------------------------------------*/ |
| phungductung | 0:e87aa4c49e95 | 58 | /** @defgroup SDMMC_LL_Exported_Types SDMMC_LL Exported Types |
| phungductung | 0:e87aa4c49e95 | 59 | * @{ |
| phungductung | 0:e87aa4c49e95 | 60 | */ |
| phungductung | 0:e87aa4c49e95 | 61 | |
| phungductung | 0:e87aa4c49e95 | 62 | /** |
| phungductung | 0:e87aa4c49e95 | 63 | * @brief SDMMC Configuration Structure definition |
| phungductung | 0:e87aa4c49e95 | 64 | */ |
| phungductung | 0:e87aa4c49e95 | 65 | typedef struct |
| phungductung | 0:e87aa4c49e95 | 66 | { |
| phungductung | 0:e87aa4c49e95 | 67 | uint32_t ClockEdge; /*!< Specifies the clock transition on which the bit capture is made. |
| phungductung | 0:e87aa4c49e95 | 68 | This parameter can be a value of @ref SDMMC_LL_Clock_Edge */ |
| phungductung | 0:e87aa4c49e95 | 69 | |
| phungductung | 0:e87aa4c49e95 | 70 | uint32_t ClockBypass; /*!< Specifies whether the SDMMC Clock divider bypass is |
| phungductung | 0:e87aa4c49e95 | 71 | enabled or disabled. |
| phungductung | 0:e87aa4c49e95 | 72 | This parameter can be a value of @ref SDMMC_LL_Clock_Bypass */ |
| phungductung | 0:e87aa4c49e95 | 73 | |
| phungductung | 0:e87aa4c49e95 | 74 | uint32_t ClockPowerSave; /*!< Specifies whether SDMMC Clock output is enabled or |
| phungductung | 0:e87aa4c49e95 | 75 | disabled when the bus is idle. |
| phungductung | 0:e87aa4c49e95 | 76 | This parameter can be a value of @ref SDMMC_LL_Clock_Power_Save */ |
| phungductung | 0:e87aa4c49e95 | 77 | |
| phungductung | 0:e87aa4c49e95 | 78 | uint32_t BusWide; /*!< Specifies the SDMMC bus width. |
| phungductung | 0:e87aa4c49e95 | 79 | This parameter can be a value of @ref SDMMC_LL_Bus_Wide */ |
| phungductung | 0:e87aa4c49e95 | 80 | |
| phungductung | 0:e87aa4c49e95 | 81 | uint32_t HardwareFlowControl; /*!< Specifies whether the SDMMC hardware flow control is enabled or disabled. |
| phungductung | 0:e87aa4c49e95 | 82 | This parameter can be a value of @ref SDMMC_LL_Hardware_Flow_Control */ |
| phungductung | 0:e87aa4c49e95 | 83 | |
| phungductung | 0:e87aa4c49e95 | 84 | uint32_t ClockDiv; /*!< Specifies the clock frequency of the SDMMC controller. |
| phungductung | 0:e87aa4c49e95 | 85 | This parameter can be a value between Min_Data = 0 and Max_Data = 255 */ |
| phungductung | 0:e87aa4c49e95 | 86 | |
| phungductung | 0:e87aa4c49e95 | 87 | }SDMMC_InitTypeDef; |
| phungductung | 0:e87aa4c49e95 | 88 | |
| phungductung | 0:e87aa4c49e95 | 89 | |
| phungductung | 0:e87aa4c49e95 | 90 | /** |
| phungductung | 0:e87aa4c49e95 | 91 | * @brief SDMMC Command Control structure |
| phungductung | 0:e87aa4c49e95 | 92 | */ |
| phungductung | 0:e87aa4c49e95 | 93 | typedef struct |
| phungductung | 0:e87aa4c49e95 | 94 | { |
| phungductung | 0:e87aa4c49e95 | 95 | uint32_t Argument; /*!< Specifies the SDMMC command argument which is sent |
| phungductung | 0:e87aa4c49e95 | 96 | to a card as part of a command message. If a command |
| phungductung | 0:e87aa4c49e95 | 97 | contains an argument, it must be loaded into this register |
| phungductung | 0:e87aa4c49e95 | 98 | before writing the command to the command register. */ |
| phungductung | 0:e87aa4c49e95 | 99 | |
| phungductung | 0:e87aa4c49e95 | 100 | uint32_t CmdIndex; /*!< Specifies the SDMMC command index. It must be Min_Data = 0 and |
| phungductung | 0:e87aa4c49e95 | 101 | Max_Data = 64 */ |
| phungductung | 0:e87aa4c49e95 | 102 | |
| phungductung | 0:e87aa4c49e95 | 103 | uint32_t Response; /*!< Specifies the SDMMC response type. |
| phungductung | 0:e87aa4c49e95 | 104 | This parameter can be a value of @ref SDMMC_LL_Response_Type */ |
| phungductung | 0:e87aa4c49e95 | 105 | |
| phungductung | 0:e87aa4c49e95 | 106 | uint32_t WaitForInterrupt; /*!< Specifies whether SDMMC wait for interrupt request is |
| phungductung | 0:e87aa4c49e95 | 107 | enabled or disabled. |
| phungductung | 0:e87aa4c49e95 | 108 | This parameter can be a value of @ref SDMMC_LL_Wait_Interrupt_State */ |
| phungductung | 0:e87aa4c49e95 | 109 | |
| phungductung | 0:e87aa4c49e95 | 110 | uint32_t CPSM; /*!< Specifies whether SDMMC Command path state machine (CPSM) |
| phungductung | 0:e87aa4c49e95 | 111 | is enabled or disabled. |
| phungductung | 0:e87aa4c49e95 | 112 | This parameter can be a value of @ref SDMMC_LL_CPSM_State */ |
| phungductung | 0:e87aa4c49e95 | 113 | }SDMMC_CmdInitTypeDef; |
| phungductung | 0:e87aa4c49e95 | 114 | |
| phungductung | 0:e87aa4c49e95 | 115 | |
| phungductung | 0:e87aa4c49e95 | 116 | /** |
| phungductung | 0:e87aa4c49e95 | 117 | * @brief SDMMC Data Control structure |
| phungductung | 0:e87aa4c49e95 | 118 | */ |
| phungductung | 0:e87aa4c49e95 | 119 | typedef struct |
| phungductung | 0:e87aa4c49e95 | 120 | { |
| phungductung | 0:e87aa4c49e95 | 121 | uint32_t DataTimeOut; /*!< Specifies the data timeout period in card bus clock periods. */ |
| phungductung | 0:e87aa4c49e95 | 122 | |
| phungductung | 0:e87aa4c49e95 | 123 | uint32_t DataLength; /*!< Specifies the number of data bytes to be transferred. */ |
| phungductung | 0:e87aa4c49e95 | 124 | |
| phungductung | 0:e87aa4c49e95 | 125 | uint32_t DataBlockSize; /*!< Specifies the data block size for block transfer. |
| phungductung | 0:e87aa4c49e95 | 126 | This parameter can be a value of @ref SDMMC_LL_Data_Block_Size */ |
| phungductung | 0:e87aa4c49e95 | 127 | |
| phungductung | 0:e87aa4c49e95 | 128 | uint32_t TransferDir; /*!< Specifies the data transfer direction, whether the transfer |
| phungductung | 0:e87aa4c49e95 | 129 | is a read or write. |
| phungductung | 0:e87aa4c49e95 | 130 | This parameter can be a value of @ref SDMMC_LL_Transfer_Direction */ |
| phungductung | 0:e87aa4c49e95 | 131 | |
| phungductung | 0:e87aa4c49e95 | 132 | uint32_t TransferMode; /*!< Specifies whether data transfer is in stream or block mode. |
| phungductung | 0:e87aa4c49e95 | 133 | This parameter can be a value of @ref SDMMC_LL_Transfer_Type */ |
| phungductung | 0:e87aa4c49e95 | 134 | |
| phungductung | 0:e87aa4c49e95 | 135 | uint32_t DPSM; /*!< Specifies whether SDMMC Data path state machine (DPSM) |
| phungductung | 0:e87aa4c49e95 | 136 | is enabled or disabled. |
| phungductung | 0:e87aa4c49e95 | 137 | This parameter can be a value of @ref SDMMC_LL_DPSM_State */ |
| phungductung | 0:e87aa4c49e95 | 138 | }SDMMC_DataInitTypeDef; |
| phungductung | 0:e87aa4c49e95 | 139 | |
| phungductung | 0:e87aa4c49e95 | 140 | /** |
| phungductung | 0:e87aa4c49e95 | 141 | * @} |
| phungductung | 0:e87aa4c49e95 | 142 | */ |
| phungductung | 0:e87aa4c49e95 | 143 | |
| phungductung | 0:e87aa4c49e95 | 144 | /* Exported constants --------------------------------------------------------*/ |
| phungductung | 0:e87aa4c49e95 | 145 | /** @defgroup SDMMC_LL_Exported_Constants SDMMC_LL Exported Constants |
| phungductung | 0:e87aa4c49e95 | 146 | * @{ |
| phungductung | 0:e87aa4c49e95 | 147 | */ |
| phungductung | 0:e87aa4c49e95 | 148 | |
| phungductung | 0:e87aa4c49e95 | 149 | /** @defgroup SDMMC_LL_Clock_Edge Clock Edge |
| phungductung | 0:e87aa4c49e95 | 150 | * @{ |
| phungductung | 0:e87aa4c49e95 | 151 | */ |
| phungductung | 0:e87aa4c49e95 | 152 | #define SDMMC_CLOCK_EDGE_RISING ((uint32_t)0x00000000) |
| phungductung | 0:e87aa4c49e95 | 153 | #define SDMMC_CLOCK_EDGE_FALLING SDMMC_CLKCR_NEGEDGE |
| phungductung | 0:e87aa4c49e95 | 154 | |
| phungductung | 0:e87aa4c49e95 | 155 | #define IS_SDMMC_CLOCK_EDGE(EDGE) (((EDGE) == SDMMC_CLOCK_EDGE_RISING) || \ |
| phungductung | 0:e87aa4c49e95 | 156 | ((EDGE) == SDMMC_CLOCK_EDGE_FALLING)) |
| phungductung | 0:e87aa4c49e95 | 157 | /** |
| phungductung | 0:e87aa4c49e95 | 158 | * @} |
| phungductung | 0:e87aa4c49e95 | 159 | */ |
| phungductung | 0:e87aa4c49e95 | 160 | |
| phungductung | 0:e87aa4c49e95 | 161 | /** @defgroup SDMMC_LL_Clock_Bypass Clock Bypass |
| phungductung | 0:e87aa4c49e95 | 162 | * @{ |
| phungductung | 0:e87aa4c49e95 | 163 | */ |
| phungductung | 0:e87aa4c49e95 | 164 | #define SDMMC_CLOCK_BYPASS_DISABLE ((uint32_t)0x00000000) |
| phungductung | 0:e87aa4c49e95 | 165 | #define SDMMC_CLOCK_BYPASS_ENABLE SDMMC_CLKCR_BYPASS |
| phungductung | 0:e87aa4c49e95 | 166 | |
| phungductung | 0:e87aa4c49e95 | 167 | #define IS_SDMMC_CLOCK_BYPASS(BYPASS) (((BYPASS) == SDMMC_CLOCK_BYPASS_DISABLE) || \ |
| phungductung | 0:e87aa4c49e95 | 168 | ((BYPASS) == SDMMC_CLOCK_BYPASS_ENABLE)) |
| phungductung | 0:e87aa4c49e95 | 169 | /** |
| phungductung | 0:e87aa4c49e95 | 170 | * @} |
| phungductung | 0:e87aa4c49e95 | 171 | */ |
| phungductung | 0:e87aa4c49e95 | 172 | |
| phungductung | 0:e87aa4c49e95 | 173 | /** @defgroup SDMMC_LL_Clock_Power_Save Clock Power Saving |
| phungductung | 0:e87aa4c49e95 | 174 | * @{ |
| phungductung | 0:e87aa4c49e95 | 175 | */ |
| phungductung | 0:e87aa4c49e95 | 176 | #define SDMMC_CLOCK_POWER_SAVE_DISABLE ((uint32_t)0x00000000) |
| phungductung | 0:e87aa4c49e95 | 177 | #define SDMMC_CLOCK_POWER_SAVE_ENABLE SDMMC_CLKCR_PWRSAV |
| phungductung | 0:e87aa4c49e95 | 178 | |
| phungductung | 0:e87aa4c49e95 | 179 | #define IS_SDMMC_CLOCK_POWER_SAVE(SAVE) (((SAVE) == SDMMC_CLOCK_POWER_SAVE_DISABLE) || \ |
| phungductung | 0:e87aa4c49e95 | 180 | ((SAVE) == SDMMC_CLOCK_POWER_SAVE_ENABLE)) |
| phungductung | 0:e87aa4c49e95 | 181 | /** |
| phungductung | 0:e87aa4c49e95 | 182 | * @} |
| phungductung | 0:e87aa4c49e95 | 183 | */ |
| phungductung | 0:e87aa4c49e95 | 184 | |
| phungductung | 0:e87aa4c49e95 | 185 | /** @defgroup SDMMC_LL_Bus_Wide Bus Width |
| phungductung | 0:e87aa4c49e95 | 186 | * @{ |
| phungductung | 0:e87aa4c49e95 | 187 | */ |
| phungductung | 0:e87aa4c49e95 | 188 | #define SDMMC_BUS_WIDE_1B ((uint32_t)0x00000000) |
| phungductung | 0:e87aa4c49e95 | 189 | #define SDMMC_BUS_WIDE_4B SDMMC_CLKCR_WIDBUS_0 |
| phungductung | 0:e87aa4c49e95 | 190 | #define SDMMC_BUS_WIDE_8B SDMMC_CLKCR_WIDBUS_1 |
| phungductung | 0:e87aa4c49e95 | 191 | |
| phungductung | 0:e87aa4c49e95 | 192 | #define IS_SDMMC_BUS_WIDE(WIDE) (((WIDE) == SDMMC_BUS_WIDE_1B) || \ |
| phungductung | 0:e87aa4c49e95 | 193 | ((WIDE) == SDMMC_BUS_WIDE_4B) || \ |
| phungductung | 0:e87aa4c49e95 | 194 | ((WIDE) == SDMMC_BUS_WIDE_8B)) |
| phungductung | 0:e87aa4c49e95 | 195 | /** |
| phungductung | 0:e87aa4c49e95 | 196 | * @} |
| phungductung | 0:e87aa4c49e95 | 197 | */ |
| phungductung | 0:e87aa4c49e95 | 198 | |
| phungductung | 0:e87aa4c49e95 | 199 | /** @defgroup SDMMC_LL_Hardware_Flow_Control Hardware Flow Control |
| phungductung | 0:e87aa4c49e95 | 200 | * @{ |
| phungductung | 0:e87aa4c49e95 | 201 | */ |
| phungductung | 0:e87aa4c49e95 | 202 | #define SDMMC_HARDWARE_FLOW_CONTROL_DISABLE ((uint32_t)0x00000000) |
| phungductung | 0:e87aa4c49e95 | 203 | #define SDMMC_HARDWARE_FLOW_CONTROL_ENABLE SDMMC_CLKCR_HWFC_EN |
| phungductung | 0:e87aa4c49e95 | 204 | |
| phungductung | 0:e87aa4c49e95 | 205 | #define IS_SDMMC_HARDWARE_FLOW_CONTROL(CONTROL) (((CONTROL) == SDMMC_HARDWARE_FLOW_CONTROL_DISABLE) || \ |
| phungductung | 0:e87aa4c49e95 | 206 | ((CONTROL) == SDMMC_HARDWARE_FLOW_CONTROL_ENABLE)) |
| phungductung | 0:e87aa4c49e95 | 207 | /** |
| phungductung | 0:e87aa4c49e95 | 208 | * @} |
| phungductung | 0:e87aa4c49e95 | 209 | */ |
| phungductung | 0:e87aa4c49e95 | 210 | |
| phungductung | 0:e87aa4c49e95 | 211 | /** @defgroup SDMMC_LL_Clock_Division Clock Division |
| phungductung | 0:e87aa4c49e95 | 212 | * @{ |
| phungductung | 0:e87aa4c49e95 | 213 | */ |
| phungductung | 0:e87aa4c49e95 | 214 | #define IS_SDMMC_CLKDIV(DIV) ((DIV) <= 0xFF) |
| phungductung | 0:e87aa4c49e95 | 215 | /** |
| phungductung | 0:e87aa4c49e95 | 216 | * @} |
| phungductung | 0:e87aa4c49e95 | 217 | */ |
| phungductung | 0:e87aa4c49e95 | 218 | |
| phungductung | 0:e87aa4c49e95 | 219 | /** @defgroup SDMMC_LL_Command_Index Command Index |
| phungductung | 0:e87aa4c49e95 | 220 | * @{ |
| phungductung | 0:e87aa4c49e95 | 221 | */ |
| phungductung | 0:e87aa4c49e95 | 222 | #define IS_SDMMC_CMD_INDEX(INDEX) ((INDEX) < 0x40) |
| phungductung | 0:e87aa4c49e95 | 223 | /** |
| phungductung | 0:e87aa4c49e95 | 224 | * @} |
| phungductung | 0:e87aa4c49e95 | 225 | */ |
| phungductung | 0:e87aa4c49e95 | 226 | |
| phungductung | 0:e87aa4c49e95 | 227 | /** @defgroup SDMMC_LL_Response_Type Response Type |
| phungductung | 0:e87aa4c49e95 | 228 | * @{ |
| phungductung | 0:e87aa4c49e95 | 229 | */ |
| phungductung | 0:e87aa4c49e95 | 230 | #define SDMMC_RESPONSE_NO ((uint32_t)0x00000000) |
| phungductung | 0:e87aa4c49e95 | 231 | #define SDMMC_RESPONSE_SHORT SDMMC_CMD_WAITRESP_0 |
| phungductung | 0:e87aa4c49e95 | 232 | #define SDMMC_RESPONSE_LONG SDMMC_CMD_WAITRESP |
| phungductung | 0:e87aa4c49e95 | 233 | |
| phungductung | 0:e87aa4c49e95 | 234 | #define IS_SDMMC_RESPONSE(RESPONSE) (((RESPONSE) == SDMMC_RESPONSE_NO) || \ |
| phungductung | 0:e87aa4c49e95 | 235 | ((RESPONSE) == SDMMC_RESPONSE_SHORT) || \ |
| phungductung | 0:e87aa4c49e95 | 236 | ((RESPONSE) == SDMMC_RESPONSE_LONG)) |
| phungductung | 0:e87aa4c49e95 | 237 | /** |
| phungductung | 0:e87aa4c49e95 | 238 | * @} |
| phungductung | 0:e87aa4c49e95 | 239 | */ |
| phungductung | 0:e87aa4c49e95 | 240 | |
| phungductung | 0:e87aa4c49e95 | 241 | /** @defgroup SDMMC_LL_Wait_Interrupt_State Wait Interrupt |
| phungductung | 0:e87aa4c49e95 | 242 | * @{ |
| phungductung | 0:e87aa4c49e95 | 243 | */ |
| phungductung | 0:e87aa4c49e95 | 244 | #define SDMMC_WAIT_NO ((uint32_t)0x00000000) |
| phungductung | 0:e87aa4c49e95 | 245 | #define SDMMC_WAIT_IT SDMMC_CMD_WAITINT |
| phungductung | 0:e87aa4c49e95 | 246 | #define SDMMC_WAIT_PEND SDMMC_CMD_WAITPEND |
| phungductung | 0:e87aa4c49e95 | 247 | |
| phungductung | 0:e87aa4c49e95 | 248 | #define IS_SDMMC_WAIT(WAIT) (((WAIT) == SDMMC_WAIT_NO) || \ |
| phungductung | 0:e87aa4c49e95 | 249 | ((WAIT) == SDMMC_WAIT_IT) || \ |
| phungductung | 0:e87aa4c49e95 | 250 | ((WAIT) == SDMMC_WAIT_PEND)) |
| phungductung | 0:e87aa4c49e95 | 251 | /** |
| phungductung | 0:e87aa4c49e95 | 252 | * @} |
| phungductung | 0:e87aa4c49e95 | 253 | */ |
| phungductung | 0:e87aa4c49e95 | 254 | |
| phungductung | 0:e87aa4c49e95 | 255 | /** @defgroup SDMMC_LL_CPSM_State CPSM State |
| phungductung | 0:e87aa4c49e95 | 256 | * @{ |
| phungductung | 0:e87aa4c49e95 | 257 | */ |
| phungductung | 0:e87aa4c49e95 | 258 | #define SDMMC_CPSM_DISABLE ((uint32_t)0x00000000) |
| phungductung | 0:e87aa4c49e95 | 259 | #define SDMMC_CPSM_ENABLE SDMMC_CMD_CPSMEN |
| phungductung | 0:e87aa4c49e95 | 260 | |
| phungductung | 0:e87aa4c49e95 | 261 | #define IS_SDMMC_CPSM(CPSM) (((CPSM) == SDMMC_CPSM_DISABLE) || \ |
| phungductung | 0:e87aa4c49e95 | 262 | ((CPSM) == SDMMC_CPSM_ENABLE)) |
| phungductung | 0:e87aa4c49e95 | 263 | /** |
| phungductung | 0:e87aa4c49e95 | 264 | * @} |
| phungductung | 0:e87aa4c49e95 | 265 | */ |
| phungductung | 0:e87aa4c49e95 | 266 | |
| phungductung | 0:e87aa4c49e95 | 267 | /** @defgroup SDMMC_LL_Response_Registers Response Register |
| phungductung | 0:e87aa4c49e95 | 268 | * @{ |
| phungductung | 0:e87aa4c49e95 | 269 | */ |
| phungductung | 0:e87aa4c49e95 | 270 | #define SDMMC_RESP1 ((uint32_t)0x00000000) |
| phungductung | 0:e87aa4c49e95 | 271 | #define SDMMC_RESP2 ((uint32_t)0x00000004) |
| phungductung | 0:e87aa4c49e95 | 272 | #define SDMMC_RESP3 ((uint32_t)0x00000008) |
| phungductung | 0:e87aa4c49e95 | 273 | #define SDMMC_RESP4 ((uint32_t)0x0000000C) |
| phungductung | 0:e87aa4c49e95 | 274 | |
| phungductung | 0:e87aa4c49e95 | 275 | #define IS_SDMMC_RESP(RESP) (((RESP) == SDMMC_RESP1) || \ |
| phungductung | 0:e87aa4c49e95 | 276 | ((RESP) == SDMMC_RESP2) || \ |
| phungductung | 0:e87aa4c49e95 | 277 | ((RESP) == SDMMC_RESP3) || \ |
| phungductung | 0:e87aa4c49e95 | 278 | ((RESP) == SDMMC_RESP4)) |
| phungductung | 0:e87aa4c49e95 | 279 | /** |
| phungductung | 0:e87aa4c49e95 | 280 | * @} |
| phungductung | 0:e87aa4c49e95 | 281 | */ |
| phungductung | 0:e87aa4c49e95 | 282 | |
| phungductung | 0:e87aa4c49e95 | 283 | /** @defgroup SDMMC_LL_Data_Length Data Lenght |
| phungductung | 0:e87aa4c49e95 | 284 | * @{ |
| phungductung | 0:e87aa4c49e95 | 285 | */ |
| phungductung | 0:e87aa4c49e95 | 286 | #define IS_SDMMC_DATA_LENGTH(LENGTH) ((LENGTH) <= 0x01FFFFFF) |
| phungductung | 0:e87aa4c49e95 | 287 | /** |
| phungductung | 0:e87aa4c49e95 | 288 | * @} |
| phungductung | 0:e87aa4c49e95 | 289 | */ |
| phungductung | 0:e87aa4c49e95 | 290 | |
| phungductung | 0:e87aa4c49e95 | 291 | /** @defgroup SDMMC_LL_Data_Block_Size Data Block Size |
| phungductung | 0:e87aa4c49e95 | 292 | * @{ |
| phungductung | 0:e87aa4c49e95 | 293 | */ |
| phungductung | 0:e87aa4c49e95 | 294 | #define SDMMC_DATABLOCK_SIZE_1B ((uint32_t)0x00000000) |
| phungductung | 0:e87aa4c49e95 | 295 | #define SDMMC_DATABLOCK_SIZE_2B SDMMC_DCTRL_DBLOCKSIZE_0 |
| phungductung | 0:e87aa4c49e95 | 296 | #define SDMMC_DATABLOCK_SIZE_4B SDMMC_DCTRL_DBLOCKSIZE_1 |
| phungductung | 0:e87aa4c49e95 | 297 | #define SDMMC_DATABLOCK_SIZE_8B (SDMMC_DCTRL_DBLOCKSIZE_0|SDMMC_DCTRL_DBLOCKSIZE_1) |
| phungductung | 0:e87aa4c49e95 | 298 | #define SDMMC_DATABLOCK_SIZE_16B SDMMC_DCTRL_DBLOCKSIZE_2 |
| phungductung | 0:e87aa4c49e95 | 299 | #define SDMMC_DATABLOCK_SIZE_32B (SDMMC_DCTRL_DBLOCKSIZE_0|SDMMC_DCTRL_DBLOCKSIZE_2) |
| phungductung | 0:e87aa4c49e95 | 300 | #define SDMMC_DATABLOCK_SIZE_64B (SDMMC_DCTRL_DBLOCKSIZE_1|SDMMC_DCTRL_DBLOCKSIZE_2) |
| phungductung | 0:e87aa4c49e95 | 301 | #define SDMMC_DATABLOCK_SIZE_128B (SDMMC_DCTRL_DBLOCKSIZE_0|SDMMC_DCTRL_DBLOCKSIZE_1|SDMMC_DCTRL_DBLOCKSIZE_2) |
| phungductung | 0:e87aa4c49e95 | 302 | #define SDMMC_DATABLOCK_SIZE_256B SDMMC_DCTRL_DBLOCKSIZE_3 |
| phungductung | 0:e87aa4c49e95 | 303 | #define SDMMC_DATABLOCK_SIZE_512B (SDMMC_DCTRL_DBLOCKSIZE_0|SDMMC_DCTRL_DBLOCKSIZE_3) |
| phungductung | 0:e87aa4c49e95 | 304 | #define SDMMC_DATABLOCK_SIZE_1024B (SDMMC_DCTRL_DBLOCKSIZE_1|SDMMC_DCTRL_DBLOCKSIZE_3) |
| phungductung | 0:e87aa4c49e95 | 305 | #define SDMMC_DATABLOCK_SIZE_2048B (SDMMC_DCTRL_DBLOCKSIZE_0|SDMMC_DCTRL_DBLOCKSIZE_1|SDMMC_DCTRL_DBLOCKSIZE_3) |
| phungductung | 0:e87aa4c49e95 | 306 | #define SDMMC_DATABLOCK_SIZE_4096B (SDMMC_DCTRL_DBLOCKSIZE_2|SDMMC_DCTRL_DBLOCKSIZE_3) |
| phungductung | 0:e87aa4c49e95 | 307 | #define SDMMC_DATABLOCK_SIZE_8192B (SDMMC_DCTRL_DBLOCKSIZE_0|SDMMC_DCTRL_DBLOCKSIZE_2|SDMMC_DCTRL_DBLOCKSIZE_3) |
| phungductung | 0:e87aa4c49e95 | 308 | #define SDMMC_DATABLOCK_SIZE_16384B (SDMMC_DCTRL_DBLOCKSIZE_1|SDMMC_DCTRL_DBLOCKSIZE_2|SDMMC_DCTRL_DBLOCKSIZE_3) |
| phungductung | 0:e87aa4c49e95 | 309 | |
| phungductung | 0:e87aa4c49e95 | 310 | #define IS_SDMMC_BLOCK_SIZE(SIZE) (((SIZE) == SDMMC_DATABLOCK_SIZE_1B) || \ |
| phungductung | 0:e87aa4c49e95 | 311 | ((SIZE) == SDMMC_DATABLOCK_SIZE_2B) || \ |
| phungductung | 0:e87aa4c49e95 | 312 | ((SIZE) == SDMMC_DATABLOCK_SIZE_4B) || \ |
| phungductung | 0:e87aa4c49e95 | 313 | ((SIZE) == SDMMC_DATABLOCK_SIZE_8B) || \ |
| phungductung | 0:e87aa4c49e95 | 314 | ((SIZE) == SDMMC_DATABLOCK_SIZE_16B) || \ |
| phungductung | 0:e87aa4c49e95 | 315 | ((SIZE) == SDMMC_DATABLOCK_SIZE_32B) || \ |
| phungductung | 0:e87aa4c49e95 | 316 | ((SIZE) == SDMMC_DATABLOCK_SIZE_64B) || \ |
| phungductung | 0:e87aa4c49e95 | 317 | ((SIZE) == SDMMC_DATABLOCK_SIZE_128B) || \ |
| phungductung | 0:e87aa4c49e95 | 318 | ((SIZE) == SDMMC_DATABLOCK_SIZE_256B) || \ |
| phungductung | 0:e87aa4c49e95 | 319 | ((SIZE) == SDMMC_DATABLOCK_SIZE_512B) || \ |
| phungductung | 0:e87aa4c49e95 | 320 | ((SIZE) == SDMMC_DATABLOCK_SIZE_1024B) || \ |
| phungductung | 0:e87aa4c49e95 | 321 | ((SIZE) == SDMMC_DATABLOCK_SIZE_2048B) || \ |
| phungductung | 0:e87aa4c49e95 | 322 | ((SIZE) == SDMMC_DATABLOCK_SIZE_4096B) || \ |
| phungductung | 0:e87aa4c49e95 | 323 | ((SIZE) == SDMMC_DATABLOCK_SIZE_8192B) || \ |
| phungductung | 0:e87aa4c49e95 | 324 | ((SIZE) == SDMMC_DATABLOCK_SIZE_16384B)) |
| phungductung | 0:e87aa4c49e95 | 325 | /** |
| phungductung | 0:e87aa4c49e95 | 326 | * @} |
| phungductung | 0:e87aa4c49e95 | 327 | */ |
| phungductung | 0:e87aa4c49e95 | 328 | |
| phungductung | 0:e87aa4c49e95 | 329 | /** @defgroup SDMMC_LL_Transfer_Direction Transfer Direction |
| phungductung | 0:e87aa4c49e95 | 330 | * @{ |
| phungductung | 0:e87aa4c49e95 | 331 | */ |
| phungductung | 0:e87aa4c49e95 | 332 | #define SDMMC_TRANSFER_DIR_TO_CARD ((uint32_t)0x00000000) |
| phungductung | 0:e87aa4c49e95 | 333 | #define SDMMC_TRANSFER_DIR_TO_SDMMC SDMMC_DCTRL_DTDIR |
| phungductung | 0:e87aa4c49e95 | 334 | |
| phungductung | 0:e87aa4c49e95 | 335 | #define IS_SDMMC_TRANSFER_DIR(DIR) (((DIR) == SDMMC_TRANSFER_DIR_TO_CARD) || \ |
| phungductung | 0:e87aa4c49e95 | 336 | ((DIR) == SDMMC_TRANSFER_DIR_TO_SDMMC)) |
| phungductung | 0:e87aa4c49e95 | 337 | /** |
| phungductung | 0:e87aa4c49e95 | 338 | * @} |
| phungductung | 0:e87aa4c49e95 | 339 | */ |
| phungductung | 0:e87aa4c49e95 | 340 | |
| phungductung | 0:e87aa4c49e95 | 341 | /** @defgroup SDMMC_LL_Transfer_Type Transfer Type |
| phungductung | 0:e87aa4c49e95 | 342 | * @{ |
| phungductung | 0:e87aa4c49e95 | 343 | */ |
| phungductung | 0:e87aa4c49e95 | 344 | #define SDMMC_TRANSFER_MODE_BLOCK ((uint32_t)0x00000000) |
| phungductung | 0:e87aa4c49e95 | 345 | #define SDMMC_TRANSFER_MODE_STREAM SDMMC_DCTRL_DTMODE |
| phungductung | 0:e87aa4c49e95 | 346 | |
| phungductung | 0:e87aa4c49e95 | 347 | #define IS_SDMMC_TRANSFER_MODE(MODE) (((MODE) == SDMMC_TRANSFER_MODE_BLOCK) || \ |
| phungductung | 0:e87aa4c49e95 | 348 | ((MODE) == SDMMC_TRANSFER_MODE_STREAM)) |
| phungductung | 0:e87aa4c49e95 | 349 | /** |
| phungductung | 0:e87aa4c49e95 | 350 | * @} |
| phungductung | 0:e87aa4c49e95 | 351 | */ |
| phungductung | 0:e87aa4c49e95 | 352 | |
| phungductung | 0:e87aa4c49e95 | 353 | /** @defgroup SDMMC_LL_DPSM_State DPSM State |
| phungductung | 0:e87aa4c49e95 | 354 | * @{ |
| phungductung | 0:e87aa4c49e95 | 355 | */ |
| phungductung | 0:e87aa4c49e95 | 356 | #define SDMMC_DPSM_DISABLE ((uint32_t)0x00000000) |
| phungductung | 0:e87aa4c49e95 | 357 | #define SDMMC_DPSM_ENABLE SDMMC_DCTRL_DTEN |
| phungductung | 0:e87aa4c49e95 | 358 | |
| phungductung | 0:e87aa4c49e95 | 359 | #define IS_SDMMC_DPSM(DPSM) (((DPSM) == SDMMC_DPSM_DISABLE) ||\ |
| phungductung | 0:e87aa4c49e95 | 360 | ((DPSM) == SDMMC_DPSM_ENABLE)) |
| phungductung | 0:e87aa4c49e95 | 361 | /** |
| phungductung | 0:e87aa4c49e95 | 362 | * @} |
| phungductung | 0:e87aa4c49e95 | 363 | */ |
| phungductung | 0:e87aa4c49e95 | 364 | |
| phungductung | 0:e87aa4c49e95 | 365 | /** @defgroup SDMMC_LL_Read_Wait_Mode Read Wait Mode |
| phungductung | 0:e87aa4c49e95 | 366 | * @{ |
| phungductung | 0:e87aa4c49e95 | 367 | */ |
| phungductung | 0:e87aa4c49e95 | 368 | #define SDMMC_READ_WAIT_MODE_DATA2 ((uint32_t)0x00000000) |
| phungductung | 0:e87aa4c49e95 | 369 | #define SDMMC_READ_WAIT_MODE_CLK (SDMMC_DCTRL_RWMOD) |
| phungductung | 0:e87aa4c49e95 | 370 | |
| phungductung | 0:e87aa4c49e95 | 371 | #define IS_SDMMC_READWAIT_MODE(MODE) (((MODE) == SDMMC_READ_WAIT_MODE_CLK) || \ |
| phungductung | 0:e87aa4c49e95 | 372 | ((MODE) == SDMMC_READ_WAIT_MODE_DATA2)) |
| phungductung | 0:e87aa4c49e95 | 373 | /** |
| phungductung | 0:e87aa4c49e95 | 374 | * @} |
| phungductung | 0:e87aa4c49e95 | 375 | */ |
| phungductung | 0:e87aa4c49e95 | 376 | |
| phungductung | 0:e87aa4c49e95 | 377 | /** @defgroup SDMMC_LL_Interrupt_sources Interrupt Sources |
| phungductung | 0:e87aa4c49e95 | 378 | * @{ |
| phungductung | 0:e87aa4c49e95 | 379 | */ |
| phungductung | 0:e87aa4c49e95 | 380 | #define SDMMC_IT_CCRCFAIL SDMMC_STA_CCRCFAIL |
| phungductung | 0:e87aa4c49e95 | 381 | #define SDMMC_IT_DCRCFAIL SDMMC_STA_DCRCFAIL |
| phungductung | 0:e87aa4c49e95 | 382 | #define SDMMC_IT_CTIMEOUT SDMMC_STA_CTIMEOUT |
| phungductung | 0:e87aa4c49e95 | 383 | #define SDMMC_IT_DTIMEOUT SDMMC_STA_DTIMEOUT |
| phungductung | 0:e87aa4c49e95 | 384 | #define SDMMC_IT_TXUNDERR SDMMC_STA_TXUNDERR |
| phungductung | 0:e87aa4c49e95 | 385 | #define SDMMC_IT_RXOVERR SDMMC_STA_RXOVERR |
| phungductung | 0:e87aa4c49e95 | 386 | #define SDMMC_IT_CMDREND SDMMC_STA_CMDREND |
| phungductung | 0:e87aa4c49e95 | 387 | #define SDMMC_IT_CMDSENT SDMMC_STA_CMDSENT |
| phungductung | 0:e87aa4c49e95 | 388 | #define SDMMC_IT_DATAEND SDMMC_STA_DATAEND |
| phungductung | 0:e87aa4c49e95 | 389 | #define SDMMC_IT_DBCKEND SDMMC_STA_DBCKEND |
| phungductung | 0:e87aa4c49e95 | 390 | #define SDMMC_IT_CMDACT SDMMC_STA_CMDACT |
| phungductung | 0:e87aa4c49e95 | 391 | #define SDMMC_IT_TXACT SDMMC_STA_TXACT |
| phungductung | 0:e87aa4c49e95 | 392 | #define SDMMC_IT_RXACT SDMMC_STA_RXACT |
| phungductung | 0:e87aa4c49e95 | 393 | #define SDMMC_IT_TXFIFOHE SDMMC_STA_TXFIFOHE |
| phungductung | 0:e87aa4c49e95 | 394 | #define SDMMC_IT_RXFIFOHF SDMMC_STA_RXFIFOHF |
| phungductung | 0:e87aa4c49e95 | 395 | #define SDMMC_IT_TXFIFOF SDMMC_STA_TXFIFOF |
| phungductung | 0:e87aa4c49e95 | 396 | #define SDMMC_IT_RXFIFOF SDMMC_STA_RXFIFOF |
| phungductung | 0:e87aa4c49e95 | 397 | #define SDMMC_IT_TXFIFOE SDMMC_STA_TXFIFOE |
| phungductung | 0:e87aa4c49e95 | 398 | #define SDMMC_IT_RXFIFOE SDMMC_STA_RXFIFOE |
| phungductung | 0:e87aa4c49e95 | 399 | #define SDMMC_IT_TXDAVL SDMMC_STA_TXDAVL |
| phungductung | 0:e87aa4c49e95 | 400 | #define SDMMC_IT_RXDAVL SDMMC_STA_RXDAVL |
| phungductung | 0:e87aa4c49e95 | 401 | #define SDMMC_IT_SDIOIT SDMMC_STA_SDIOIT |
| phungductung | 0:e87aa4c49e95 | 402 | /** |
| phungductung | 0:e87aa4c49e95 | 403 | * @} |
| phungductung | 0:e87aa4c49e95 | 404 | */ |
| phungductung | 0:e87aa4c49e95 | 405 | |
| phungductung | 0:e87aa4c49e95 | 406 | /** @defgroup SDMMC_LL_Flags Flags |
| phungductung | 0:e87aa4c49e95 | 407 | * @{ |
| phungductung | 0:e87aa4c49e95 | 408 | */ |
| phungductung | 0:e87aa4c49e95 | 409 | #define SDMMC_FLAG_CCRCFAIL SDMMC_STA_CCRCFAIL |
| phungductung | 0:e87aa4c49e95 | 410 | #define SDMMC_FLAG_DCRCFAIL SDMMC_STA_DCRCFAIL |
| phungductung | 0:e87aa4c49e95 | 411 | #define SDMMC_FLAG_CTIMEOUT SDMMC_STA_CTIMEOUT |
| phungductung | 0:e87aa4c49e95 | 412 | #define SDMMC_FLAG_DTIMEOUT SDMMC_STA_DTIMEOUT |
| phungductung | 0:e87aa4c49e95 | 413 | #define SDMMC_FLAG_TXUNDERR SDMMC_STA_TXUNDERR |
| phungductung | 0:e87aa4c49e95 | 414 | #define SDMMC_FLAG_RXOVERR SDMMC_STA_RXOVERR |
| phungductung | 0:e87aa4c49e95 | 415 | #define SDMMC_FLAG_CMDREND SDMMC_STA_CMDREND |
| phungductung | 0:e87aa4c49e95 | 416 | #define SDMMC_FLAG_CMDSENT SDMMC_STA_CMDSENT |
| phungductung | 0:e87aa4c49e95 | 417 | #define SDMMC_FLAG_DATAEND SDMMC_STA_DATAEND |
| phungductung | 0:e87aa4c49e95 | 418 | #define SDMMC_FLAG_DBCKEND SDMMC_STA_DBCKEND |
| phungductung | 0:e87aa4c49e95 | 419 | #define SDMMC_FLAG_CMDACT SDMMC_STA_CMDACT |
| phungductung | 0:e87aa4c49e95 | 420 | #define SDMMC_FLAG_TXACT SDMMC_STA_TXACT |
| phungductung | 0:e87aa4c49e95 | 421 | #define SDMMC_FLAG_RXACT SDMMC_STA_RXACT |
| phungductung | 0:e87aa4c49e95 | 422 | #define SDMMC_FLAG_TXFIFOHE SDMMC_STA_TXFIFOHE |
| phungductung | 0:e87aa4c49e95 | 423 | #define SDMMC_FLAG_RXFIFOHF SDMMC_STA_RXFIFOHF |
| phungductung | 0:e87aa4c49e95 | 424 | #define SDMMC_FLAG_TXFIFOF SDMMC_STA_TXFIFOF |
| phungductung | 0:e87aa4c49e95 | 425 | #define SDMMC_FLAG_RXFIFOF SDMMC_STA_RXFIFOF |
| phungductung | 0:e87aa4c49e95 | 426 | #define SDMMC_FLAG_TXFIFOE SDMMC_STA_TXFIFOE |
| phungductung | 0:e87aa4c49e95 | 427 | #define SDMMC_FLAG_RXFIFOE SDMMC_STA_RXFIFOE |
| phungductung | 0:e87aa4c49e95 | 428 | #define SDMMC_FLAG_TXDAVL SDMMC_STA_TXDAVL |
| phungductung | 0:e87aa4c49e95 | 429 | #define SDMMC_FLAG_RXDAVL SDMMC_STA_RXDAVL |
| phungductung | 0:e87aa4c49e95 | 430 | #define SDMMC_FLAG_SDIOIT SDMMC_STA_SDIOIT |
| phungductung | 0:e87aa4c49e95 | 431 | /** |
| phungductung | 0:e87aa4c49e95 | 432 | * @} |
| phungductung | 0:e87aa4c49e95 | 433 | */ |
| phungductung | 0:e87aa4c49e95 | 434 | |
| phungductung | 0:e87aa4c49e95 | 435 | /** |
| phungductung | 0:e87aa4c49e95 | 436 | * @} |
| phungductung | 0:e87aa4c49e95 | 437 | */ |
| phungductung | 0:e87aa4c49e95 | 438 | |
| phungductung | 0:e87aa4c49e95 | 439 | /* Exported macro ------------------------------------------------------------*/ |
| phungductung | 0:e87aa4c49e95 | 440 | /** @defgroup SDMMC_LL_Exported_macros SDMMC_LL Exported Macros |
| phungductung | 0:e87aa4c49e95 | 441 | * @{ |
| phungductung | 0:e87aa4c49e95 | 442 | */ |
| phungductung | 0:e87aa4c49e95 | 443 | |
| phungductung | 0:e87aa4c49e95 | 444 | /** @defgroup SDMMC_LL_Register Bits And Addresses Definitions |
| phungductung | 0:e87aa4c49e95 | 445 | * @brief SDMMC_LL registers bit address in the alias region |
| phungductung | 0:e87aa4c49e95 | 446 | * @{ |
| phungductung | 0:e87aa4c49e95 | 447 | */ |
| phungductung | 0:e87aa4c49e95 | 448 | /* ---------------------- SDMMC registers bit mask --------------------------- */ |
| phungductung | 0:e87aa4c49e95 | 449 | /* --- CLKCR Register ---*/ |
| phungductung | 0:e87aa4c49e95 | 450 | /* CLKCR register clear mask */ |
| phungductung | 0:e87aa4c49e95 | 451 | #define CLKCR_CLEAR_MASK ((uint32_t)(SDMMC_CLKCR_CLKDIV | SDMMC_CLKCR_PWRSAV |\ |
| phungductung | 0:e87aa4c49e95 | 452 | SDMMC_CLKCR_BYPASS | SDMMC_CLKCR_WIDBUS |\ |
| phungductung | 0:e87aa4c49e95 | 453 | SDMMC_CLKCR_NEGEDGE | SDMMC_CLKCR_HWFC_EN)) |
| phungductung | 0:e87aa4c49e95 | 454 | |
| phungductung | 0:e87aa4c49e95 | 455 | /* --- DCTRL Register ---*/ |
| phungductung | 0:e87aa4c49e95 | 456 | /* SDMMC DCTRL Clear Mask */ |
| phungductung | 0:e87aa4c49e95 | 457 | #define DCTRL_CLEAR_MASK ((uint32_t)(SDMMC_DCTRL_DTEN | SDMMC_DCTRL_DTDIR |\ |
| phungductung | 0:e87aa4c49e95 | 458 | SDMMC_DCTRL_DTMODE | SDMMC_DCTRL_DBLOCKSIZE)) |
| phungductung | 0:e87aa4c49e95 | 459 | |
| phungductung | 0:e87aa4c49e95 | 460 | /* --- CMD Register ---*/ |
| phungductung | 0:e87aa4c49e95 | 461 | /* CMD Register clear mask */ |
| phungductung | 0:e87aa4c49e95 | 462 | #define CMD_CLEAR_MASK ((uint32_t)(SDMMC_CMD_CMDINDEX | SDMMC_CMD_WAITRESP |\ |
| phungductung | 0:e87aa4c49e95 | 463 | SDMMC_CMD_WAITINT | SDMMC_CMD_WAITPEND |\ |
| phungductung | 0:e87aa4c49e95 | 464 | SDMMC_CMD_CPSMEN | SDMMC_CMD_SDIOSUSPEND)) |
| phungductung | 0:e87aa4c49e95 | 465 | |
| phungductung | 0:e87aa4c49e95 | 466 | /* SDMMC Initialization Frequency (400KHz max) */ |
| phungductung | 0:e87aa4c49e95 | 467 | #define SDMMC_INIT_CLK_DIV ((uint8_t)0x76) |
| phungductung | 0:e87aa4c49e95 | 468 | |
| phungductung | 0:e87aa4c49e95 | 469 | /* SDMMC Data Transfer Frequency (25MHz max) */ |
| phungductung | 0:e87aa4c49e95 | 470 | #define SDMMC_TRANSFER_CLK_DIV ((uint8_t)0x0) |
| phungductung | 0:e87aa4c49e95 | 471 | |
| phungductung | 0:e87aa4c49e95 | 472 | /** |
| phungductung | 0:e87aa4c49e95 | 473 | * @} |
| phungductung | 0:e87aa4c49e95 | 474 | */ |
| phungductung | 0:e87aa4c49e95 | 475 | |
| phungductung | 0:e87aa4c49e95 | 476 | /** @defgroup SDMMC_LL_Interrupt_Clock Interrupt And Clock Configuration |
| phungductung | 0:e87aa4c49e95 | 477 | * @brief macros to handle interrupts and specific clock configurations |
| phungductung | 0:e87aa4c49e95 | 478 | * @{ |
| phungductung | 0:e87aa4c49e95 | 479 | */ |
| phungductung | 0:e87aa4c49e95 | 480 | |
| phungductung | 0:e87aa4c49e95 | 481 | /** |
| phungductung | 0:e87aa4c49e95 | 482 | * @brief Enable the SDMMC device. |
| phungductung | 0:e87aa4c49e95 | 483 | * @param __INSTANCE__: SDMMC Instance |
| phungductung | 0:e87aa4c49e95 | 484 | * @retval None |
| phungductung | 0:e87aa4c49e95 | 485 | */ |
| phungductung | 0:e87aa4c49e95 | 486 | #define __SDMMC_ENABLE(__INSTANCE__) ((__INSTANCE__)->CLKCR |= SDMMC_CLKCR_CLKEN) |
| phungductung | 0:e87aa4c49e95 | 487 | |
| phungductung | 0:e87aa4c49e95 | 488 | /** |
| phungductung | 0:e87aa4c49e95 | 489 | * @brief Disable the SDMMC device. |
| phungductung | 0:e87aa4c49e95 | 490 | * @param __INSTANCE__: SDMMC Instance |
| phungductung | 0:e87aa4c49e95 | 491 | * @retval None |
| phungductung | 0:e87aa4c49e95 | 492 | */ |
| phungductung | 0:e87aa4c49e95 | 493 | #define __SDMMC_DISABLE(__INSTANCE__) ((__INSTANCE__)->CLKCR &= ~SDMMC_CLKCR_CLKEN) |
| phungductung | 0:e87aa4c49e95 | 494 | |
| phungductung | 0:e87aa4c49e95 | 495 | /** |
| phungductung | 0:e87aa4c49e95 | 496 | * @brief Enable the SDMMC DMA transfer. |
| phungductung | 0:e87aa4c49e95 | 497 | * @param __INSTANCE__: SDMMC Instance |
| phungductung | 0:e87aa4c49e95 | 498 | * @retval None |
| phungductung | 0:e87aa4c49e95 | 499 | */ |
| phungductung | 0:e87aa4c49e95 | 500 | #define __SDMMC_DMA_ENABLE(__INSTANCE__) ((__INSTANCE__)->DCTRL |= SDMMC_DCTRL_DMAEN) |
| phungductung | 0:e87aa4c49e95 | 501 | /** |
| phungductung | 0:e87aa4c49e95 | 502 | * @brief Disable the SDMMC DMA transfer. |
| phungductung | 0:e87aa4c49e95 | 503 | * @param __INSTANCE__: SDMMC Instance |
| phungductung | 0:e87aa4c49e95 | 504 | * @retval None |
| phungductung | 0:e87aa4c49e95 | 505 | */ |
| phungductung | 0:e87aa4c49e95 | 506 | #define __SDMMC_DMA_DISABLE(__INSTANCE__) ((__INSTANCE__)->DCTRL &= ~SDMMC_DCTRL_DMAEN) |
| phungductung | 0:e87aa4c49e95 | 507 | |
| phungductung | 0:e87aa4c49e95 | 508 | /** |
| phungductung | 0:e87aa4c49e95 | 509 | * @brief Enable the SDMMC device interrupt. |
| phungductung | 0:e87aa4c49e95 | 510 | * @param __INSTANCE__ : Pointer to SDMMC register base |
| phungductung | 0:e87aa4c49e95 | 511 | * @param __INTERRUPT__ : specifies the SDMMC interrupt sources to be enabled. |
| phungductung | 0:e87aa4c49e95 | 512 | * This parameter can be one or a combination of the following values: |
| phungductung | 0:e87aa4c49e95 | 513 | * @arg SDMMC_IT_CCRCFAIL: Command response received (CRC check failed) interrupt |
| phungductung | 0:e87aa4c49e95 | 514 | * @arg SDMMC_IT_DCRCFAIL: Data block sent/received (CRC check failed) interrupt |
| phungductung | 0:e87aa4c49e95 | 515 | * @arg SDMMC_IT_CTIMEOUT: Command response timeout interrupt |
| phungductung | 0:e87aa4c49e95 | 516 | * @arg SDMMC_IT_DTIMEOUT: Data timeout interrupt |
| phungductung | 0:e87aa4c49e95 | 517 | * @arg SDMMC_IT_TXUNDERR: Transmit FIFO underrun error interrupt |
| phungductung | 0:e87aa4c49e95 | 518 | * @arg SDMMC_IT_RXOVERR: Received FIFO overrun error interrupt |
| phungductung | 0:e87aa4c49e95 | 519 | * @arg SDMMC_IT_CMDREND: Command response received (CRC check passed) interrupt |
| phungductung | 0:e87aa4c49e95 | 520 | * @arg SDMMC_IT_CMDSENT: Command sent (no response required) interrupt |
| phungductung | 0:e87aa4c49e95 | 521 | * @arg SDMMC_IT_DATAEND: Data end (data counter, SDIDCOUNT, is zero) interrupt |
| phungductung | 0:e87aa4c49e95 | 522 | * @arg SDMMC_IT_DBCKEND: Data block sent/received (CRC check passed) interrupt |
| phungductung | 0:e87aa4c49e95 | 523 | * @arg SDMMC_IT_CMDACT: Command transfer in progress interrupt |
| phungductung | 0:e87aa4c49e95 | 524 | * @arg SDMMC_IT_TXACT: Data transmit in progress interrupt |
| phungductung | 0:e87aa4c49e95 | 525 | * @arg SDMMC_IT_RXACT: Data receive in progress interrupt |
| phungductung | 0:e87aa4c49e95 | 526 | * @arg SDMMC_IT_TXFIFOHE: Transmit FIFO Half Empty interrupt |
| phungductung | 0:e87aa4c49e95 | 527 | * @arg SDMMC_IT_RXFIFOHF: Receive FIFO Half Full interrupt |
| phungductung | 0:e87aa4c49e95 | 528 | * @arg SDMMC_IT_TXFIFOF: Transmit FIFO full interrupt |
| phungductung | 0:e87aa4c49e95 | 529 | * @arg SDMMC_IT_RXFIFOF: Receive FIFO full interrupt |
| phungductung | 0:e87aa4c49e95 | 530 | * @arg SDMMC_IT_TXFIFOE: Transmit FIFO empty interrupt |
| phungductung | 0:e87aa4c49e95 | 531 | * @arg SDMMC_IT_RXFIFOE: Receive FIFO empty interrupt |
| phungductung | 0:e87aa4c49e95 | 532 | * @arg SDMMC_IT_TXDAVL: Data available in transmit FIFO interrupt |
| phungductung | 0:e87aa4c49e95 | 533 | * @arg SDMMC_IT_RXDAVL: Data available in receive FIFO interrupt |
| phungductung | 0:e87aa4c49e95 | 534 | * @arg SDMMC_IT_SDIOIT: SD I/O interrupt received interrupt |
| phungductung | 0:e87aa4c49e95 | 535 | * @retval None |
| phungductung | 0:e87aa4c49e95 | 536 | */ |
| phungductung | 0:e87aa4c49e95 | 537 | #define __SDMMC_ENABLE_IT(__INSTANCE__, __INTERRUPT__) ((__INSTANCE__)->MASK |= (__INTERRUPT__)) |
| phungductung | 0:e87aa4c49e95 | 538 | |
| phungductung | 0:e87aa4c49e95 | 539 | /** |
| phungductung | 0:e87aa4c49e95 | 540 | * @brief Disable the SDMMC device interrupt. |
| phungductung | 0:e87aa4c49e95 | 541 | * @param __INSTANCE__ : Pointer to SDMMC register base |
| phungductung | 0:e87aa4c49e95 | 542 | * @param __INTERRUPT__ : specifies the SDMMC interrupt sources to be disabled. |
| phungductung | 0:e87aa4c49e95 | 543 | * This parameter can be one or a combination of the following values: |
| phungductung | 0:e87aa4c49e95 | 544 | * @arg SDMMC_IT_CCRCFAIL: Command response received (CRC check failed) interrupt |
| phungductung | 0:e87aa4c49e95 | 545 | * @arg SDMMC_IT_DCRCFAIL: Data block sent/received (CRC check failed) interrupt |
| phungductung | 0:e87aa4c49e95 | 546 | * @arg SDMMC_IT_CTIMEOUT: Command response timeout interrupt |
| phungductung | 0:e87aa4c49e95 | 547 | * @arg SDMMC_IT_DTIMEOUT: Data timeout interrupt |
| phungductung | 0:e87aa4c49e95 | 548 | * @arg SDMMC_IT_TXUNDERR: Transmit FIFO underrun error interrupt |
| phungductung | 0:e87aa4c49e95 | 549 | * @arg SDMMC_IT_RXOVERR: Received FIFO overrun error interrupt |
| phungductung | 0:e87aa4c49e95 | 550 | * @arg SDMMC_IT_CMDREND: Command response received (CRC check passed) interrupt |
| phungductung | 0:e87aa4c49e95 | 551 | * @arg SDMMC_IT_CMDSENT: Command sent (no response required) interrupt |
| phungductung | 0:e87aa4c49e95 | 552 | * @arg SDMMC_IT_DATAEND: Data end (data counter, SDIDCOUNT, is zero) interrupt |
| phungductung | 0:e87aa4c49e95 | 553 | * @arg SDMMC_IT_DBCKEND: Data block sent/received (CRC check passed) interrupt |
| phungductung | 0:e87aa4c49e95 | 554 | * @arg SDMMC_IT_CMDACT: Command transfer in progress interrupt |
| phungductung | 0:e87aa4c49e95 | 555 | * @arg SDMMC_IT_TXACT: Data transmit in progress interrupt |
| phungductung | 0:e87aa4c49e95 | 556 | * @arg SDMMC_IT_RXACT: Data receive in progress interrupt |
| phungductung | 0:e87aa4c49e95 | 557 | * @arg SDMMC_IT_TXFIFOHE: Transmit FIFO Half Empty interrupt |
| phungductung | 0:e87aa4c49e95 | 558 | * @arg SDMMC_IT_RXFIFOHF: Receive FIFO Half Full interrupt |
| phungductung | 0:e87aa4c49e95 | 559 | * @arg SDMMC_IT_TXFIFOF: Transmit FIFO full interrupt |
| phungductung | 0:e87aa4c49e95 | 560 | * @arg SDMMC_IT_RXFIFOF: Receive FIFO full interrupt |
| phungductung | 0:e87aa4c49e95 | 561 | * @arg SDMMC_IT_TXFIFOE: Transmit FIFO empty interrupt |
| phungductung | 0:e87aa4c49e95 | 562 | * @arg SDMMC_IT_RXFIFOE: Receive FIFO empty interrupt |
| phungductung | 0:e87aa4c49e95 | 563 | * @arg SDMMC_IT_TXDAVL: Data available in transmit FIFO interrupt |
| phungductung | 0:e87aa4c49e95 | 564 | * @arg SDMMC_IT_RXDAVL: Data available in receive FIFO interrupt |
| phungductung | 0:e87aa4c49e95 | 565 | * @arg SDMMC_IT_SDIOIT: SD I/O interrupt received interrupt |
| phungductung | 0:e87aa4c49e95 | 566 | * @retval None |
| phungductung | 0:e87aa4c49e95 | 567 | */ |
| phungductung | 0:e87aa4c49e95 | 568 | #define __SDMMC_DISABLE_IT(__INSTANCE__, __INTERRUPT__) ((__INSTANCE__)->MASK &= ~(__INTERRUPT__)) |
| phungductung | 0:e87aa4c49e95 | 569 | |
| phungductung | 0:e87aa4c49e95 | 570 | /** |
| phungductung | 0:e87aa4c49e95 | 571 | * @brief Checks whether the specified SDMMC flag is set or not. |
| phungductung | 0:e87aa4c49e95 | 572 | * @param __INSTANCE__ : Pointer to SDMMC register base |
| phungductung | 0:e87aa4c49e95 | 573 | * @param __FLAG__: specifies the flag to check. |
| phungductung | 0:e87aa4c49e95 | 574 | * This parameter can be one of the following values: |
| phungductung | 0:e87aa4c49e95 | 575 | * @arg SDMMC_FLAG_CCRCFAIL: Command response received (CRC check failed) |
| phungductung | 0:e87aa4c49e95 | 576 | * @arg SDMMC_FLAG_DCRCFAIL: Data block sent/received (CRC check failed) |
| phungductung | 0:e87aa4c49e95 | 577 | * @arg SDMMC_FLAG_CTIMEOUT: Command response timeout |
| phungductung | 0:e87aa4c49e95 | 578 | * @arg SDMMC_FLAG_DTIMEOUT: Data timeout |
| phungductung | 0:e87aa4c49e95 | 579 | * @arg SDMMC_FLAG_TXUNDERR: Transmit FIFO underrun error |
| phungductung | 0:e87aa4c49e95 | 580 | * @arg SDMMC_FLAG_RXOVERR: Received FIFO overrun error |
| phungductung | 0:e87aa4c49e95 | 581 | * @arg SDMMC_FLAG_CMDREND: Command response received (CRC check passed) |
| phungductung | 0:e87aa4c49e95 | 582 | * @arg SDMMC_FLAG_CMDSENT: Command sent (no response required) |
| phungductung | 0:e87aa4c49e95 | 583 | * @arg SDMMC_FLAG_DATAEND: Data end (data counter, SDIDCOUNT, is zero) |
| phungductung | 0:e87aa4c49e95 | 584 | * @arg SDMMC_FLAG_DBCKEND: Data block sent/received (CRC check passed) |
| phungductung | 0:e87aa4c49e95 | 585 | * @arg SDMMC_FLAG_CMDACT: Command transfer in progress |
| phungductung | 0:e87aa4c49e95 | 586 | * @arg SDMMC_FLAG_TXACT: Data transmit in progress |
| phungductung | 0:e87aa4c49e95 | 587 | * @arg SDMMC_FLAG_RXACT: Data receive in progress |
| phungductung | 0:e87aa4c49e95 | 588 | * @arg SDMMC_FLAG_TXFIFOHE: Transmit FIFO Half Empty |
| phungductung | 0:e87aa4c49e95 | 589 | * @arg SDMMC_FLAG_RXFIFOHF: Receive FIFO Half Full |
| phungductung | 0:e87aa4c49e95 | 590 | * @arg SDMMC_FLAG_TXFIFOF: Transmit FIFO full |
| phungductung | 0:e87aa4c49e95 | 591 | * @arg SDMMC_FLAG_RXFIFOF: Receive FIFO full |
| phungductung | 0:e87aa4c49e95 | 592 | * @arg SDMMC_FLAG_TXFIFOE: Transmit FIFO empty |
| phungductung | 0:e87aa4c49e95 | 593 | * @arg SDMMC_FLAG_RXFIFOE: Receive FIFO empty |
| phungductung | 0:e87aa4c49e95 | 594 | * @arg SDMMC_FLAG_TXDAVL: Data available in transmit FIFO |
| phungductung | 0:e87aa4c49e95 | 595 | * @arg SDMMC_FLAG_RXDAVL: Data available in receive FIFO |
| phungductung | 0:e87aa4c49e95 | 596 | * @arg SDMMC_FLAG_SDMMCIT: SD I/O interrupt received |
| phungductung | 0:e87aa4c49e95 | 597 | * @retval The new state of SDMMC_FLAG (SET or RESET). |
| phungductung | 0:e87aa4c49e95 | 598 | */ |
| phungductung | 0:e87aa4c49e95 | 599 | #define __SDMMC_GET_FLAG(__INSTANCE__, __FLAG__) (((__INSTANCE__)->STA &(__FLAG__)) != RESET) |
| phungductung | 0:e87aa4c49e95 | 600 | |
| phungductung | 0:e87aa4c49e95 | 601 | |
| phungductung | 0:e87aa4c49e95 | 602 | /** |
| phungductung | 0:e87aa4c49e95 | 603 | * @brief Clears the SDMMC pending flags. |
| phungductung | 0:e87aa4c49e95 | 604 | * @param __INSTANCE__ : Pointer to SDMMC register base |
| phungductung | 0:e87aa4c49e95 | 605 | * @param __FLAG__: specifies the flag to clear. |
| phungductung | 0:e87aa4c49e95 | 606 | * This parameter can be one or a combination of the following values: |
| phungductung | 0:e87aa4c49e95 | 607 | * @arg SDMMC_FLAG_CCRCFAIL: Command response received (CRC check failed) |
| phungductung | 0:e87aa4c49e95 | 608 | * @arg SDMMC_FLAG_DCRCFAIL: Data block sent/received (CRC check failed) |
| phungductung | 0:e87aa4c49e95 | 609 | * @arg SDMMC_FLAG_CTIMEOUT: Command response timeout |
| phungductung | 0:e87aa4c49e95 | 610 | * @arg SDMMC_FLAG_DTIMEOUT: Data timeout |
| phungductung | 0:e87aa4c49e95 | 611 | * @arg SDMMC_FLAG_TXUNDERR: Transmit FIFO underrun error |
| phungductung | 0:e87aa4c49e95 | 612 | * @arg SDMMC_FLAG_RXOVERR: Received FIFO overrun error |
| phungductung | 0:e87aa4c49e95 | 613 | * @arg SDMMC_FLAG_CMDREND: Command response received (CRC check passed) |
| phungductung | 0:e87aa4c49e95 | 614 | * @arg SDMMC_FLAG_CMDSENT: Command sent (no response required) |
| phungductung | 0:e87aa4c49e95 | 615 | * @arg SDMMC_FLAG_DATAEND: Data end (data counter, SDIDCOUNT, is zero) |
| phungductung | 0:e87aa4c49e95 | 616 | * @arg SDMMC_FLAG_DBCKEND: Data block sent/received (CRC check passed) |
| phungductung | 0:e87aa4c49e95 | 617 | * @arg SDMMC_FLAG_SDMMCIT: SD I/O interrupt received |
| phungductung | 0:e87aa4c49e95 | 618 | * @retval None |
| phungductung | 0:e87aa4c49e95 | 619 | */ |
| phungductung | 0:e87aa4c49e95 | 620 | #define __SDMMC_CLEAR_FLAG(__INSTANCE__, __FLAG__) ((__INSTANCE__)->ICR = (__FLAG__)) |
| phungductung | 0:e87aa4c49e95 | 621 | |
| phungductung | 0:e87aa4c49e95 | 622 | /** |
| phungductung | 0:e87aa4c49e95 | 623 | * @brief Checks whether the specified SDMMC interrupt has occurred or not. |
| phungductung | 0:e87aa4c49e95 | 624 | * @param __INSTANCE__ : Pointer to SDMMC register base |
| phungductung | 0:e87aa4c49e95 | 625 | * @param __INTERRUPT__: specifies the SDMMC interrupt source to check. |
| phungductung | 0:e87aa4c49e95 | 626 | * This parameter can be one of the following values: |
| phungductung | 0:e87aa4c49e95 | 627 | * @arg SDMMC_IT_CCRCFAIL: Command response received (CRC check failed) interrupt |
| phungductung | 0:e87aa4c49e95 | 628 | * @arg SDMMC_IT_DCRCFAIL: Data block sent/received (CRC check failed) interrupt |
| phungductung | 0:e87aa4c49e95 | 629 | * @arg SDMMC_IT_CTIMEOUT: Command response timeout interrupt |
| phungductung | 0:e87aa4c49e95 | 630 | * @arg SDMMC_IT_DTIMEOUT: Data timeout interrupt |
| phungductung | 0:e87aa4c49e95 | 631 | * @arg SDMMC_IT_TXUNDERR: Transmit FIFO underrun error interrupt |
| phungductung | 0:e87aa4c49e95 | 632 | * @arg SDMMC_IT_RXOVERR: Received FIFO overrun error interrupt |
| phungductung | 0:e87aa4c49e95 | 633 | * @arg SDMMC_IT_CMDREND: Command response received (CRC check passed) interrupt |
| phungductung | 0:e87aa4c49e95 | 634 | * @arg SDMMC_IT_CMDSENT: Command sent (no response required) interrupt |
| phungductung | 0:e87aa4c49e95 | 635 | * @arg SDMMC_IT_DATAEND: Data end (data counter, SDIDCOUNT, is zero) interrupt |
| phungductung | 0:e87aa4c49e95 | 636 | * @arg SDMMC_IT_DBCKEND: Data block sent/received (CRC check passed) interrupt |
| phungductung | 0:e87aa4c49e95 | 637 | * @arg SDMMC_IT_CMDACT: Command transfer in progress interrupt |
| phungductung | 0:e87aa4c49e95 | 638 | * @arg SDMMC_IT_TXACT: Data transmit in progress interrupt |
| phungductung | 0:e87aa4c49e95 | 639 | * @arg SDMMC_IT_RXACT: Data receive in progress interrupt |
| phungductung | 0:e87aa4c49e95 | 640 | * @arg SDMMC_IT_TXFIFOHE: Transmit FIFO Half Empty interrupt |
| phungductung | 0:e87aa4c49e95 | 641 | * @arg SDMMC_IT_RXFIFOHF: Receive FIFO Half Full interrupt |
| phungductung | 0:e87aa4c49e95 | 642 | * @arg SDMMC_IT_TXFIFOF: Transmit FIFO full interrupt |
| phungductung | 0:e87aa4c49e95 | 643 | * @arg SDMMC_IT_RXFIFOF: Receive FIFO full interrupt |
| phungductung | 0:e87aa4c49e95 | 644 | * @arg SDMMC_IT_TXFIFOE: Transmit FIFO empty interrupt |
| phungductung | 0:e87aa4c49e95 | 645 | * @arg SDMMC_IT_RXFIFOE: Receive FIFO empty interrupt |
| phungductung | 0:e87aa4c49e95 | 646 | * @arg SDMMC_IT_TXDAVL: Data available in transmit FIFO interrupt |
| phungductung | 0:e87aa4c49e95 | 647 | * @arg SDMMC_IT_RXDAVL: Data available in receive FIFO interrupt |
| phungductung | 0:e87aa4c49e95 | 648 | * @arg SDMMC_IT_SDIOIT: SD I/O interrupt received interrupt |
| phungductung | 0:e87aa4c49e95 | 649 | * @retval The new state of SDMMC_IT (SET or RESET). |
| phungductung | 0:e87aa4c49e95 | 650 | */ |
| phungductung | 0:e87aa4c49e95 | 651 | #define __SDMMC_GET_IT (__INSTANCE__, __INTERRUPT__) (((__INSTANCE__)->STA &(__INTERRUPT__)) == (__INTERRUPT__)) |
| phungductung | 0:e87aa4c49e95 | 652 | |
| phungductung | 0:e87aa4c49e95 | 653 | /** |
| phungductung | 0:e87aa4c49e95 | 654 | * @brief Clears the SDMMC's interrupt pending bits. |
| phungductung | 0:e87aa4c49e95 | 655 | * @param __INSTANCE__ : Pointer to SDMMC register base |
| phungductung | 0:e87aa4c49e95 | 656 | * @param __INTERRUPT__: specifies the interrupt pending bit to clear. |
| phungductung | 0:e87aa4c49e95 | 657 | * This parameter can be one or a combination of the following values: |
| phungductung | 0:e87aa4c49e95 | 658 | * @arg SDMMC_IT_CCRCFAIL: Command response received (CRC check failed) interrupt |
| phungductung | 0:e87aa4c49e95 | 659 | * @arg SDMMC_IT_DCRCFAIL: Data block sent/received (CRC check failed) interrupt |
| phungductung | 0:e87aa4c49e95 | 660 | * @arg SDMMC_IT_CTIMEOUT: Command response timeout interrupt |
| phungductung | 0:e87aa4c49e95 | 661 | * @arg SDMMC_IT_DTIMEOUT: Data timeout interrupt |
| phungductung | 0:e87aa4c49e95 | 662 | * @arg SDMMC_IT_TXUNDERR: Transmit FIFO underrun error interrupt |
| phungductung | 0:e87aa4c49e95 | 663 | * @arg SDMMC_IT_RXOVERR: Received FIFO overrun error interrupt |
| phungductung | 0:e87aa4c49e95 | 664 | * @arg SDMMC_IT_CMDREND: Command response received (CRC check passed) interrupt |
| phungductung | 0:e87aa4c49e95 | 665 | * @arg SDMMC_IT_CMDSENT: Command sent (no response required) interrupt |
| phungductung | 0:e87aa4c49e95 | 666 | * @arg SDMMC_IT_DATAEND: Data end (data counter, SDMMC_DCOUNT, is zero) interrupt |
| phungductung | 0:e87aa4c49e95 | 667 | * @arg SDMMC_IT_SDIOIT: SD I/O interrupt received interrupt |
| phungductung | 0:e87aa4c49e95 | 668 | * @retval None |
| phungductung | 0:e87aa4c49e95 | 669 | */ |
| phungductung | 0:e87aa4c49e95 | 670 | #define __SDMMC_CLEAR_IT(__INSTANCE__, __INTERRUPT__) ((__INSTANCE__)->ICR = (__INTERRUPT__)) |
| phungductung | 0:e87aa4c49e95 | 671 | |
| phungductung | 0:e87aa4c49e95 | 672 | /** |
| phungductung | 0:e87aa4c49e95 | 673 | * @brief Enable Start the SD I/O Read Wait operation. |
| phungductung | 0:e87aa4c49e95 | 674 | * @param __INSTANCE__ : Pointer to SDMMC register base |
| phungductung | 0:e87aa4c49e95 | 675 | * @retval None |
| phungductung | 0:e87aa4c49e95 | 676 | */ |
| phungductung | 0:e87aa4c49e95 | 677 | #define __SDMMC_START_READWAIT_ENABLE(__INSTANCE__) ((__INSTANCE__)->DCTRL |= SDMMC_DCTRL_RWSTART) |
| phungductung | 0:e87aa4c49e95 | 678 | |
| phungductung | 0:e87aa4c49e95 | 679 | /** |
| phungductung | 0:e87aa4c49e95 | 680 | * @brief Disable Start the SD I/O Read Wait operations. |
| phungductung | 0:e87aa4c49e95 | 681 | * @param __INSTANCE__ : Pointer to SDMMC register base |
| phungductung | 0:e87aa4c49e95 | 682 | * @retval None |
| phungductung | 0:e87aa4c49e95 | 683 | */ |
| phungductung | 0:e87aa4c49e95 | 684 | #define __SDMMC_START_READWAIT_DISABLE(__INSTANCE__) ((__INSTANCE__)->DCTRL &= ~SDMMC_DCTRL_RWSTART) |
| phungductung | 0:e87aa4c49e95 | 685 | |
| phungductung | 0:e87aa4c49e95 | 686 | /** |
| phungductung | 0:e87aa4c49e95 | 687 | * @brief Enable Start the SD I/O Read Wait operation. |
| phungductung | 0:e87aa4c49e95 | 688 | * @param __INSTANCE__ : Pointer to SDMMC register base |
| phungductung | 0:e87aa4c49e95 | 689 | * @retval None |
| phungductung | 0:e87aa4c49e95 | 690 | */ |
| phungductung | 0:e87aa4c49e95 | 691 | #define __SDMMC_STOP_READWAIT_ENABLE(__INSTANCE__) ((__INSTANCE__)->DCTRL |= SDMMC_DCTRL_RWSTOP) |
| phungductung | 0:e87aa4c49e95 | 692 | |
| phungductung | 0:e87aa4c49e95 | 693 | /** |
| phungductung | 0:e87aa4c49e95 | 694 | * @brief Disable Stop the SD I/O Read Wait operations. |
| phungductung | 0:e87aa4c49e95 | 695 | * @param __INSTANCE__ : Pointer to SDMMC register base |
| phungductung | 0:e87aa4c49e95 | 696 | * @retval None |
| phungductung | 0:e87aa4c49e95 | 697 | */ |
| phungductung | 0:e87aa4c49e95 | 698 | #define __SDMMC_STOP_READWAIT_DISABLE(__INSTANCE__) ((__INSTANCE__)->DCTRL &= ~SDMMC_DCTRL_RWSTOP) |
| phungductung | 0:e87aa4c49e95 | 699 | |
| phungductung | 0:e87aa4c49e95 | 700 | /** |
| phungductung | 0:e87aa4c49e95 | 701 | * @brief Enable the SD I/O Mode Operation. |
| phungductung | 0:e87aa4c49e95 | 702 | * @param __INSTANCE__ : Pointer to SDMMC register base |
| phungductung | 0:e87aa4c49e95 | 703 | * @retval None |
| phungductung | 0:e87aa4c49e95 | 704 | */ |
| phungductung | 0:e87aa4c49e95 | 705 | #define __SDMMC_OPERATION_ENABLE(__INSTANCE__) ((__INSTANCE__)->DCTRL |= SDMMC_DCTRL_SDIOEN) |
| phungductung | 0:e87aa4c49e95 | 706 | |
| phungductung | 0:e87aa4c49e95 | 707 | /** |
| phungductung | 0:e87aa4c49e95 | 708 | * @brief Disable the SD I/O Mode Operation. |
| phungductung | 0:e87aa4c49e95 | 709 | * @param __INSTANCE__ : Pointer to SDMMC register base |
| phungductung | 0:e87aa4c49e95 | 710 | * @retval None |
| phungductung | 0:e87aa4c49e95 | 711 | */ |
| phungductung | 0:e87aa4c49e95 | 712 | #define __SDMMC_OPERATION_DISABLE(__INSTANCE__) ((__INSTANCE__)->DCTRL &= ~SDMMC_DCTRL_SDIOEN) |
| phungductung | 0:e87aa4c49e95 | 713 | |
| phungductung | 0:e87aa4c49e95 | 714 | /** |
| phungductung | 0:e87aa4c49e95 | 715 | * @brief Enable the SD I/O Suspend command sending. |
| phungductung | 0:e87aa4c49e95 | 716 | * @param __INSTANCE__ : Pointer to SDMMC register base |
| phungductung | 0:e87aa4c49e95 | 717 | * @retval None |
| phungductung | 0:e87aa4c49e95 | 718 | */ |
| phungductung | 0:e87aa4c49e95 | 719 | #define __SDMMC_SUSPEND_CMD_ENABLE(__INSTANCE__) ((__INSTANCE__)->CMD |= SDMMC_CMD_SDIOSUSPEND) |
| phungductung | 0:e87aa4c49e95 | 720 | |
| phungductung | 0:e87aa4c49e95 | 721 | /** |
| phungductung | 0:e87aa4c49e95 | 722 | * @brief Disable the SD I/O Suspend command sending. |
| phungductung | 0:e87aa4c49e95 | 723 | * @param __INSTANCE__ : Pointer to SDMMC register base |
| phungductung | 0:e87aa4c49e95 | 724 | * @retval None |
| phungductung | 0:e87aa4c49e95 | 725 | */ |
| phungductung | 0:e87aa4c49e95 | 726 | #define __SDMMC_SUSPEND_CMD_DISABLE(__INSTANCE__) ((__INSTANCE__)->CMD &= ~SDMMC_CMD_SDIOSUSPEND) |
| phungductung | 0:e87aa4c49e95 | 727 | |
| phungductung | 0:e87aa4c49e95 | 728 | /** |
| phungductung | 0:e87aa4c49e95 | 729 | * @} |
| phungductung | 0:e87aa4c49e95 | 730 | */ |
| phungductung | 0:e87aa4c49e95 | 731 | |
| phungductung | 0:e87aa4c49e95 | 732 | /** |
| phungductung | 0:e87aa4c49e95 | 733 | * @} |
| phungductung | 0:e87aa4c49e95 | 734 | */ |
| phungductung | 0:e87aa4c49e95 | 735 | |
| phungductung | 0:e87aa4c49e95 | 736 | /* Exported functions --------------------------------------------------------*/ |
| phungductung | 0:e87aa4c49e95 | 737 | /** @addtogroup SDMMC_LL_Exported_Functions |
| phungductung | 0:e87aa4c49e95 | 738 | * @{ |
| phungductung | 0:e87aa4c49e95 | 739 | */ |
| phungductung | 0:e87aa4c49e95 | 740 | |
| phungductung | 0:e87aa4c49e95 | 741 | /* Initialization/de-initialization functions **********************************/ |
| phungductung | 0:e87aa4c49e95 | 742 | /** @addtogroup HAL_SDMMC_LL_Group1 |
| phungductung | 0:e87aa4c49e95 | 743 | * @{ |
| phungductung | 0:e87aa4c49e95 | 744 | */ |
| phungductung | 0:e87aa4c49e95 | 745 | HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init); |
| phungductung | 0:e87aa4c49e95 | 746 | /** |
| phungductung | 0:e87aa4c49e95 | 747 | * @} |
| phungductung | 0:e87aa4c49e95 | 748 | */ |
| phungductung | 0:e87aa4c49e95 | 749 | |
| phungductung | 0:e87aa4c49e95 | 750 | /* I/O operation functions *****************************************************/ |
| phungductung | 0:e87aa4c49e95 | 751 | /** @addtogroup HAL_SDMMC_LL_Group2 |
| phungductung | 0:e87aa4c49e95 | 752 | * @{ |
| phungductung | 0:e87aa4c49e95 | 753 | */ |
| phungductung | 0:e87aa4c49e95 | 754 | /* Blocking mode: Polling */ |
| phungductung | 0:e87aa4c49e95 | 755 | uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx); |
| phungductung | 0:e87aa4c49e95 | 756 | HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData); |
| phungductung | 0:e87aa4c49e95 | 757 | /** |
| phungductung | 0:e87aa4c49e95 | 758 | * @} |
| phungductung | 0:e87aa4c49e95 | 759 | */ |
| phungductung | 0:e87aa4c49e95 | 760 | |
| phungductung | 0:e87aa4c49e95 | 761 | /* Peripheral Control functions ************************************************/ |
| phungductung | 0:e87aa4c49e95 | 762 | /** @addtogroup HAL_SDMMC_LL_Group3 |
| phungductung | 0:e87aa4c49e95 | 763 | * @{ |
| phungductung | 0:e87aa4c49e95 | 764 | */ |
| phungductung | 0:e87aa4c49e95 | 765 | HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx); |
| phungductung | 0:e87aa4c49e95 | 766 | HAL_StatusTypeDef SDMMC_PowerState_OFF(SDMMC_TypeDef *SDMMCx); |
| phungductung | 0:e87aa4c49e95 | 767 | uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx); |
| phungductung | 0:e87aa4c49e95 | 768 | |
| phungductung | 0:e87aa4c49e95 | 769 | /* Command path state machine (CPSM) management functions */ |
| phungductung | 0:e87aa4c49e95 | 770 | HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command); |
| phungductung | 0:e87aa4c49e95 | 771 | uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx); |
| phungductung | 0:e87aa4c49e95 | 772 | uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response); |
| phungductung | 0:e87aa4c49e95 | 773 | |
| phungductung | 0:e87aa4c49e95 | 774 | /* Data path state machine (DPSM) management functions */ |
| phungductung | 0:e87aa4c49e95 | 775 | HAL_StatusTypeDef SDMMC_DataConfig(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data); |
| phungductung | 0:e87aa4c49e95 | 776 | uint32_t SDMMC_GetDataCounter(SDMMC_TypeDef *SDMMCx); |
| phungductung | 0:e87aa4c49e95 | 777 | uint32_t SDMMC_GetFIFOCount(SDMMC_TypeDef *SDMMCx); |
| phungductung | 0:e87aa4c49e95 | 778 | |
| phungductung | 0:e87aa4c49e95 | 779 | /* SDMMC Cards mode management functions */ |
| phungductung | 0:e87aa4c49e95 | 780 | HAL_StatusTypeDef SDMMC_SetSDMMCReadWaitMode(SDMMC_TypeDef *SDMMCx, uint32_t SDMMC_ReadWaitMode); |
| phungductung | 0:e87aa4c49e95 | 781 | |
| phungductung | 0:e87aa4c49e95 | 782 | /** |
| phungductung | 0:e87aa4c49e95 | 783 | * @} |
| phungductung | 0:e87aa4c49e95 | 784 | */ |
| phungductung | 0:e87aa4c49e95 | 785 | |
| phungductung | 0:e87aa4c49e95 | 786 | /** |
| phungductung | 0:e87aa4c49e95 | 787 | * @} |
| phungductung | 0:e87aa4c49e95 | 788 | */ |
| phungductung | 0:e87aa4c49e95 | 789 | |
| phungductung | 0:e87aa4c49e95 | 790 | /** |
| phungductung | 0:e87aa4c49e95 | 791 | * @} |
| phungductung | 0:e87aa4c49e95 | 792 | */ |
| phungductung | 0:e87aa4c49e95 | 793 | |
| phungductung | 0:e87aa4c49e95 | 794 | /** |
| phungductung | 0:e87aa4c49e95 | 795 | * @} |
| phungductung | 0:e87aa4c49e95 | 796 | */ |
| phungductung | 0:e87aa4c49e95 | 797 | |
| phungductung | 0:e87aa4c49e95 | 798 | #ifdef __cplusplus |
| phungductung | 0:e87aa4c49e95 | 799 | } |
| phungductung | 0:e87aa4c49e95 | 800 | #endif |
| phungductung | 0:e87aa4c49e95 | 801 | |
| phungductung | 0:e87aa4c49e95 | 802 | #endif /* __STM32F7xx_LL_SDMMC_H */ |
| phungductung | 0:e87aa4c49e95 | 803 | |
| phungductung | 0:e87aa4c49e95 | 804 | /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ |