Chau Vo / mbed-dev

Important changes to repositories hosted on mbed.com

Mbed hosted mercurial repositories are deprecated and are due to be permanently deleted in July 2026.

To keep a copy of this software download the repository Zip archive or clone locally using Mercurial.

It is also possible to export all your personal repositories from the account settings page.

Fork of mbed-dev by mbed official

targets/cmsis/TARGET_Freescale/TARGET_K22F/MK22F51212.h@121:7f86b4238bec, 2016-05-03 (annotated)

Committer:
mbed_official
Date:
Tue May 03 00:15:16 2016 +0100
Revision:
121:7f86b4238bec
Parent:
0:9b334a45a8ff
Child:
144:ef7eb2e8f9f7
Synchronized with git revision 9cef243de23875778f461bbe9a8c1bc47e65212b



Full URL: https://github.com/mbedmicro/mbed/commit/9cef243de23875778f461bbe9a8c1bc47e65212b/



Switch to KSDK 2.0

Who changed what in which revision?

UserRevisionLine numberNew contents of line
bogdanm 0:9b334a45a8ff 1 /*
bogdanm 0:9b334a45a8ff 2 ** ###################################################################
mbed_official 121:7f86b4238bec 3 ** Processors: MK22FN512CAP12
mbed_official 121:7f86b4238bec 4 ** MK22FN512VDC12
mbed_official 121:7f86b4238bec 5 ** MK22FN512VLH12
mbed_official 121:7f86b4238bec 6 ** MK22FN512VLL12
mbed_official 121:7f86b4238bec 7 ** MK22FN512VMP12
mbed_official 121:7f86b4238bec 8 **
bogdanm 0:9b334a45a8ff 9 ** Compilers: Keil ARM C/C++ Compiler
bogdanm 0:9b334a45a8ff 10 ** Freescale C/C++ for Embedded ARM
bogdanm 0:9b334a45a8ff 11 ** GNU C Compiler
bogdanm 0:9b334a45a8ff 12 ** IAR ANSI C/C++ Compiler for ARM
bogdanm 0:9b334a45a8ff 13 **
bogdanm 0:9b334a45a8ff 14 ** Reference manual: K22P121M120SF7RM, Rev. 1, March 24, 2014
mbed_official 121:7f86b4238bec 15 ** Version: rev. 2.8, 2015-02-19
mbed_official 121:7f86b4238bec 16 ** Build: b151218
bogdanm 0:9b334a45a8ff 17 **
bogdanm 0:9b334a45a8ff 18 ** Abstract:
bogdanm 0:9b334a45a8ff 19 ** CMSIS Peripheral Access Layer for MK22F51212
bogdanm 0:9b334a45a8ff 20 **
mbed_official 121:7f86b4238bec 21 ** Copyright (c) 1997 - 2015 Freescale Semiconductor, Inc.
bogdanm 0:9b334a45a8ff 22 ** All rights reserved.
bogdanm 0:9b334a45a8ff 23 **
bogdanm 0:9b334a45a8ff 24 ** Redistribution and use in source and binary forms, with or without modification,
bogdanm 0:9b334a45a8ff 25 ** are permitted provided that the following conditions are met:
bogdanm 0:9b334a45a8ff 26 **
bogdanm 0:9b334a45a8ff 27 ** o Redistributions of source code must retain the above copyright notice, this list
bogdanm 0:9b334a45a8ff 28 ** of conditions and the following disclaimer.
bogdanm 0:9b334a45a8ff 29 **
bogdanm 0:9b334a45a8ff 30 ** o Redistributions in binary form must reproduce the above copyright notice, this
bogdanm 0:9b334a45a8ff 31 ** list of conditions and the following disclaimer in the documentation and/or
bogdanm 0:9b334a45a8ff 32 ** other materials provided with the distribution.
bogdanm 0:9b334a45a8ff 33 **
bogdanm 0:9b334a45a8ff 34 ** o Neither the name of Freescale Semiconductor, Inc. nor the names of its
bogdanm 0:9b334a45a8ff 35 ** contributors may be used to endorse or promote products derived from this
bogdanm 0:9b334a45a8ff 36 ** software without specific prior written permission.
bogdanm 0:9b334a45a8ff 37 **
bogdanm 0:9b334a45a8ff 38 ** THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
bogdanm 0:9b334a45a8ff 39 ** ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
bogdanm 0:9b334a45a8ff 40 ** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
bogdanm 0:9b334a45a8ff 41 ** DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
bogdanm 0:9b334a45a8ff 42 ** ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
bogdanm 0:9b334a45a8ff 43 ** (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
bogdanm 0:9b334a45a8ff 44 ** LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
bogdanm 0:9b334a45a8ff 45 ** ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
bogdanm 0:9b334a45a8ff 46 ** (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
bogdanm 0:9b334a45a8ff 47 ** SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
bogdanm 0:9b334a45a8ff 48 **
bogdanm 0:9b334a45a8ff 49 ** http: www.freescale.com
bogdanm 0:9b334a45a8ff 50 ** mail: support@freescale.com
bogdanm 0:9b334a45a8ff 51 **
bogdanm 0:9b334a45a8ff 52 ** Revisions:
bogdanm 0:9b334a45a8ff 53 ** - rev. 1.0 (2013-07-23)
bogdanm 0:9b334a45a8ff 54 ** Initial version.
bogdanm 0:9b334a45a8ff 55 ** - rev. 1.1 (2013-09-17)
bogdanm 0:9b334a45a8ff 56 ** RM rev. 0.4 update.
bogdanm 0:9b334a45a8ff 57 ** - rev. 2.0 (2013-10-29)
bogdanm 0:9b334a45a8ff 58 ** Register accessor macros added to the memory map.
bogdanm 0:9b334a45a8ff 59 ** Symbols for Processor Expert memory map compatibility added to the memory map.
bogdanm 0:9b334a45a8ff 60 ** Startup file for gcc has been updated according to CMSIS 3.2.
bogdanm 0:9b334a45a8ff 61 ** System initialization updated.
bogdanm 0:9b334a45a8ff 62 ** - rev. 2.1 (2013-10-30)
bogdanm 0:9b334a45a8ff 63 ** Definition of BITBAND macros updated to support peripherals with 32-bit acces disabled.
bogdanm 0:9b334a45a8ff 64 ** - rev. 2.2 (2013-12-20)
bogdanm 0:9b334a45a8ff 65 ** Update according to reference manual rev. 0.6,
bogdanm 0:9b334a45a8ff 66 ** - rev. 2.3 (2014-01-13)
bogdanm 0:9b334a45a8ff 67 ** Update according to reference manual rev. 0.61,
bogdanm 0:9b334a45a8ff 68 ** - rev. 2.4 (2014-02-10)
bogdanm 0:9b334a45a8ff 69 ** The declaration of clock configurations has been moved to separate header file system_MK22F51212.h
bogdanm 0:9b334a45a8ff 70 ** - rev. 2.5 (2014-05-06)
bogdanm 0:9b334a45a8ff 71 ** Update according to reference manual rev. 1.0,
bogdanm 0:9b334a45a8ff 72 ** Update of system and startup files.
bogdanm 0:9b334a45a8ff 73 ** Module access macro module_BASES replaced by module_BASE_PTRS.
mbed_official 121:7f86b4238bec 74 ** - rev. 2.6 (2014-08-28)
mbed_official 121:7f86b4238bec 75 ** Update of system files - default clock configuration changed.
mbed_official 121:7f86b4238bec 76 ** Update of startup files - possibility to override DefaultISR added.
mbed_official 121:7f86b4238bec 77 ** - rev. 2.7 (2014-10-14)
mbed_official 121:7f86b4238bec 78 ** Interrupt INT_LPTimer renamed to INT_LPTMR0, interrupt INT_Watchdog renamed to INT_WDOG_EWM.
mbed_official 121:7f86b4238bec 79 ** - rev. 2.8 (2015-02-19)
mbed_official 121:7f86b4238bec 80 ** Renamed interrupt vector LLW to LLWU.
bogdanm 0:9b334a45a8ff 81 **
bogdanm 0:9b334a45a8ff 82 ** ###################################################################
bogdanm 0:9b334a45a8ff 83 */
bogdanm 0:9b334a45a8ff 84
bogdanm 0:9b334a45a8ff 85 /*!
bogdanm 0:9b334a45a8ff 86 * @file MK22F51212.h
mbed_official 121:7f86b4238bec 87 * @version 2.8
mbed_official 121:7f86b4238bec 88 * @date 2015-02-19
bogdanm 0:9b334a45a8ff 89 * @brief CMSIS Peripheral Access Layer for MK22F51212
bogdanm 0:9b334a45a8ff 90 *
bogdanm 0:9b334a45a8ff 91 * CMSIS Peripheral Access Layer for MK22F51212
bogdanm 0:9b334a45a8ff 92 */
bogdanm 0:9b334a45a8ff 93
mbed_official 121:7f86b4238bec 94 #ifndef _MK22F51212_H_
mbed_official 121:7f86b4238bec 95 #define _MK22F51212_H_ /**< Symbol preventing repeated inclusion */
bogdanm 0:9b334a45a8ff 96
bogdanm 0:9b334a45a8ff 97 /** Memory map major version (memory maps with equal major version number are
bogdanm 0:9b334a45a8ff 98 * compatible) */
mbed_official 121:7f86b4238bec 99 #define MCU_MEM_MAP_VERSION 0x0200U
bogdanm 0:9b334a45a8ff 100 /** Memory map minor version */
mbed_official 121:7f86b4238bec 101 #define MCU_MEM_MAP_VERSION_MINOR 0x0008U
bogdanm 0:9b334a45a8ff 102
bogdanm 0:9b334a45a8ff 103 /**
bogdanm 0:9b334a45a8ff 104 * @brief Macro to calculate address of an aliased word in the peripheral
bogdanm 0:9b334a45a8ff 105 * bitband area for a peripheral register and bit (bit band region 0x40000000 to
bogdanm 0:9b334a45a8ff 106 * 0x400FFFFF).
bogdanm 0:9b334a45a8ff 107 * @param Reg Register to access.
bogdanm 0:9b334a45a8ff 108 * @param Bit Bit number to access.
bogdanm 0:9b334a45a8ff 109 * @return Address of the aliased word in the peripheral bitband area.
bogdanm 0:9b334a45a8ff 110 */
bogdanm 0:9b334a45a8ff 111 #define BITBAND_REGADDR(Reg,Bit) (0x42000000u + (32u*((uint32_t)&(Reg) - (uint32_t)0x40000000u)) + (4u*((uint32_t)(Bit))))
bogdanm 0:9b334a45a8ff 112 /**
bogdanm 0:9b334a45a8ff 113 * @brief Macro to access a single bit of a peripheral register (bit band region
bogdanm 0:9b334a45a8ff 114 * 0x40000000 to 0x400FFFFF) using the bit-band alias region access. Can
bogdanm 0:9b334a45a8ff 115 * be used for peripherals with 32bit access allowed.
bogdanm 0:9b334a45a8ff 116 * @param Reg Register to access.
bogdanm 0:9b334a45a8ff 117 * @param Bit Bit number to access.
bogdanm 0:9b334a45a8ff 118 * @return Value of the targeted bit in the bit band region.
bogdanm 0:9b334a45a8ff 119 */
mbed_official 121:7f86b4238bec 120 #define BITBAND_REG32(Reg,Bit) (*((uint32_t volatile*)(BITBAND_REGADDR((Reg),(Bit)))))
mbed_official 121:7f86b4238bec 121 #define BITBAND_REG(Reg,Bit) (BITBAND_REG32((Reg),(Bit)))
bogdanm 0:9b334a45a8ff 122 /**
bogdanm 0:9b334a45a8ff 123 * @brief Macro to access a single bit of a peripheral register (bit band region
bogdanm 0:9b334a45a8ff 124 * 0x40000000 to 0x400FFFFF) using the bit-band alias region access. Can
bogdanm 0:9b334a45a8ff 125 * be used for peripherals with 16bit access allowed.
bogdanm 0:9b334a45a8ff 126 * @param Reg Register to access.
bogdanm 0:9b334a45a8ff 127 * @param Bit Bit number to access.
bogdanm 0:9b334a45a8ff 128 * @return Value of the targeted bit in the bit band region.
bogdanm 0:9b334a45a8ff 129 */
mbed_official 121:7f86b4238bec 130 #define BITBAND_REG16(Reg,Bit) (*((uint16_t volatile*)(BITBAND_REGADDR((Reg),(Bit)))))
bogdanm 0:9b334a45a8ff 131 /**
bogdanm 0:9b334a45a8ff 132 * @brief Macro to access a single bit of a peripheral register (bit band region
bogdanm 0:9b334a45a8ff 133 * 0x40000000 to 0x400FFFFF) using the bit-band alias region access. Can
bogdanm 0:9b334a45a8ff 134 * be used for peripherals with 8bit access allowed.
bogdanm 0:9b334a45a8ff 135 * @param Reg Register to access.
bogdanm 0:9b334a45a8ff 136 * @param Bit Bit number to access.
bogdanm 0:9b334a45a8ff 137 * @return Value of the targeted bit in the bit band region.
bogdanm 0:9b334a45a8ff 138 */
mbed_official 121:7f86b4238bec 139 #define BITBAND_REG8(Reg,Bit) (*((uint8_t volatile*)(BITBAND_REGADDR((Reg),(Bit)))))
bogdanm 0:9b334a45a8ff 140
bogdanm 0:9b334a45a8ff 141 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 142 -- Interrupt vector numbers
bogdanm 0:9b334a45a8ff 143 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 144
bogdanm 0:9b334a45a8ff 145 /*!
bogdanm 0:9b334a45a8ff 146 * @addtogroup Interrupt_vector_numbers Interrupt vector numbers
bogdanm 0:9b334a45a8ff 147 * @{
bogdanm 0:9b334a45a8ff 148 */
bogdanm 0:9b334a45a8ff 149
bogdanm 0:9b334a45a8ff 150 /** Interrupt Number Definitions */
bogdanm 0:9b334a45a8ff 151 #define NUMBER_OF_INT_VECTORS 102 /**< Number of interrupts in the Vector table */
bogdanm 0:9b334a45a8ff 152
bogdanm 0:9b334a45a8ff 153 typedef enum IRQn {
mbed_official 121:7f86b4238bec 154 /* Auxiliary constants */
mbed_official 121:7f86b4238bec 155 NotAvail_IRQn = -128, /**< Not available device specific interrupt */
mbed_official 121:7f86b4238bec 156
bogdanm 0:9b334a45a8ff 157 /* Core interrupts */
bogdanm 0:9b334a45a8ff 158 NonMaskableInt_IRQn = -14, /**< Non Maskable Interrupt */
bogdanm 0:9b334a45a8ff 159 HardFault_IRQn = -13, /**< Cortex-M4 SV Hard Fault Interrupt */
bogdanm 0:9b334a45a8ff 160 MemoryManagement_IRQn = -12, /**< Cortex-M4 Memory Management Interrupt */
bogdanm 0:9b334a45a8ff 161 BusFault_IRQn = -11, /**< Cortex-M4 Bus Fault Interrupt */
bogdanm 0:9b334a45a8ff 162 UsageFault_IRQn = -10, /**< Cortex-M4 Usage Fault Interrupt */
bogdanm 0:9b334a45a8ff 163 SVCall_IRQn = -5, /**< Cortex-M4 SV Call Interrupt */
bogdanm 0:9b334a45a8ff 164 DebugMonitor_IRQn = -4, /**< Cortex-M4 Debug Monitor Interrupt */
bogdanm 0:9b334a45a8ff 165 PendSV_IRQn = -2, /**< Cortex-M4 Pend SV Interrupt */
bogdanm 0:9b334a45a8ff 166 SysTick_IRQn = -1, /**< Cortex-M4 System Tick Interrupt */
bogdanm 0:9b334a45a8ff 167
bogdanm 0:9b334a45a8ff 168 /* Device specific interrupts */
bogdanm 0:9b334a45a8ff 169 DMA0_IRQn = 0, /**< DMA Channel 0 Transfer Complete */
bogdanm 0:9b334a45a8ff 170 DMA1_IRQn = 1, /**< DMA Channel 1 Transfer Complete */
bogdanm 0:9b334a45a8ff 171 DMA2_IRQn = 2, /**< DMA Channel 2 Transfer Complete */
bogdanm 0:9b334a45a8ff 172 DMA3_IRQn = 3, /**< DMA Channel 3 Transfer Complete */
bogdanm 0:9b334a45a8ff 173 DMA4_IRQn = 4, /**< DMA Channel 4 Transfer Complete */
bogdanm 0:9b334a45a8ff 174 DMA5_IRQn = 5, /**< DMA Channel 5 Transfer Complete */
bogdanm 0:9b334a45a8ff 175 DMA6_IRQn = 6, /**< DMA Channel 6 Transfer Complete */
bogdanm 0:9b334a45a8ff 176 DMA7_IRQn = 7, /**< DMA Channel 7 Transfer Complete */
bogdanm 0:9b334a45a8ff 177 DMA8_IRQn = 8, /**< DMA Channel 8 Transfer Complete */
bogdanm 0:9b334a45a8ff 178 DMA9_IRQn = 9, /**< DMA Channel 9 Transfer Complete */
bogdanm 0:9b334a45a8ff 179 DMA10_IRQn = 10, /**< DMA Channel 10 Transfer Complete */
bogdanm 0:9b334a45a8ff 180 DMA11_IRQn = 11, /**< DMA Channel 11 Transfer Complete */
bogdanm 0:9b334a45a8ff 181 DMA12_IRQn = 12, /**< DMA Channel 12 Transfer Complete */
bogdanm 0:9b334a45a8ff 182 DMA13_IRQn = 13, /**< DMA Channel 13 Transfer Complete */
bogdanm 0:9b334a45a8ff 183 DMA14_IRQn = 14, /**< DMA Channel 14 Transfer Complete */
bogdanm 0:9b334a45a8ff 184 DMA15_IRQn = 15, /**< DMA Channel 15 Transfer Complete */
bogdanm 0:9b334a45a8ff 185 DMA_Error_IRQn = 16, /**< DMA Error Interrupt */
bogdanm 0:9b334a45a8ff 186 MCM_IRQn = 17, /**< Normal Interrupt */
bogdanm 0:9b334a45a8ff 187 FTF_IRQn = 18, /**< FTFA Command complete interrupt */
bogdanm 0:9b334a45a8ff 188 Read_Collision_IRQn = 19, /**< Read Collision Interrupt */
bogdanm 0:9b334a45a8ff 189 LVD_LVW_IRQn = 20, /**< Low Voltage Detect, Low Voltage Warning */
mbed_official 121:7f86b4238bec 190 LLWU_IRQn = 21, /**< Low Leakage Wakeup Unit */
mbed_official 121:7f86b4238bec 191 WDOG_EWM_IRQn = 22, /**< WDOG Interrupt */
bogdanm 0:9b334a45a8ff 192 RNG_IRQn = 23, /**< RNG Interrupt */
bogdanm 0:9b334a45a8ff 193 I2C0_IRQn = 24, /**< I2C0 interrupt */
bogdanm 0:9b334a45a8ff 194 I2C1_IRQn = 25, /**< I2C1 interrupt */
bogdanm 0:9b334a45a8ff 195 SPI0_IRQn = 26, /**< SPI0 Interrupt */
bogdanm 0:9b334a45a8ff 196 SPI1_IRQn = 27, /**< SPI1 Interrupt */
bogdanm 0:9b334a45a8ff 197 I2S0_Tx_IRQn = 28, /**< I2S0 transmit interrupt */
bogdanm 0:9b334a45a8ff 198 I2S0_Rx_IRQn = 29, /**< I2S0 receive interrupt */
bogdanm 0:9b334a45a8ff 199 LPUART0_IRQn = 30, /**< LPUART0 status/error interrupt */
bogdanm 0:9b334a45a8ff 200 UART0_RX_TX_IRQn = 31, /**< UART0 Receive/Transmit interrupt */
bogdanm 0:9b334a45a8ff 201 UART0_ERR_IRQn = 32, /**< UART0 Error interrupt */
bogdanm 0:9b334a45a8ff 202 UART1_RX_TX_IRQn = 33, /**< UART1 Receive/Transmit interrupt */
bogdanm 0:9b334a45a8ff 203 UART1_ERR_IRQn = 34, /**< UART1 Error interrupt */
bogdanm 0:9b334a45a8ff 204 UART2_RX_TX_IRQn = 35, /**< UART2 Receive/Transmit interrupt */
bogdanm 0:9b334a45a8ff 205 UART2_ERR_IRQn = 36, /**< UART2 Error interrupt */
bogdanm 0:9b334a45a8ff 206 Reserved53_IRQn = 37, /**< Reserved interrupt 53 */
bogdanm 0:9b334a45a8ff 207 Reserved54_IRQn = 38, /**< Reserved interrupt 54 */
bogdanm 0:9b334a45a8ff 208 ADC0_IRQn = 39, /**< ADC0 interrupt */
bogdanm 0:9b334a45a8ff 209 CMP0_IRQn = 40, /**< CMP0 interrupt */
bogdanm 0:9b334a45a8ff 210 CMP1_IRQn = 41, /**< CMP1 interrupt */
bogdanm 0:9b334a45a8ff 211 FTM0_IRQn = 42, /**< FTM0 fault, overflow and channels interrupt */
bogdanm 0:9b334a45a8ff 212 FTM1_IRQn = 43, /**< FTM1 fault, overflow and channels interrupt */
bogdanm 0:9b334a45a8ff 213 FTM2_IRQn = 44, /**< FTM2 fault, overflow and channels interrupt */
bogdanm 0:9b334a45a8ff 214 Reserved61_IRQn = 45, /**< Reserved interrupt 61 */
bogdanm 0:9b334a45a8ff 215 RTC_IRQn = 46, /**< RTC interrupt */
bogdanm 0:9b334a45a8ff 216 RTC_Seconds_IRQn = 47, /**< RTC seconds interrupt */
bogdanm 0:9b334a45a8ff 217 PIT0_IRQn = 48, /**< PIT timer channel 0 interrupt */
bogdanm 0:9b334a45a8ff 218 PIT1_IRQn = 49, /**< PIT timer channel 1 interrupt */
bogdanm 0:9b334a45a8ff 219 PIT2_IRQn = 50, /**< PIT timer channel 2 interrupt */
bogdanm 0:9b334a45a8ff 220 PIT3_IRQn = 51, /**< PIT timer channel 3 interrupt */
bogdanm 0:9b334a45a8ff 221 PDB0_IRQn = 52, /**< PDB0 Interrupt */
bogdanm 0:9b334a45a8ff 222 USB0_IRQn = 53, /**< USB0 interrupt */
bogdanm 0:9b334a45a8ff 223 Reserved70_IRQn = 54, /**< Reserved interrupt 70 */
bogdanm 0:9b334a45a8ff 224 Reserved71_IRQn = 55, /**< Reserved interrupt 71 */
bogdanm 0:9b334a45a8ff 225 DAC0_IRQn = 56, /**< DAC0 interrupt */
bogdanm 0:9b334a45a8ff 226 MCG_IRQn = 57, /**< MCG Interrupt */
mbed_official 121:7f86b4238bec 227 LPTMR0_IRQn = 58, /**< LPTimer interrupt */
bogdanm 0:9b334a45a8ff 228 PORTA_IRQn = 59, /**< Port A interrupt */
bogdanm 0:9b334a45a8ff 229 PORTB_IRQn = 60, /**< Port B interrupt */
bogdanm 0:9b334a45a8ff 230 PORTC_IRQn = 61, /**< Port C interrupt */
bogdanm 0:9b334a45a8ff 231 PORTD_IRQn = 62, /**< Port D interrupt */
bogdanm 0:9b334a45a8ff 232 PORTE_IRQn = 63, /**< Port E interrupt */
bogdanm 0:9b334a45a8ff 233 SWI_IRQn = 64, /**< Software interrupt */
bogdanm 0:9b334a45a8ff 234 Reserved81_IRQn = 65, /**< Reserved interrupt 81 */
bogdanm 0:9b334a45a8ff 235 Reserved82_IRQn = 66, /**< Reserved interrupt 82 */
bogdanm 0:9b334a45a8ff 236 Reserved83_IRQn = 67, /**< Reserved interrupt 83 */
bogdanm 0:9b334a45a8ff 237 Reserved84_IRQn = 68, /**< Reserved interrupt 84 */
bogdanm 0:9b334a45a8ff 238 Reserved85_IRQn = 69, /**< Reserved interrupt 85 */
bogdanm 0:9b334a45a8ff 239 Reserved86_IRQn = 70, /**< Reserved interrupt 86 */
bogdanm 0:9b334a45a8ff 240 FTM3_IRQn = 71, /**< FTM3 fault, overflow and channels interrupt */
bogdanm 0:9b334a45a8ff 241 DAC1_IRQn = 72, /**< DAC1 interrupt */
bogdanm 0:9b334a45a8ff 242 ADC1_IRQn = 73, /**< ADC1 interrupt */
bogdanm 0:9b334a45a8ff 243 Reserved90_IRQn = 74, /**< Reserved Interrupt 90 */
bogdanm 0:9b334a45a8ff 244 Reserved91_IRQn = 75, /**< Reserved Interrupt 91 */
bogdanm 0:9b334a45a8ff 245 Reserved92_IRQn = 76, /**< Reserved Interrupt 92 */
bogdanm 0:9b334a45a8ff 246 Reserved93_IRQn = 77, /**< Reserved Interrupt 93 */
bogdanm 0:9b334a45a8ff 247 Reserved94_IRQn = 78, /**< Reserved Interrupt 94 */
bogdanm 0:9b334a45a8ff 248 Reserved95_IRQn = 79, /**< Reserved Interrupt 95 */
bogdanm 0:9b334a45a8ff 249 Reserved96_IRQn = 80, /**< Reserved Interrupt 96 */
bogdanm 0:9b334a45a8ff 250 Reserved97_IRQn = 81, /**< Reserved Interrupt 97 */
bogdanm 0:9b334a45a8ff 251 Reserved98_IRQn = 82, /**< Reserved Interrupt 98 */
bogdanm 0:9b334a45a8ff 252 Reserved99_IRQn = 83, /**< Reserved Interrupt 99 */
bogdanm 0:9b334a45a8ff 253 Reserved100_IRQn = 84, /**< Reserved Interrupt 100 */
bogdanm 0:9b334a45a8ff 254 Reserved101_IRQn = 85 /**< Reserved Interrupt 101 */
bogdanm 0:9b334a45a8ff 255 } IRQn_Type;
bogdanm 0:9b334a45a8ff 256
bogdanm 0:9b334a45a8ff 257 /*!
bogdanm 0:9b334a45a8ff 258 * @}
bogdanm 0:9b334a45a8ff 259 */ /* end of group Interrupt_vector_numbers */
bogdanm 0:9b334a45a8ff 260
bogdanm 0:9b334a45a8ff 261
bogdanm 0:9b334a45a8ff 262 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 263 -- Cortex M4 Core Configuration
bogdanm 0:9b334a45a8ff 264 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 265
bogdanm 0:9b334a45a8ff 266 /*!
bogdanm 0:9b334a45a8ff 267 * @addtogroup Cortex_Core_Configuration Cortex M4 Core Configuration
bogdanm 0:9b334a45a8ff 268 * @{
bogdanm 0:9b334a45a8ff 269 */
bogdanm 0:9b334a45a8ff 270
bogdanm 0:9b334a45a8ff 271 #define __MPU_PRESENT 0 /**< Defines if an MPU is present or not */
bogdanm 0:9b334a45a8ff 272 #define __NVIC_PRIO_BITS 4 /**< Number of priority bits implemented in the NVIC */
bogdanm 0:9b334a45a8ff 273 #define __Vendor_SysTickConfig 0 /**< Vendor specific implementation of SysTickConfig is defined */
bogdanm 0:9b334a45a8ff 274 #define __FPU_PRESENT 1 /**< Defines if an FPU is present or not */
bogdanm 0:9b334a45a8ff 275
bogdanm 0:9b334a45a8ff 276 #include "core_cm4.h" /* Core Peripheral Access Layer */
bogdanm 0:9b334a45a8ff 277 #include "system_MK22F51212.h" /* Device specific configuration file */
bogdanm 0:9b334a45a8ff 278
bogdanm 0:9b334a45a8ff 279 /*!
bogdanm 0:9b334a45a8ff 280 * @}
bogdanm 0:9b334a45a8ff 281 */ /* end of group Cortex_Core_Configuration */
bogdanm 0:9b334a45a8ff 282
bogdanm 0:9b334a45a8ff 283
bogdanm 0:9b334a45a8ff 284 /* ----------------------------------------------------------------------------
mbed_official 121:7f86b4238bec 285 -- Mapping Information
mbed_official 121:7f86b4238bec 286 ---------------------------------------------------------------------------- */
mbed_official 121:7f86b4238bec 287
mbed_official 121:7f86b4238bec 288 /*!
mbed_official 121:7f86b4238bec 289 * @addtogroup Mapping_Information Mapping Information
mbed_official 121:7f86b4238bec 290 * @{
mbed_official 121:7f86b4238bec 291 */
mbed_official 121:7f86b4238bec 292
mbed_official 121:7f86b4238bec 293 /** Mapping Information */
mbed_official 121:7f86b4238bec 294 /*!
mbed_official 121:7f86b4238bec 295 * @addtogroup edma_request
mbed_official 121:7f86b4238bec 296 * @{
mbed_official 121:7f86b4238bec 297 */
mbed_official 121:7f86b4238bec 298
mbed_official 121:7f86b4238bec 299 /*******************************************************************************
mbed_official 121:7f86b4238bec 300 * Definitions
mbed_official 121:7f86b4238bec 301 ******************************************************************************/
mbed_official 121:7f86b4238bec 302
mbed_official 121:7f86b4238bec 303 /*!
mbed_official 121:7f86b4238bec 304 * @brief Structure for the DMA hardware request
mbed_official 121:7f86b4238bec 305 *
mbed_official 121:7f86b4238bec 306 * Defines the structure for the DMA hardware request collections. The user can configure the
mbed_official 121:7f86b4238bec 307 * hardware request into DMAMUX to trigger the DMA transfer accordingly. The index
mbed_official 121:7f86b4238bec 308 * of the hardware request varies according to the to SoC.
mbed_official 121:7f86b4238bec 309 */
mbed_official 121:7f86b4238bec 310 typedef enum _dma_request_source
mbed_official 121:7f86b4238bec 311 {
mbed_official 121:7f86b4238bec 312 kDmaRequestMux0Disable = 0|0x100U, /**< DMAMUX TriggerDisabled. */
mbed_official 121:7f86b4238bec 313 kDmaRequestMux0Reserved1 = 1|0x100U, /**< Reserved1 */
mbed_official 121:7f86b4238bec 314 kDmaRequestMux0UART0Rx = 2|0x100U, /**< UART0 Receive. */
mbed_official 121:7f86b4238bec 315 kDmaRequestMux0UART0Tx = 3|0x100U, /**< UART0 Transmit. */
mbed_official 121:7f86b4238bec 316 kDmaRequestMux0UART1Rx = 4|0x100U, /**< UART1 Receive. */
mbed_official 121:7f86b4238bec 317 kDmaRequestMux0UART1Tx = 5|0x100U, /**< UART1 Transmit. */
mbed_official 121:7f86b4238bec 318 kDmaRequestMux0UART2Rx = 6|0x100U, /**< UART2 Receive. */
mbed_official 121:7f86b4238bec 319 kDmaRequestMux0UART2Tx = 7|0x100U, /**< UART2 Transmit. */
mbed_official 121:7f86b4238bec 320 kDmaRequestMux0Reserved8 = 8|0x100U, /**< Reserved8 */
mbed_official 121:7f86b4238bec 321 kDmaRequestMux0Reserved9 = 9|0x100U, /**< Reserved9 */
mbed_official 121:7f86b4238bec 322 kDmaRequestMux0Reserved10 = 10|0x100U, /**< Reserved10 */
mbed_official 121:7f86b4238bec 323 kDmaRequestMux0Reserved11 = 11|0x100U, /**< Reserved11 */
mbed_official 121:7f86b4238bec 324 kDmaRequestMux0I2S0Rx = 12|0x100U, /**< I2S0 Receive. */
mbed_official 121:7f86b4238bec 325 kDmaRequestMux0I2S0Tx = 13|0x100U, /**< I2S0 Transmit. */
mbed_official 121:7f86b4238bec 326 kDmaRequestMux0SPI0Rx = 14|0x100U, /**< SPI0 Receive. */
mbed_official 121:7f86b4238bec 327 kDmaRequestMux0SPI0Tx = 15|0x100U, /**< SPI0 Transmit. */
mbed_official 121:7f86b4238bec 328 kDmaRequestMux0SPI1 = 16|0x100U, /**< SPI1 Transmit or Receive. */
mbed_official 121:7f86b4238bec 329 kDmaRequestMux0Reserved17 = 17|0x100U, /**< Reserved17 */
mbed_official 121:7f86b4238bec 330 kDmaRequestMux0I2C0 = 18|0x100U, /**< I2C0. */
mbed_official 121:7f86b4238bec 331 kDmaRequestMux0I2C1 = 19|0x100U, /**< I2C1. */
mbed_official 121:7f86b4238bec 332 kDmaRequestMux0FTM0Channel0 = 20|0x100U, /**< FTM0 C0V. */
mbed_official 121:7f86b4238bec 333 kDmaRequestMux0FTM0Channel1 = 21|0x100U, /**< FTM0 C1V. */
mbed_official 121:7f86b4238bec 334 kDmaRequestMux0FTM0Channel2 = 22|0x100U, /**< FTM0 C2V. */
mbed_official 121:7f86b4238bec 335 kDmaRequestMux0FTM0Channel3 = 23|0x100U, /**< FTM0 C3V. */
mbed_official 121:7f86b4238bec 336 kDmaRequestMux0FTM0Channel4 = 24|0x100U, /**< FTM0 C4V. */
mbed_official 121:7f86b4238bec 337 kDmaRequestMux0FTM0Channel5 = 25|0x100U, /**< FTM0 C5V. */
mbed_official 121:7f86b4238bec 338 kDmaRequestMux0FTM0Channel6 = 26|0x100U, /**< FTM0 C6V. */
mbed_official 121:7f86b4238bec 339 kDmaRequestMux0FTM0Channel7 = 27|0x100U, /**< FTM0 C7V. */
mbed_official 121:7f86b4238bec 340 kDmaRequestMux0FTM1Channel0 = 28|0x100U, /**< FTM1 C0V. */
mbed_official 121:7f86b4238bec 341 kDmaRequestMux0FTM1Channel1 = 29|0x100U, /**< FTM1 C1V. */
mbed_official 121:7f86b4238bec 342 kDmaRequestMux0FTM2Channel0 = 30|0x100U, /**< FTM2 C0V. */
mbed_official 121:7f86b4238bec 343 kDmaRequestMux0FTM2Channel1 = 31|0x100U, /**< FTM2 C1V. */
mbed_official 121:7f86b4238bec 344 kDmaRequestMux0FTM3Channel0 = 32|0x100U, /**< FTM3 C0V. */
mbed_official 121:7f86b4238bec 345 kDmaRequestMux0FTM3Channel1 = 33|0x100U, /**< FTM3 C1V. */
mbed_official 121:7f86b4238bec 346 kDmaRequestMux0FTM3Channel2 = 34|0x100U, /**< FTM3 C2V. */
mbed_official 121:7f86b4238bec 347 kDmaRequestMux0FTM3Channel3 = 35|0x100U, /**< FTM3 C3V. */
mbed_official 121:7f86b4238bec 348 kDmaRequestMux0FTM3Channel4 = 36|0x100U, /**< FTM3 C4V. */
mbed_official 121:7f86b4238bec 349 kDmaRequestMux0FTM3Channel5 = 37|0x100U, /**< FTM3 C5V. */
mbed_official 121:7f86b4238bec 350 kDmaRequestMux0FTM3Channel6 = 38|0x100U, /**< FTM3 C6V. */
mbed_official 121:7f86b4238bec 351 kDmaRequestMux0FTM3Channel7 = 39|0x100U, /**< FTM3 C7V. */
mbed_official 121:7f86b4238bec 352 kDmaRequestMux0ADC0 = 40|0x100U, /**< ADC0. */
mbed_official 121:7f86b4238bec 353 kDmaRequestMux0ADC1 = 41|0x100U, /**< ADC1. */
mbed_official 121:7f86b4238bec 354 kDmaRequestMux0CMP0 = 42|0x100U, /**< CMP0. */
mbed_official 121:7f86b4238bec 355 kDmaRequestMux0CMP1 = 43|0x100U, /**< CMP1. */
mbed_official 121:7f86b4238bec 356 kDmaRequestMux0Reserved44 = 44|0x100U, /**< Reserved44 */
mbed_official 121:7f86b4238bec 357 kDmaRequestMux0DAC0 = 45|0x100U, /**< DAC0. */
mbed_official 121:7f86b4238bec 358 kDmaRequestMux0DAC1 = 46|0x100U, /**< DAC1. */
mbed_official 121:7f86b4238bec 359 kDmaRequestMux0Reserved47 = 47|0x100U, /**< Reserved47 */
mbed_official 121:7f86b4238bec 360 kDmaRequestMux0PDB = 48|0x100U, /**< PDB0. */
mbed_official 121:7f86b4238bec 361 kDmaRequestMux0PortA = 49|0x100U, /**< PTA. */
mbed_official 121:7f86b4238bec 362 kDmaRequestMux0PortB = 50|0x100U, /**< PTB. */
mbed_official 121:7f86b4238bec 363 kDmaRequestMux0PortC = 51|0x100U, /**< PTC. */
mbed_official 121:7f86b4238bec 364 kDmaRequestMux0PortD = 52|0x100U, /**< PTD. */
mbed_official 121:7f86b4238bec 365 kDmaRequestMux0PortE = 53|0x100U, /**< PTE. */
mbed_official 121:7f86b4238bec 366 kDmaRequestMux0Reserved54 = 54|0x100U, /**< Reserved54 */
mbed_official 121:7f86b4238bec 367 kDmaRequestMux0Reserved55 = 55|0x100U, /**< Reserved55 */
mbed_official 121:7f86b4238bec 368 kDmaRequestMux0Reserved56 = 56|0x100U, /**< Reserved56 */
mbed_official 121:7f86b4238bec 369 kDmaRequestMux0Reserved57 = 57|0x100U, /**< Reserved57 */
mbed_official 121:7f86b4238bec 370 kDmaRequestMux0LPUART0Rx = 58|0x100U, /**< LPUART0 Receive. */
mbed_official 121:7f86b4238bec 371 kDmaRequestMux0LPUART0Tx = 59|0x100U, /**< LPUART0 Transmit. */
mbed_official 121:7f86b4238bec 372 kDmaRequestMux0AlwaysOn60 = 60|0x100U, /**< DMAMUX Always Enabled slot. */
mbed_official 121:7f86b4238bec 373 kDmaRequestMux0AlwaysOn61 = 61|0x100U, /**< DMAMUX Always Enabled slot. */
mbed_official 121:7f86b4238bec 374 kDmaRequestMux0AlwaysOn62 = 62|0x100U, /**< DMAMUX Always Enabled slot. */
mbed_official 121:7f86b4238bec 375 kDmaRequestMux0AlwaysOn63 = 63|0x100U, /**< DMAMUX Always Enabled slot. */
mbed_official 121:7f86b4238bec 376 } dma_request_source_t;
mbed_official 121:7f86b4238bec 377
mbed_official 121:7f86b4238bec 378 /* @} */
mbed_official 121:7f86b4238bec 379
mbed_official 121:7f86b4238bec 380
mbed_official 121:7f86b4238bec 381 /*!
mbed_official 121:7f86b4238bec 382 * @}
mbed_official 121:7f86b4238bec 383 */ /* end of group Mapping_Information */
mbed_official 121:7f86b4238bec 384
mbed_official 121:7f86b4238bec 385
mbed_official 121:7f86b4238bec 386 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 387 -- Device Peripheral Access Layer
bogdanm 0:9b334a45a8ff 388 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 389
bogdanm 0:9b334a45a8ff 390 /*!
bogdanm 0:9b334a45a8ff 391 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
bogdanm 0:9b334a45a8ff 392 * @{
bogdanm 0:9b334a45a8ff 393 */
bogdanm 0:9b334a45a8ff 394
bogdanm 0:9b334a45a8ff 395
bogdanm 0:9b334a45a8ff 396 /*
bogdanm 0:9b334a45a8ff 397 ** Start of section using anonymous unions
bogdanm 0:9b334a45a8ff 398 */
bogdanm 0:9b334a45a8ff 399
bogdanm 0:9b334a45a8ff 400 #if defined(__ARMCC_VERSION)
bogdanm 0:9b334a45a8ff 401 #pragma push
bogdanm 0:9b334a45a8ff 402 #pragma anon_unions
bogdanm 0:9b334a45a8ff 403 #elif defined(__CWCC__)
bogdanm 0:9b334a45a8ff 404 #pragma push
bogdanm 0:9b334a45a8ff 405 #pragma cpp_extensions on
bogdanm 0:9b334a45a8ff 406 #elif defined(__GNUC__)
bogdanm 0:9b334a45a8ff 407 /* anonymous unions are enabled by default */
bogdanm 0:9b334a45a8ff 408 #elif defined(__IAR_SYSTEMS_ICC__)
bogdanm 0:9b334a45a8ff 409 #pragma language=extended
bogdanm 0:9b334a45a8ff 410 #else
bogdanm 0:9b334a45a8ff 411 #error Not supported compiler type
bogdanm 0:9b334a45a8ff 412 #endif
bogdanm 0:9b334a45a8ff 413
bogdanm 0:9b334a45a8ff 414 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 415 -- ADC Peripheral Access Layer
bogdanm 0:9b334a45a8ff 416 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 417
bogdanm 0:9b334a45a8ff 418 /*!
bogdanm 0:9b334a45a8ff 419 * @addtogroup ADC_Peripheral_Access_Layer ADC Peripheral Access Layer
bogdanm 0:9b334a45a8ff 420 * @{
bogdanm 0:9b334a45a8ff 421 */
bogdanm 0:9b334a45a8ff 422
bogdanm 0:9b334a45a8ff 423 /** ADC - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 424 typedef struct {
bogdanm 0:9b334a45a8ff 425 __IO uint32_t SC1[2]; /**< ADC Status and Control Registers 1, array offset: 0x0, array step: 0x4 */
bogdanm 0:9b334a45a8ff 426 __IO uint32_t CFG1; /**< ADC Configuration Register 1, offset: 0x8 */
bogdanm 0:9b334a45a8ff 427 __IO uint32_t CFG2; /**< ADC Configuration Register 2, offset: 0xC */
bogdanm 0:9b334a45a8ff 428 __I uint32_t R[2]; /**< ADC Data Result Register, array offset: 0x10, array step: 0x4 */
bogdanm 0:9b334a45a8ff 429 __IO uint32_t CV1; /**< Compare Value Registers, offset: 0x18 */
bogdanm 0:9b334a45a8ff 430 __IO uint32_t CV2; /**< Compare Value Registers, offset: 0x1C */
bogdanm 0:9b334a45a8ff 431 __IO uint32_t SC2; /**< Status and Control Register 2, offset: 0x20 */
bogdanm 0:9b334a45a8ff 432 __IO uint32_t SC3; /**< Status and Control Register 3, offset: 0x24 */
bogdanm 0:9b334a45a8ff 433 __IO uint32_t OFS; /**< ADC Offset Correction Register, offset: 0x28 */
bogdanm 0:9b334a45a8ff 434 __IO uint32_t PG; /**< ADC Plus-Side Gain Register, offset: 0x2C */
bogdanm 0:9b334a45a8ff 435 __IO uint32_t MG; /**< ADC Minus-Side Gain Register, offset: 0x30 */
bogdanm 0:9b334a45a8ff 436 __IO uint32_t CLPD; /**< ADC Plus-Side General Calibration Value Register, offset: 0x34 */
bogdanm 0:9b334a45a8ff 437 __IO uint32_t CLPS; /**< ADC Plus-Side General Calibration Value Register, offset: 0x38 */
bogdanm 0:9b334a45a8ff 438 __IO uint32_t CLP4; /**< ADC Plus-Side General Calibration Value Register, offset: 0x3C */
bogdanm 0:9b334a45a8ff 439 __IO uint32_t CLP3; /**< ADC Plus-Side General Calibration Value Register, offset: 0x40 */
bogdanm 0:9b334a45a8ff 440 __IO uint32_t CLP2; /**< ADC Plus-Side General Calibration Value Register, offset: 0x44 */
bogdanm 0:9b334a45a8ff 441 __IO uint32_t CLP1; /**< ADC Plus-Side General Calibration Value Register, offset: 0x48 */
bogdanm 0:9b334a45a8ff 442 __IO uint32_t CLP0; /**< ADC Plus-Side General Calibration Value Register, offset: 0x4C */
bogdanm 0:9b334a45a8ff 443 uint8_t RESERVED_0[4];
bogdanm 0:9b334a45a8ff 444 __IO uint32_t CLMD; /**< ADC Minus-Side General Calibration Value Register, offset: 0x54 */
bogdanm 0:9b334a45a8ff 445 __IO uint32_t CLMS; /**< ADC Minus-Side General Calibration Value Register, offset: 0x58 */
bogdanm 0:9b334a45a8ff 446 __IO uint32_t CLM4; /**< ADC Minus-Side General Calibration Value Register, offset: 0x5C */
bogdanm 0:9b334a45a8ff 447 __IO uint32_t CLM3; /**< ADC Minus-Side General Calibration Value Register, offset: 0x60 */
bogdanm 0:9b334a45a8ff 448 __IO uint32_t CLM2; /**< ADC Minus-Side General Calibration Value Register, offset: 0x64 */
bogdanm 0:9b334a45a8ff 449 __IO uint32_t CLM1; /**< ADC Minus-Side General Calibration Value Register, offset: 0x68 */
bogdanm 0:9b334a45a8ff 450 __IO uint32_t CLM0; /**< ADC Minus-Side General Calibration Value Register, offset: 0x6C */
mbed_official 121:7f86b4238bec 451 } ADC_Type;
bogdanm 0:9b334a45a8ff 452
bogdanm 0:9b334a45a8ff 453 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 454 -- ADC Register Masks
bogdanm 0:9b334a45a8ff 455 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 456
bogdanm 0:9b334a45a8ff 457 /*!
bogdanm 0:9b334a45a8ff 458 * @addtogroup ADC_Register_Masks ADC Register Masks
bogdanm 0:9b334a45a8ff 459 * @{
bogdanm 0:9b334a45a8ff 460 */
bogdanm 0:9b334a45a8ff 461
mbed_official 121:7f86b4238bec 462 /*! @name SC1 - ADC Status and Control Registers 1 */
mbed_official 121:7f86b4238bec 463 #define ADC_SC1_ADCH_MASK (0x1FU)
mbed_official 121:7f86b4238bec 464 #define ADC_SC1_ADCH_SHIFT (0U)
mbed_official 121:7f86b4238bec 465 #define ADC_SC1_ADCH(x) (((uint32_t)(((uint32_t)(x)) << ADC_SC1_ADCH_SHIFT)) & ADC_SC1_ADCH_MASK)
mbed_official 121:7f86b4238bec 466 #define ADC_SC1_DIFF_MASK (0x20U)
mbed_official 121:7f86b4238bec 467 #define ADC_SC1_DIFF_SHIFT (5U)
mbed_official 121:7f86b4238bec 468 #define ADC_SC1_DIFF(x) (((uint32_t)(((uint32_t)(x)) << ADC_SC1_DIFF_SHIFT)) & ADC_SC1_DIFF_MASK)
mbed_official 121:7f86b4238bec 469 #define ADC_SC1_AIEN_MASK (0x40U)
mbed_official 121:7f86b4238bec 470 #define ADC_SC1_AIEN_SHIFT (6U)
mbed_official 121:7f86b4238bec 471 #define ADC_SC1_AIEN(x) (((uint32_t)(((uint32_t)(x)) << ADC_SC1_AIEN_SHIFT)) & ADC_SC1_AIEN_MASK)
mbed_official 121:7f86b4238bec 472 #define ADC_SC1_COCO_MASK (0x80U)
mbed_official 121:7f86b4238bec 473 #define ADC_SC1_COCO_SHIFT (7U)
mbed_official 121:7f86b4238bec 474 #define ADC_SC1_COCO(x) (((uint32_t)(((uint32_t)(x)) << ADC_SC1_COCO_SHIFT)) & ADC_SC1_COCO_MASK)
mbed_official 121:7f86b4238bec 475
mbed_official 121:7f86b4238bec 476 /* The count of ADC_SC1 */
mbed_official 121:7f86b4238bec 477 #define ADC_SC1_COUNT (2U)
mbed_official 121:7f86b4238bec 478
mbed_official 121:7f86b4238bec 479 /*! @name CFG1 - ADC Configuration Register 1 */
mbed_official 121:7f86b4238bec 480 #define ADC_CFG1_ADICLK_MASK (0x3U)
mbed_official 121:7f86b4238bec 481 #define ADC_CFG1_ADICLK_SHIFT (0U)
mbed_official 121:7f86b4238bec 482 #define ADC_CFG1_ADICLK(x) (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_ADICLK_SHIFT)) & ADC_CFG1_ADICLK_MASK)
mbed_official 121:7f86b4238bec 483 #define ADC_CFG1_MODE_MASK (0xCU)
mbed_official 121:7f86b4238bec 484 #define ADC_CFG1_MODE_SHIFT (2U)
mbed_official 121:7f86b4238bec 485 #define ADC_CFG1_MODE(x) (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)
mbed_official 121:7f86b4238bec 486 #define ADC_CFG1_ADLSMP_MASK (0x10U)
mbed_official 121:7f86b4238bec 487 #define ADC_CFG1_ADLSMP_SHIFT (4U)
mbed_official 121:7f86b4238bec 488 #define ADC_CFG1_ADLSMP(x) (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_ADLSMP_SHIFT)) & ADC_CFG1_ADLSMP_MASK)
mbed_official 121:7f86b4238bec 489 #define ADC_CFG1_ADIV_MASK (0x60U)
mbed_official 121:7f86b4238bec 490 #define ADC_CFG1_ADIV_SHIFT (5U)
mbed_official 121:7f86b4238bec 491 #define ADC_CFG1_ADIV(x) (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_ADIV_SHIFT)) & ADC_CFG1_ADIV_MASK)
mbed_official 121:7f86b4238bec 492 #define ADC_CFG1_ADLPC_MASK (0x80U)
mbed_official 121:7f86b4238bec 493 #define ADC_CFG1_ADLPC_SHIFT (7U)
mbed_official 121:7f86b4238bec 494 #define ADC_CFG1_ADLPC(x) (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_ADLPC_SHIFT)) & ADC_CFG1_ADLPC_MASK)
mbed_official 121:7f86b4238bec 495
mbed_official 121:7f86b4238bec 496 /*! @name CFG2 - ADC Configuration Register 2 */
mbed_official 121:7f86b4238bec 497 #define ADC_CFG2_ADLSTS_MASK (0x3U)
mbed_official 121:7f86b4238bec 498 #define ADC_CFG2_ADLSTS_SHIFT (0U)
mbed_official 121:7f86b4238bec 499 #define ADC_CFG2_ADLSTS(x) (((uint32_t)(((uint32_t)(x)) << ADC_CFG2_ADLSTS_SHIFT)) & ADC_CFG2_ADLSTS_MASK)
mbed_official 121:7f86b4238bec 500 #define ADC_CFG2_ADHSC_MASK (0x4U)
mbed_official 121:7f86b4238bec 501 #define ADC_CFG2_ADHSC_SHIFT (2U)
mbed_official 121:7f86b4238bec 502 #define ADC_CFG2_ADHSC(x) (((uint32_t)(((uint32_t)(x)) << ADC_CFG2_ADHSC_SHIFT)) & ADC_CFG2_ADHSC_MASK)
mbed_official 121:7f86b4238bec 503 #define ADC_CFG2_ADACKEN_MASK (0x8U)
mbed_official 121:7f86b4238bec 504 #define ADC_CFG2_ADACKEN_SHIFT (3U)
mbed_official 121:7f86b4238bec 505 #define ADC_CFG2_ADACKEN(x) (((uint32_t)(((uint32_t)(x)) << ADC_CFG2_ADACKEN_SHIFT)) & ADC_CFG2_ADACKEN_MASK)
mbed_official 121:7f86b4238bec 506 #define ADC_CFG2_MUXSEL_MASK (0x10U)
mbed_official 121:7f86b4238bec 507 #define ADC_CFG2_MUXSEL_SHIFT (4U)
mbed_official 121:7f86b4238bec 508 #define ADC_CFG2_MUXSEL(x) (((uint32_t)(((uint32_t)(x)) << ADC_CFG2_MUXSEL_SHIFT)) & ADC_CFG2_MUXSEL_MASK)
mbed_official 121:7f86b4238bec 509
mbed_official 121:7f86b4238bec 510 /*! @name R - ADC Data Result Register */
mbed_official 121:7f86b4238bec 511 #define ADC_R_D_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 512 #define ADC_R_D_SHIFT (0U)
mbed_official 121:7f86b4238bec 513 #define ADC_R_D(x) (((uint32_t)(((uint32_t)(x)) << ADC_R_D_SHIFT)) & ADC_R_D_MASK)
mbed_official 121:7f86b4238bec 514
mbed_official 121:7f86b4238bec 515 /* The count of ADC_R */
mbed_official 121:7f86b4238bec 516 #define ADC_R_COUNT (2U)
mbed_official 121:7f86b4238bec 517
mbed_official 121:7f86b4238bec 518 /*! @name CV1 - Compare Value Registers */
mbed_official 121:7f86b4238bec 519 #define ADC_CV1_CV_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 520 #define ADC_CV1_CV_SHIFT (0U)
mbed_official 121:7f86b4238bec 521 #define ADC_CV1_CV(x) (((uint32_t)(((uint32_t)(x)) << ADC_CV1_CV_SHIFT)) & ADC_CV1_CV_MASK)
mbed_official 121:7f86b4238bec 522
mbed_official 121:7f86b4238bec 523 /*! @name CV2 - Compare Value Registers */
mbed_official 121:7f86b4238bec 524 #define ADC_CV2_CV_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 525 #define ADC_CV2_CV_SHIFT (0U)
mbed_official 121:7f86b4238bec 526 #define ADC_CV2_CV(x) (((uint32_t)(((uint32_t)(x)) << ADC_CV2_CV_SHIFT)) & ADC_CV2_CV_MASK)
mbed_official 121:7f86b4238bec 527
mbed_official 121:7f86b4238bec 528 /*! @name SC2 - Status and Control Register 2 */
mbed_official 121:7f86b4238bec 529 #define ADC_SC2_REFSEL_MASK (0x3U)
mbed_official 121:7f86b4238bec 530 #define ADC_SC2_REFSEL_SHIFT (0U)
mbed_official 121:7f86b4238bec 531 #define ADC_SC2_REFSEL(x) (((uint32_t)(((uint32_t)(x)) << ADC_SC2_REFSEL_SHIFT)) & ADC_SC2_REFSEL_MASK)
mbed_official 121:7f86b4238bec 532 #define ADC_SC2_DMAEN_MASK (0x4U)
mbed_official 121:7f86b4238bec 533 #define ADC_SC2_DMAEN_SHIFT (2U)
mbed_official 121:7f86b4238bec 534 #define ADC_SC2_DMAEN(x) (((uint32_t)(((uint32_t)(x)) << ADC_SC2_DMAEN_SHIFT)) & ADC_SC2_DMAEN_MASK)
mbed_official 121:7f86b4238bec 535 #define ADC_SC2_ACREN_MASK (0x8U)
mbed_official 121:7f86b4238bec 536 #define ADC_SC2_ACREN_SHIFT (3U)
mbed_official 121:7f86b4238bec 537 #define ADC_SC2_ACREN(x) (((uint32_t)(((uint32_t)(x)) << ADC_SC2_ACREN_SHIFT)) & ADC_SC2_ACREN_MASK)
mbed_official 121:7f86b4238bec 538 #define ADC_SC2_ACFGT_MASK (0x10U)
mbed_official 121:7f86b4238bec 539 #define ADC_SC2_ACFGT_SHIFT (4U)
mbed_official 121:7f86b4238bec 540 #define ADC_SC2_ACFGT(x) (((uint32_t)(((uint32_t)(x)) << ADC_SC2_ACFGT_SHIFT)) & ADC_SC2_ACFGT_MASK)
mbed_official 121:7f86b4238bec 541 #define ADC_SC2_ACFE_MASK (0x20U)
mbed_official 121:7f86b4238bec 542 #define ADC_SC2_ACFE_SHIFT (5U)
mbed_official 121:7f86b4238bec 543 #define ADC_SC2_ACFE(x) (((uint32_t)(((uint32_t)(x)) << ADC_SC2_ACFE_SHIFT)) & ADC_SC2_ACFE_MASK)
mbed_official 121:7f86b4238bec 544 #define ADC_SC2_ADTRG_MASK (0x40U)
mbed_official 121:7f86b4238bec 545 #define ADC_SC2_ADTRG_SHIFT (6U)
mbed_official 121:7f86b4238bec 546 #define ADC_SC2_ADTRG(x) (((uint32_t)(((uint32_t)(x)) << ADC_SC2_ADTRG_SHIFT)) & ADC_SC2_ADTRG_MASK)
mbed_official 121:7f86b4238bec 547 #define ADC_SC2_ADACT_MASK (0x80U)
mbed_official 121:7f86b4238bec 548 #define ADC_SC2_ADACT_SHIFT (7U)
mbed_official 121:7f86b4238bec 549 #define ADC_SC2_ADACT(x) (((uint32_t)(((uint32_t)(x)) << ADC_SC2_ADACT_SHIFT)) & ADC_SC2_ADACT_MASK)
mbed_official 121:7f86b4238bec 550
mbed_official 121:7f86b4238bec 551 /*! @name SC3 - Status and Control Register 3 */
mbed_official 121:7f86b4238bec 552 #define ADC_SC3_AVGS_MASK (0x3U)
mbed_official 121:7f86b4238bec 553 #define ADC_SC3_AVGS_SHIFT (0U)
mbed_official 121:7f86b4238bec 554 #define ADC_SC3_AVGS(x) (((uint32_t)(((uint32_t)(x)) << ADC_SC3_AVGS_SHIFT)) & ADC_SC3_AVGS_MASK)
mbed_official 121:7f86b4238bec 555 #define ADC_SC3_AVGE_MASK (0x4U)
mbed_official 121:7f86b4238bec 556 #define ADC_SC3_AVGE_SHIFT (2U)
mbed_official 121:7f86b4238bec 557 #define ADC_SC3_AVGE(x) (((uint32_t)(((uint32_t)(x)) << ADC_SC3_AVGE_SHIFT)) & ADC_SC3_AVGE_MASK)
mbed_official 121:7f86b4238bec 558 #define ADC_SC3_ADCO_MASK (0x8U)
mbed_official 121:7f86b4238bec 559 #define ADC_SC3_ADCO_SHIFT (3U)
mbed_official 121:7f86b4238bec 560 #define ADC_SC3_ADCO(x) (((uint32_t)(((uint32_t)(x)) << ADC_SC3_ADCO_SHIFT)) & ADC_SC3_ADCO_MASK)
mbed_official 121:7f86b4238bec 561 #define ADC_SC3_CALF_MASK (0x40U)
mbed_official 121:7f86b4238bec 562 #define ADC_SC3_CALF_SHIFT (6U)
mbed_official 121:7f86b4238bec 563 #define ADC_SC3_CALF(x) (((uint32_t)(((uint32_t)(x)) << ADC_SC3_CALF_SHIFT)) & ADC_SC3_CALF_MASK)
mbed_official 121:7f86b4238bec 564 #define ADC_SC3_CAL_MASK (0x80U)
mbed_official 121:7f86b4238bec 565 #define ADC_SC3_CAL_SHIFT (7U)
mbed_official 121:7f86b4238bec 566 #define ADC_SC3_CAL(x) (((uint32_t)(((uint32_t)(x)) << ADC_SC3_CAL_SHIFT)) & ADC_SC3_CAL_MASK)
mbed_official 121:7f86b4238bec 567
mbed_official 121:7f86b4238bec 568 /*! @name OFS - ADC Offset Correction Register */
mbed_official 121:7f86b4238bec 569 #define ADC_OFS_OFS_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 570 #define ADC_OFS_OFS_SHIFT (0U)
mbed_official 121:7f86b4238bec 571 #define ADC_OFS_OFS(x) (((uint32_t)(((uint32_t)(x)) << ADC_OFS_OFS_SHIFT)) & ADC_OFS_OFS_MASK)
mbed_official 121:7f86b4238bec 572
mbed_official 121:7f86b4238bec 573 /*! @name PG - ADC Plus-Side Gain Register */
mbed_official 121:7f86b4238bec 574 #define ADC_PG_PG_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 575 #define ADC_PG_PG_SHIFT (0U)
mbed_official 121:7f86b4238bec 576 #define ADC_PG_PG(x) (((uint32_t)(((uint32_t)(x)) << ADC_PG_PG_SHIFT)) & ADC_PG_PG_MASK)
mbed_official 121:7f86b4238bec 577
mbed_official 121:7f86b4238bec 578 /*! @name MG - ADC Minus-Side Gain Register */
mbed_official 121:7f86b4238bec 579 #define ADC_MG_MG_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 580 #define ADC_MG_MG_SHIFT (0U)
mbed_official 121:7f86b4238bec 581 #define ADC_MG_MG(x) (((uint32_t)(((uint32_t)(x)) << ADC_MG_MG_SHIFT)) & ADC_MG_MG_MASK)
mbed_official 121:7f86b4238bec 582
mbed_official 121:7f86b4238bec 583 /*! @name CLPD - ADC Plus-Side General Calibration Value Register */
mbed_official 121:7f86b4238bec 584 #define ADC_CLPD_CLPD_MASK (0x3FU)
mbed_official 121:7f86b4238bec 585 #define ADC_CLPD_CLPD_SHIFT (0U)
mbed_official 121:7f86b4238bec 586 #define ADC_CLPD_CLPD(x) (((uint32_t)(((uint32_t)(x)) << ADC_CLPD_CLPD_SHIFT)) & ADC_CLPD_CLPD_MASK)
mbed_official 121:7f86b4238bec 587
mbed_official 121:7f86b4238bec 588 /*! @name CLPS - ADC Plus-Side General Calibration Value Register */
mbed_official 121:7f86b4238bec 589 #define ADC_CLPS_CLPS_MASK (0x3FU)
mbed_official 121:7f86b4238bec 590 #define ADC_CLPS_CLPS_SHIFT (0U)
mbed_official 121:7f86b4238bec 591 #define ADC_CLPS_CLPS(x) (((uint32_t)(((uint32_t)(x)) << ADC_CLPS_CLPS_SHIFT)) & ADC_CLPS_CLPS_MASK)
mbed_official 121:7f86b4238bec 592
mbed_official 121:7f86b4238bec 593 /*! @name CLP4 - ADC Plus-Side General Calibration Value Register */
mbed_official 121:7f86b4238bec 594 #define ADC_CLP4_CLP4_MASK (0x3FFU)
mbed_official 121:7f86b4238bec 595 #define ADC_CLP4_CLP4_SHIFT (0U)
mbed_official 121:7f86b4238bec 596 #define ADC_CLP4_CLP4(x) (((uint32_t)(((uint32_t)(x)) << ADC_CLP4_CLP4_SHIFT)) & ADC_CLP4_CLP4_MASK)
mbed_official 121:7f86b4238bec 597
mbed_official 121:7f86b4238bec 598 /*! @name CLP3 - ADC Plus-Side General Calibration Value Register */
mbed_official 121:7f86b4238bec 599 #define ADC_CLP3_CLP3_MASK (0x1FFU)
mbed_official 121:7f86b4238bec 600 #define ADC_CLP3_CLP3_SHIFT (0U)
mbed_official 121:7f86b4238bec 601 #define ADC_CLP3_CLP3(x) (((uint32_t)(((uint32_t)(x)) << ADC_CLP3_CLP3_SHIFT)) & ADC_CLP3_CLP3_MASK)
mbed_official 121:7f86b4238bec 602
mbed_official 121:7f86b4238bec 603 /*! @name CLP2 - ADC Plus-Side General Calibration Value Register */
mbed_official 121:7f86b4238bec 604 #define ADC_CLP2_CLP2_MASK (0xFFU)
mbed_official 121:7f86b4238bec 605 #define ADC_CLP2_CLP2_SHIFT (0U)
mbed_official 121:7f86b4238bec 606 #define ADC_CLP2_CLP2(x) (((uint32_t)(((uint32_t)(x)) << ADC_CLP2_CLP2_SHIFT)) & ADC_CLP2_CLP2_MASK)
mbed_official 121:7f86b4238bec 607
mbed_official 121:7f86b4238bec 608 /*! @name CLP1 - ADC Plus-Side General Calibration Value Register */
mbed_official 121:7f86b4238bec 609 #define ADC_CLP1_CLP1_MASK (0x7FU)
mbed_official 121:7f86b4238bec 610 #define ADC_CLP1_CLP1_SHIFT (0U)
mbed_official 121:7f86b4238bec 611 #define ADC_CLP1_CLP1(x) (((uint32_t)(((uint32_t)(x)) << ADC_CLP1_CLP1_SHIFT)) & ADC_CLP1_CLP1_MASK)
mbed_official 121:7f86b4238bec 612
mbed_official 121:7f86b4238bec 613 /*! @name CLP0 - ADC Plus-Side General Calibration Value Register */
mbed_official 121:7f86b4238bec 614 #define ADC_CLP0_CLP0_MASK (0x3FU)
mbed_official 121:7f86b4238bec 615 #define ADC_CLP0_CLP0_SHIFT (0U)
mbed_official 121:7f86b4238bec 616 #define ADC_CLP0_CLP0(x) (((uint32_t)(((uint32_t)(x)) << ADC_CLP0_CLP0_SHIFT)) & ADC_CLP0_CLP0_MASK)
mbed_official 121:7f86b4238bec 617
mbed_official 121:7f86b4238bec 618 /*! @name CLMD - ADC Minus-Side General Calibration Value Register */
mbed_official 121:7f86b4238bec 619 #define ADC_CLMD_CLMD_MASK (0x3FU)
mbed_official 121:7f86b4238bec 620 #define ADC_CLMD_CLMD_SHIFT (0U)
mbed_official 121:7f86b4238bec 621 #define ADC_CLMD_CLMD(x) (((uint32_t)(((uint32_t)(x)) << ADC_CLMD_CLMD_SHIFT)) & ADC_CLMD_CLMD_MASK)
mbed_official 121:7f86b4238bec 622
mbed_official 121:7f86b4238bec 623 /*! @name CLMS - ADC Minus-Side General Calibration Value Register */
mbed_official 121:7f86b4238bec 624 #define ADC_CLMS_CLMS_MASK (0x3FU)
mbed_official 121:7f86b4238bec 625 #define ADC_CLMS_CLMS_SHIFT (0U)
mbed_official 121:7f86b4238bec 626 #define ADC_CLMS_CLMS(x) (((uint32_t)(((uint32_t)(x)) << ADC_CLMS_CLMS_SHIFT)) & ADC_CLMS_CLMS_MASK)
mbed_official 121:7f86b4238bec 627
mbed_official 121:7f86b4238bec 628 /*! @name CLM4 - ADC Minus-Side General Calibration Value Register */
mbed_official 121:7f86b4238bec 629 #define ADC_CLM4_CLM4_MASK (0x3FFU)
mbed_official 121:7f86b4238bec 630 #define ADC_CLM4_CLM4_SHIFT (0U)
mbed_official 121:7f86b4238bec 631 #define ADC_CLM4_CLM4(x) (((uint32_t)(((uint32_t)(x)) << ADC_CLM4_CLM4_SHIFT)) & ADC_CLM4_CLM4_MASK)
mbed_official 121:7f86b4238bec 632
mbed_official 121:7f86b4238bec 633 /*! @name CLM3 - ADC Minus-Side General Calibration Value Register */
mbed_official 121:7f86b4238bec 634 #define ADC_CLM3_CLM3_MASK (0x1FFU)
mbed_official 121:7f86b4238bec 635 #define ADC_CLM3_CLM3_SHIFT (0U)
mbed_official 121:7f86b4238bec 636 #define ADC_CLM3_CLM3(x) (((uint32_t)(((uint32_t)(x)) << ADC_CLM3_CLM3_SHIFT)) & ADC_CLM3_CLM3_MASK)
mbed_official 121:7f86b4238bec 637
mbed_official 121:7f86b4238bec 638 /*! @name CLM2 - ADC Minus-Side General Calibration Value Register */
mbed_official 121:7f86b4238bec 639 #define ADC_CLM2_CLM2_MASK (0xFFU)
mbed_official 121:7f86b4238bec 640 #define ADC_CLM2_CLM2_SHIFT (0U)
mbed_official 121:7f86b4238bec 641 #define ADC_CLM2_CLM2(x) (((uint32_t)(((uint32_t)(x)) << ADC_CLM2_CLM2_SHIFT)) & ADC_CLM2_CLM2_MASK)
mbed_official 121:7f86b4238bec 642
mbed_official 121:7f86b4238bec 643 /*! @name CLM1 - ADC Minus-Side General Calibration Value Register */
mbed_official 121:7f86b4238bec 644 #define ADC_CLM1_CLM1_MASK (0x7FU)
mbed_official 121:7f86b4238bec 645 #define ADC_CLM1_CLM1_SHIFT (0U)
mbed_official 121:7f86b4238bec 646 #define ADC_CLM1_CLM1(x) (((uint32_t)(((uint32_t)(x)) << ADC_CLM1_CLM1_SHIFT)) & ADC_CLM1_CLM1_MASK)
mbed_official 121:7f86b4238bec 647
mbed_official 121:7f86b4238bec 648 /*! @name CLM0 - ADC Minus-Side General Calibration Value Register */
mbed_official 121:7f86b4238bec 649 #define ADC_CLM0_CLM0_MASK (0x3FU)
mbed_official 121:7f86b4238bec 650 #define ADC_CLM0_CLM0_SHIFT (0U)
mbed_official 121:7f86b4238bec 651 #define ADC_CLM0_CLM0(x) (((uint32_t)(((uint32_t)(x)) << ADC_CLM0_CLM0_SHIFT)) & ADC_CLM0_CLM0_MASK)
mbed_official 121:7f86b4238bec 652
bogdanm 0:9b334a45a8ff 653
bogdanm 0:9b334a45a8ff 654 /*!
bogdanm 0:9b334a45a8ff 655 * @}
bogdanm 0:9b334a45a8ff 656 */ /* end of group ADC_Register_Masks */
bogdanm 0:9b334a45a8ff 657
bogdanm 0:9b334a45a8ff 658
bogdanm 0:9b334a45a8ff 659 /* ADC - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 660 /** Peripheral ADC0 base address */
bogdanm 0:9b334a45a8ff 661 #define ADC0_BASE (0x4003B000u)
bogdanm 0:9b334a45a8ff 662 /** Peripheral ADC0 base pointer */
bogdanm 0:9b334a45a8ff 663 #define ADC0 ((ADC_Type *)ADC0_BASE)
bogdanm 0:9b334a45a8ff 664 /** Peripheral ADC1 base address */
bogdanm 0:9b334a45a8ff 665 #define ADC1_BASE (0x40027000u)
bogdanm 0:9b334a45a8ff 666 /** Peripheral ADC1 base pointer */
bogdanm 0:9b334a45a8ff 667 #define ADC1 ((ADC_Type *)ADC1_BASE)
bogdanm 0:9b334a45a8ff 668 /** Array initializer of ADC peripheral base addresses */
bogdanm 0:9b334a45a8ff 669 #define ADC_BASE_ADDRS { ADC0_BASE, ADC1_BASE }
bogdanm 0:9b334a45a8ff 670 /** Array initializer of ADC peripheral base pointers */
bogdanm 0:9b334a45a8ff 671 #define ADC_BASE_PTRS { ADC0, ADC1 }
bogdanm 0:9b334a45a8ff 672 /** Interrupt vectors for the ADC peripheral type */
bogdanm 0:9b334a45a8ff 673 #define ADC_IRQS { ADC0_IRQn, ADC1_IRQn }
bogdanm 0:9b334a45a8ff 674
bogdanm 0:9b334a45a8ff 675 /*!
bogdanm 0:9b334a45a8ff 676 * @}
bogdanm 0:9b334a45a8ff 677 */ /* end of group ADC_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 678
bogdanm 0:9b334a45a8ff 679
bogdanm 0:9b334a45a8ff 680 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 681 -- CMP Peripheral Access Layer
bogdanm 0:9b334a45a8ff 682 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 683
bogdanm 0:9b334a45a8ff 684 /*!
bogdanm 0:9b334a45a8ff 685 * @addtogroup CMP_Peripheral_Access_Layer CMP Peripheral Access Layer
bogdanm 0:9b334a45a8ff 686 * @{
bogdanm 0:9b334a45a8ff 687 */
bogdanm 0:9b334a45a8ff 688
bogdanm 0:9b334a45a8ff 689 /** CMP - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 690 typedef struct {
bogdanm 0:9b334a45a8ff 691 __IO uint8_t CR0; /**< CMP Control Register 0, offset: 0x0 */
bogdanm 0:9b334a45a8ff 692 __IO uint8_t CR1; /**< CMP Control Register 1, offset: 0x1 */
bogdanm 0:9b334a45a8ff 693 __IO uint8_t FPR; /**< CMP Filter Period Register, offset: 0x2 */
bogdanm 0:9b334a45a8ff 694 __IO uint8_t SCR; /**< CMP Status and Control Register, offset: 0x3 */
bogdanm 0:9b334a45a8ff 695 __IO uint8_t DACCR; /**< DAC Control Register, offset: 0x4 */
bogdanm 0:9b334a45a8ff 696 __IO uint8_t MUXCR; /**< MUX Control Register, offset: 0x5 */
mbed_official 121:7f86b4238bec 697 } CMP_Type;
bogdanm 0:9b334a45a8ff 698
bogdanm 0:9b334a45a8ff 699 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 700 -- CMP Register Masks
bogdanm 0:9b334a45a8ff 701 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 702
bogdanm 0:9b334a45a8ff 703 /*!
bogdanm 0:9b334a45a8ff 704 * @addtogroup CMP_Register_Masks CMP Register Masks
bogdanm 0:9b334a45a8ff 705 * @{
bogdanm 0:9b334a45a8ff 706 */
bogdanm 0:9b334a45a8ff 707
mbed_official 121:7f86b4238bec 708 /*! @name CR0 - CMP Control Register 0 */
mbed_official 121:7f86b4238bec 709 #define CMP_CR0_HYSTCTR_MASK (0x3U)
mbed_official 121:7f86b4238bec 710 #define CMP_CR0_HYSTCTR_SHIFT (0U)
mbed_official 121:7f86b4238bec 711 #define CMP_CR0_HYSTCTR(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR0_HYSTCTR_SHIFT)) & CMP_CR0_HYSTCTR_MASK)
mbed_official 121:7f86b4238bec 712 #define CMP_CR0_FILTER_CNT_MASK (0x70U)
mbed_official 121:7f86b4238bec 713 #define CMP_CR0_FILTER_CNT_SHIFT (4U)
mbed_official 121:7f86b4238bec 714 #define CMP_CR0_FILTER_CNT(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR0_FILTER_CNT_SHIFT)) & CMP_CR0_FILTER_CNT_MASK)
mbed_official 121:7f86b4238bec 715
mbed_official 121:7f86b4238bec 716 /*! @name CR1 - CMP Control Register 1 */
mbed_official 121:7f86b4238bec 717 #define CMP_CR1_EN_MASK (0x1U)
mbed_official 121:7f86b4238bec 718 #define CMP_CR1_EN_SHIFT (0U)
mbed_official 121:7f86b4238bec 719 #define CMP_CR1_EN(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_EN_SHIFT)) & CMP_CR1_EN_MASK)
mbed_official 121:7f86b4238bec 720 #define CMP_CR1_OPE_MASK (0x2U)
mbed_official 121:7f86b4238bec 721 #define CMP_CR1_OPE_SHIFT (1U)
mbed_official 121:7f86b4238bec 722 #define CMP_CR1_OPE(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_OPE_SHIFT)) & CMP_CR1_OPE_MASK)
mbed_official 121:7f86b4238bec 723 #define CMP_CR1_COS_MASK (0x4U)
mbed_official 121:7f86b4238bec 724 #define CMP_CR1_COS_SHIFT (2U)
mbed_official 121:7f86b4238bec 725 #define CMP_CR1_COS(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_COS_SHIFT)) & CMP_CR1_COS_MASK)
mbed_official 121:7f86b4238bec 726 #define CMP_CR1_INV_MASK (0x8U)
mbed_official 121:7f86b4238bec 727 #define CMP_CR1_INV_SHIFT (3U)
mbed_official 121:7f86b4238bec 728 #define CMP_CR1_INV(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_INV_SHIFT)) & CMP_CR1_INV_MASK)
mbed_official 121:7f86b4238bec 729 #define CMP_CR1_PMODE_MASK (0x10U)
mbed_official 121:7f86b4238bec 730 #define CMP_CR1_PMODE_SHIFT (4U)
mbed_official 121:7f86b4238bec 731 #define CMP_CR1_PMODE(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_PMODE_SHIFT)) & CMP_CR1_PMODE_MASK)
mbed_official 121:7f86b4238bec 732 #define CMP_CR1_TRIGM_MASK (0x20U)
mbed_official 121:7f86b4238bec 733 #define CMP_CR1_TRIGM_SHIFT (5U)
mbed_official 121:7f86b4238bec 734 #define CMP_CR1_TRIGM(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_TRIGM_SHIFT)) & CMP_CR1_TRIGM_MASK)
mbed_official 121:7f86b4238bec 735 #define CMP_CR1_WE_MASK (0x40U)
mbed_official 121:7f86b4238bec 736 #define CMP_CR1_WE_SHIFT (6U)
mbed_official 121:7f86b4238bec 737 #define CMP_CR1_WE(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_WE_SHIFT)) & CMP_CR1_WE_MASK)
mbed_official 121:7f86b4238bec 738 #define CMP_CR1_SE_MASK (0x80U)
mbed_official 121:7f86b4238bec 739 #define CMP_CR1_SE_SHIFT (7U)
mbed_official 121:7f86b4238bec 740 #define CMP_CR1_SE(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_SE_SHIFT)) & CMP_CR1_SE_MASK)
mbed_official 121:7f86b4238bec 741
mbed_official 121:7f86b4238bec 742 /*! @name FPR - CMP Filter Period Register */
mbed_official 121:7f86b4238bec 743 #define CMP_FPR_FILT_PER_MASK (0xFFU)
mbed_official 121:7f86b4238bec 744 #define CMP_FPR_FILT_PER_SHIFT (0U)
mbed_official 121:7f86b4238bec 745 #define CMP_FPR_FILT_PER(x) (((uint8_t)(((uint8_t)(x)) << CMP_FPR_FILT_PER_SHIFT)) & CMP_FPR_FILT_PER_MASK)
mbed_official 121:7f86b4238bec 746
mbed_official 121:7f86b4238bec 747 /*! @name SCR - CMP Status and Control Register */
mbed_official 121:7f86b4238bec 748 #define CMP_SCR_COUT_MASK (0x1U)
mbed_official 121:7f86b4238bec 749 #define CMP_SCR_COUT_SHIFT (0U)
mbed_official 121:7f86b4238bec 750 #define CMP_SCR_COUT(x) (((uint8_t)(((uint8_t)(x)) << CMP_SCR_COUT_SHIFT)) & CMP_SCR_COUT_MASK)
mbed_official 121:7f86b4238bec 751 #define CMP_SCR_CFF_MASK (0x2U)
mbed_official 121:7f86b4238bec 752 #define CMP_SCR_CFF_SHIFT (1U)
mbed_official 121:7f86b4238bec 753 #define CMP_SCR_CFF(x) (((uint8_t)(((uint8_t)(x)) << CMP_SCR_CFF_SHIFT)) & CMP_SCR_CFF_MASK)
mbed_official 121:7f86b4238bec 754 #define CMP_SCR_CFR_MASK (0x4U)
mbed_official 121:7f86b4238bec 755 #define CMP_SCR_CFR_SHIFT (2U)
mbed_official 121:7f86b4238bec 756 #define CMP_SCR_CFR(x) (((uint8_t)(((uint8_t)(x)) << CMP_SCR_CFR_SHIFT)) & CMP_SCR_CFR_MASK)
mbed_official 121:7f86b4238bec 757 #define CMP_SCR_IEF_MASK (0x8U)
mbed_official 121:7f86b4238bec 758 #define CMP_SCR_IEF_SHIFT (3U)
mbed_official 121:7f86b4238bec 759 #define CMP_SCR_IEF(x) (((uint8_t)(((uint8_t)(x)) << CMP_SCR_IEF_SHIFT)) & CMP_SCR_IEF_MASK)
mbed_official 121:7f86b4238bec 760 #define CMP_SCR_IER_MASK (0x10U)
mbed_official 121:7f86b4238bec 761 #define CMP_SCR_IER_SHIFT (4U)
mbed_official 121:7f86b4238bec 762 #define CMP_SCR_IER(x) (((uint8_t)(((uint8_t)(x)) << CMP_SCR_IER_SHIFT)) & CMP_SCR_IER_MASK)
mbed_official 121:7f86b4238bec 763 #define CMP_SCR_DMAEN_MASK (0x40U)
mbed_official 121:7f86b4238bec 764 #define CMP_SCR_DMAEN_SHIFT (6U)
mbed_official 121:7f86b4238bec 765 #define CMP_SCR_DMAEN(x) (((uint8_t)(((uint8_t)(x)) << CMP_SCR_DMAEN_SHIFT)) & CMP_SCR_DMAEN_MASK)
mbed_official 121:7f86b4238bec 766
mbed_official 121:7f86b4238bec 767 /*! @name DACCR - DAC Control Register */
mbed_official 121:7f86b4238bec 768 #define CMP_DACCR_VOSEL_MASK (0x3FU)
mbed_official 121:7f86b4238bec 769 #define CMP_DACCR_VOSEL_SHIFT (0U)
mbed_official 121:7f86b4238bec 770 #define CMP_DACCR_VOSEL(x) (((uint8_t)(((uint8_t)(x)) << CMP_DACCR_VOSEL_SHIFT)) & CMP_DACCR_VOSEL_MASK)
mbed_official 121:7f86b4238bec 771 #define CMP_DACCR_VRSEL_MASK (0x40U)
mbed_official 121:7f86b4238bec 772 #define CMP_DACCR_VRSEL_SHIFT (6U)
mbed_official 121:7f86b4238bec 773 #define CMP_DACCR_VRSEL(x) (((uint8_t)(((uint8_t)(x)) << CMP_DACCR_VRSEL_SHIFT)) & CMP_DACCR_VRSEL_MASK)
mbed_official 121:7f86b4238bec 774 #define CMP_DACCR_DACEN_MASK (0x80U)
mbed_official 121:7f86b4238bec 775 #define CMP_DACCR_DACEN_SHIFT (7U)
mbed_official 121:7f86b4238bec 776 #define CMP_DACCR_DACEN(x) (((uint8_t)(((uint8_t)(x)) << CMP_DACCR_DACEN_SHIFT)) & CMP_DACCR_DACEN_MASK)
mbed_official 121:7f86b4238bec 777
mbed_official 121:7f86b4238bec 778 /*! @name MUXCR - MUX Control Register */
mbed_official 121:7f86b4238bec 779 #define CMP_MUXCR_MSEL_MASK (0x7U)
mbed_official 121:7f86b4238bec 780 #define CMP_MUXCR_MSEL_SHIFT (0U)
mbed_official 121:7f86b4238bec 781 #define CMP_MUXCR_MSEL(x) (((uint8_t)(((uint8_t)(x)) << CMP_MUXCR_MSEL_SHIFT)) & CMP_MUXCR_MSEL_MASK)
mbed_official 121:7f86b4238bec 782 #define CMP_MUXCR_PSEL_MASK (0x38U)
mbed_official 121:7f86b4238bec 783 #define CMP_MUXCR_PSEL_SHIFT (3U)
mbed_official 121:7f86b4238bec 784 #define CMP_MUXCR_PSEL(x) (((uint8_t)(((uint8_t)(x)) << CMP_MUXCR_PSEL_SHIFT)) & CMP_MUXCR_PSEL_MASK)
mbed_official 121:7f86b4238bec 785
bogdanm 0:9b334a45a8ff 786
bogdanm 0:9b334a45a8ff 787 /*!
bogdanm 0:9b334a45a8ff 788 * @}
bogdanm 0:9b334a45a8ff 789 */ /* end of group CMP_Register_Masks */
bogdanm 0:9b334a45a8ff 790
bogdanm 0:9b334a45a8ff 791
bogdanm 0:9b334a45a8ff 792 /* CMP - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 793 /** Peripheral CMP0 base address */
bogdanm 0:9b334a45a8ff 794 #define CMP0_BASE (0x40073000u)
bogdanm 0:9b334a45a8ff 795 /** Peripheral CMP0 base pointer */
bogdanm 0:9b334a45a8ff 796 #define CMP0 ((CMP_Type *)CMP0_BASE)
bogdanm 0:9b334a45a8ff 797 /** Peripheral CMP1 base address */
bogdanm 0:9b334a45a8ff 798 #define CMP1_BASE (0x40073008u)
bogdanm 0:9b334a45a8ff 799 /** Peripheral CMP1 base pointer */
bogdanm 0:9b334a45a8ff 800 #define CMP1 ((CMP_Type *)CMP1_BASE)
bogdanm 0:9b334a45a8ff 801 /** Array initializer of CMP peripheral base addresses */
bogdanm 0:9b334a45a8ff 802 #define CMP_BASE_ADDRS { CMP0_BASE, CMP1_BASE }
bogdanm 0:9b334a45a8ff 803 /** Array initializer of CMP peripheral base pointers */
bogdanm 0:9b334a45a8ff 804 #define CMP_BASE_PTRS { CMP0, CMP1 }
bogdanm 0:9b334a45a8ff 805 /** Interrupt vectors for the CMP peripheral type */
bogdanm 0:9b334a45a8ff 806 #define CMP_IRQS { CMP0_IRQn, CMP1_IRQn }
bogdanm 0:9b334a45a8ff 807
bogdanm 0:9b334a45a8ff 808 /*!
bogdanm 0:9b334a45a8ff 809 * @}
bogdanm 0:9b334a45a8ff 810 */ /* end of group CMP_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 811
bogdanm 0:9b334a45a8ff 812
bogdanm 0:9b334a45a8ff 813 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 814 -- CRC Peripheral Access Layer
bogdanm 0:9b334a45a8ff 815 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 816
bogdanm 0:9b334a45a8ff 817 /*!
bogdanm 0:9b334a45a8ff 818 * @addtogroup CRC_Peripheral_Access_Layer CRC Peripheral Access Layer
bogdanm 0:9b334a45a8ff 819 * @{
bogdanm 0:9b334a45a8ff 820 */
bogdanm 0:9b334a45a8ff 821
bogdanm 0:9b334a45a8ff 822 /** CRC - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 823 typedef struct {
bogdanm 0:9b334a45a8ff 824 union { /* offset: 0x0 */
bogdanm 0:9b334a45a8ff 825 struct { /* offset: 0x0 */
bogdanm 0:9b334a45a8ff 826 __IO uint16_t DATAL; /**< CRC_DATAL register., offset: 0x0 */
bogdanm 0:9b334a45a8ff 827 __IO uint16_t DATAH; /**< CRC_DATAH register., offset: 0x2 */
bogdanm 0:9b334a45a8ff 828 } ACCESS16BIT;
bogdanm 0:9b334a45a8ff 829 __IO uint32_t DATA; /**< CRC Data register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 830 struct { /* offset: 0x0 */
bogdanm 0:9b334a45a8ff 831 __IO uint8_t DATALL; /**< CRC_DATALL register., offset: 0x0 */
bogdanm 0:9b334a45a8ff 832 __IO uint8_t DATALU; /**< CRC_DATALU register., offset: 0x1 */
bogdanm 0:9b334a45a8ff 833 __IO uint8_t DATAHL; /**< CRC_DATAHL register., offset: 0x2 */
bogdanm 0:9b334a45a8ff 834 __IO uint8_t DATAHU; /**< CRC_DATAHU register., offset: 0x3 */
bogdanm 0:9b334a45a8ff 835 } ACCESS8BIT;
bogdanm 0:9b334a45a8ff 836 };
bogdanm 0:9b334a45a8ff 837 union { /* offset: 0x4 */
bogdanm 0:9b334a45a8ff 838 struct { /* offset: 0x4 */
bogdanm 0:9b334a45a8ff 839 __IO uint16_t GPOLYL; /**< CRC_GPOLYL register., offset: 0x4 */
bogdanm 0:9b334a45a8ff 840 __IO uint16_t GPOLYH; /**< CRC_GPOLYH register., offset: 0x6 */
bogdanm 0:9b334a45a8ff 841 } GPOLY_ACCESS16BIT;
bogdanm 0:9b334a45a8ff 842 __IO uint32_t GPOLY; /**< CRC Polynomial register, offset: 0x4 */
bogdanm 0:9b334a45a8ff 843 struct { /* offset: 0x4 */
bogdanm 0:9b334a45a8ff 844 __IO uint8_t GPOLYLL; /**< CRC_GPOLYLL register., offset: 0x4 */
bogdanm 0:9b334a45a8ff 845 __IO uint8_t GPOLYLU; /**< CRC_GPOLYLU register., offset: 0x5 */
bogdanm 0:9b334a45a8ff 846 __IO uint8_t GPOLYHL; /**< CRC_GPOLYHL register., offset: 0x6 */
bogdanm 0:9b334a45a8ff 847 __IO uint8_t GPOLYHU; /**< CRC_GPOLYHU register., offset: 0x7 */
bogdanm 0:9b334a45a8ff 848 } GPOLY_ACCESS8BIT;
bogdanm 0:9b334a45a8ff 849 };
bogdanm 0:9b334a45a8ff 850 union { /* offset: 0x8 */
bogdanm 0:9b334a45a8ff 851 __IO uint32_t CTRL; /**< CRC Control register, offset: 0x8 */
bogdanm 0:9b334a45a8ff 852 struct { /* offset: 0x8 */
bogdanm 0:9b334a45a8ff 853 uint8_t RESERVED_0[3];
bogdanm 0:9b334a45a8ff 854 __IO uint8_t CTRLHU; /**< CRC_CTRLHU register., offset: 0xB */
bogdanm 0:9b334a45a8ff 855 } CTRL_ACCESS8BIT;
bogdanm 0:9b334a45a8ff 856 };
mbed_official 121:7f86b4238bec 857 } CRC_Type;
bogdanm 0:9b334a45a8ff 858
bogdanm 0:9b334a45a8ff 859 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 860 -- CRC Register Masks
bogdanm 0:9b334a45a8ff 861 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 862
bogdanm 0:9b334a45a8ff 863 /*!
bogdanm 0:9b334a45a8ff 864 * @addtogroup CRC_Register_Masks CRC Register Masks
bogdanm 0:9b334a45a8ff 865 * @{
bogdanm 0:9b334a45a8ff 866 */
bogdanm 0:9b334a45a8ff 867
mbed_official 121:7f86b4238bec 868 /*! @name DATAL - CRC_DATAL register. */
mbed_official 121:7f86b4238bec 869 #define CRC_DATAL_DATAL_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 870 #define CRC_DATAL_DATAL_SHIFT (0U)
mbed_official 121:7f86b4238bec 871 #define CRC_DATAL_DATAL(x) (((uint16_t)(((uint16_t)(x)) << CRC_DATAL_DATAL_SHIFT)) & CRC_DATAL_DATAL_MASK)
mbed_official 121:7f86b4238bec 872
mbed_official 121:7f86b4238bec 873 /*! @name DATAH - CRC_DATAH register. */
mbed_official 121:7f86b4238bec 874 #define CRC_DATAH_DATAH_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 875 #define CRC_DATAH_DATAH_SHIFT (0U)
mbed_official 121:7f86b4238bec 876 #define CRC_DATAH_DATAH(x) (((uint16_t)(((uint16_t)(x)) << CRC_DATAH_DATAH_SHIFT)) & CRC_DATAH_DATAH_MASK)
mbed_official 121:7f86b4238bec 877
mbed_official 121:7f86b4238bec 878 /*! @name DATA - CRC Data register */
mbed_official 121:7f86b4238bec 879 #define CRC_DATA_LL_MASK (0xFFU)
mbed_official 121:7f86b4238bec 880 #define CRC_DATA_LL_SHIFT (0U)
mbed_official 121:7f86b4238bec 881 #define CRC_DATA_LL(x) (((uint32_t)(((uint32_t)(x)) << CRC_DATA_LL_SHIFT)) & CRC_DATA_LL_MASK)
mbed_official 121:7f86b4238bec 882 #define CRC_DATA_LU_MASK (0xFF00U)
mbed_official 121:7f86b4238bec 883 #define CRC_DATA_LU_SHIFT (8U)
mbed_official 121:7f86b4238bec 884 #define CRC_DATA_LU(x) (((uint32_t)(((uint32_t)(x)) << CRC_DATA_LU_SHIFT)) & CRC_DATA_LU_MASK)
mbed_official 121:7f86b4238bec 885 #define CRC_DATA_HL_MASK (0xFF0000U)
mbed_official 121:7f86b4238bec 886 #define CRC_DATA_HL_SHIFT (16U)
mbed_official 121:7f86b4238bec 887 #define CRC_DATA_HL(x) (((uint32_t)(((uint32_t)(x)) << CRC_DATA_HL_SHIFT)) & CRC_DATA_HL_MASK)
mbed_official 121:7f86b4238bec 888 #define CRC_DATA_HU_MASK (0xFF000000U)
mbed_official 121:7f86b4238bec 889 #define CRC_DATA_HU_SHIFT (24U)
mbed_official 121:7f86b4238bec 890 #define CRC_DATA_HU(x) (((uint32_t)(((uint32_t)(x)) << CRC_DATA_HU_SHIFT)) & CRC_DATA_HU_MASK)
mbed_official 121:7f86b4238bec 891
mbed_official 121:7f86b4238bec 892 /*! @name DATALL - CRC_DATALL register. */
mbed_official 121:7f86b4238bec 893 #define CRC_DATALL_DATALL_MASK (0xFFU)
mbed_official 121:7f86b4238bec 894 #define CRC_DATALL_DATALL_SHIFT (0U)
mbed_official 121:7f86b4238bec 895 #define CRC_DATALL_DATALL(x) (((uint8_t)(((uint8_t)(x)) << CRC_DATALL_DATALL_SHIFT)) & CRC_DATALL_DATALL_MASK)
mbed_official 121:7f86b4238bec 896
mbed_official 121:7f86b4238bec 897 /*! @name DATALU - CRC_DATALU register. */
mbed_official 121:7f86b4238bec 898 #define CRC_DATALU_DATALU_MASK (0xFFU)
mbed_official 121:7f86b4238bec 899 #define CRC_DATALU_DATALU_SHIFT (0U)
mbed_official 121:7f86b4238bec 900 #define CRC_DATALU_DATALU(x) (((uint8_t)(((uint8_t)(x)) << CRC_DATALU_DATALU_SHIFT)) & CRC_DATALU_DATALU_MASK)
mbed_official 121:7f86b4238bec 901
mbed_official 121:7f86b4238bec 902 /*! @name DATAHL - CRC_DATAHL register. */
mbed_official 121:7f86b4238bec 903 #define CRC_DATAHL_DATAHL_MASK (0xFFU)
mbed_official 121:7f86b4238bec 904 #define CRC_DATAHL_DATAHL_SHIFT (0U)
mbed_official 121:7f86b4238bec 905 #define CRC_DATAHL_DATAHL(x) (((uint8_t)(((uint8_t)(x)) << CRC_DATAHL_DATAHL_SHIFT)) & CRC_DATAHL_DATAHL_MASK)
mbed_official 121:7f86b4238bec 906
mbed_official 121:7f86b4238bec 907 /*! @name DATAHU - CRC_DATAHU register. */
mbed_official 121:7f86b4238bec 908 #define CRC_DATAHU_DATAHU_MASK (0xFFU)
mbed_official 121:7f86b4238bec 909 #define CRC_DATAHU_DATAHU_SHIFT (0U)
mbed_official 121:7f86b4238bec 910 #define CRC_DATAHU_DATAHU(x) (((uint8_t)(((uint8_t)(x)) << CRC_DATAHU_DATAHU_SHIFT)) & CRC_DATAHU_DATAHU_MASK)
mbed_official 121:7f86b4238bec 911
mbed_official 121:7f86b4238bec 912 /*! @name GPOLYL - CRC_GPOLYL register. */
mbed_official 121:7f86b4238bec 913 #define CRC_GPOLYL_GPOLYL_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 914 #define CRC_GPOLYL_GPOLYL_SHIFT (0U)
mbed_official 121:7f86b4238bec 915 #define CRC_GPOLYL_GPOLYL(x) (((uint16_t)(((uint16_t)(x)) << CRC_GPOLYL_GPOLYL_SHIFT)) & CRC_GPOLYL_GPOLYL_MASK)
mbed_official 121:7f86b4238bec 916
mbed_official 121:7f86b4238bec 917 /*! @name GPOLYH - CRC_GPOLYH register. */
mbed_official 121:7f86b4238bec 918 #define CRC_GPOLYH_GPOLYH_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 919 #define CRC_GPOLYH_GPOLYH_SHIFT (0U)
mbed_official 121:7f86b4238bec 920 #define CRC_GPOLYH_GPOLYH(x) (((uint16_t)(((uint16_t)(x)) << CRC_GPOLYH_GPOLYH_SHIFT)) & CRC_GPOLYH_GPOLYH_MASK)
mbed_official 121:7f86b4238bec 921
mbed_official 121:7f86b4238bec 922 /*! @name GPOLY - CRC Polynomial register */
mbed_official 121:7f86b4238bec 923 #define CRC_GPOLY_LOW_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 924 #define CRC_GPOLY_LOW_SHIFT (0U)
mbed_official 121:7f86b4238bec 925 #define CRC_GPOLY_LOW(x) (((uint32_t)(((uint32_t)(x)) << CRC_GPOLY_LOW_SHIFT)) & CRC_GPOLY_LOW_MASK)
mbed_official 121:7f86b4238bec 926 #define CRC_GPOLY_HIGH_MASK (0xFFFF0000U)
mbed_official 121:7f86b4238bec 927 #define CRC_GPOLY_HIGH_SHIFT (16U)
mbed_official 121:7f86b4238bec 928 #define CRC_GPOLY_HIGH(x) (((uint32_t)(((uint32_t)(x)) << CRC_GPOLY_HIGH_SHIFT)) & CRC_GPOLY_HIGH_MASK)
mbed_official 121:7f86b4238bec 929
mbed_official 121:7f86b4238bec 930 /*! @name GPOLYLL - CRC_GPOLYLL register. */
mbed_official 121:7f86b4238bec 931 #define CRC_GPOLYLL_GPOLYLL_MASK (0xFFU)
mbed_official 121:7f86b4238bec 932 #define CRC_GPOLYLL_GPOLYLL_SHIFT (0U)
mbed_official 121:7f86b4238bec 933 #define CRC_GPOLYLL_GPOLYLL(x) (((uint8_t)(((uint8_t)(x)) << CRC_GPOLYLL_GPOLYLL_SHIFT)) & CRC_GPOLYLL_GPOLYLL_MASK)
mbed_official 121:7f86b4238bec 934
mbed_official 121:7f86b4238bec 935 /*! @name GPOLYLU - CRC_GPOLYLU register. */
mbed_official 121:7f86b4238bec 936 #define CRC_GPOLYLU_GPOLYLU_MASK (0xFFU)
mbed_official 121:7f86b4238bec 937 #define CRC_GPOLYLU_GPOLYLU_SHIFT (0U)
mbed_official 121:7f86b4238bec 938 #define CRC_GPOLYLU_GPOLYLU(x) (((uint8_t)(((uint8_t)(x)) << CRC_GPOLYLU_GPOLYLU_SHIFT)) & CRC_GPOLYLU_GPOLYLU_MASK)
mbed_official 121:7f86b4238bec 939
mbed_official 121:7f86b4238bec 940 /*! @name GPOLYHL - CRC_GPOLYHL register. */
mbed_official 121:7f86b4238bec 941 #define CRC_GPOLYHL_GPOLYHL_MASK (0xFFU)
mbed_official 121:7f86b4238bec 942 #define CRC_GPOLYHL_GPOLYHL_SHIFT (0U)
mbed_official 121:7f86b4238bec 943 #define CRC_GPOLYHL_GPOLYHL(x) (((uint8_t)(((uint8_t)(x)) << CRC_GPOLYHL_GPOLYHL_SHIFT)) & CRC_GPOLYHL_GPOLYHL_MASK)
mbed_official 121:7f86b4238bec 944
mbed_official 121:7f86b4238bec 945 /*! @name GPOLYHU - CRC_GPOLYHU register. */
mbed_official 121:7f86b4238bec 946 #define CRC_GPOLYHU_GPOLYHU_MASK (0xFFU)
mbed_official 121:7f86b4238bec 947 #define CRC_GPOLYHU_GPOLYHU_SHIFT (0U)
mbed_official 121:7f86b4238bec 948 #define CRC_GPOLYHU_GPOLYHU(x) (((uint8_t)(((uint8_t)(x)) << CRC_GPOLYHU_GPOLYHU_SHIFT)) & CRC_GPOLYHU_GPOLYHU_MASK)
mbed_official 121:7f86b4238bec 949
mbed_official 121:7f86b4238bec 950 /*! @name CTRL - CRC Control register */
mbed_official 121:7f86b4238bec 951 #define CRC_CTRL_TCRC_MASK (0x1000000U)
mbed_official 121:7f86b4238bec 952 #define CRC_CTRL_TCRC_SHIFT (24U)
mbed_official 121:7f86b4238bec 953 #define CRC_CTRL_TCRC(x) (((uint32_t)(((uint32_t)(x)) << CRC_CTRL_TCRC_SHIFT)) & CRC_CTRL_TCRC_MASK)
mbed_official 121:7f86b4238bec 954 #define CRC_CTRL_WAS_MASK (0x2000000U)
mbed_official 121:7f86b4238bec 955 #define CRC_CTRL_WAS_SHIFT (25U)
mbed_official 121:7f86b4238bec 956 #define CRC_CTRL_WAS(x) (((uint32_t)(((uint32_t)(x)) << CRC_CTRL_WAS_SHIFT)) & CRC_CTRL_WAS_MASK)
mbed_official 121:7f86b4238bec 957 #define CRC_CTRL_FXOR_MASK (0x4000000U)
mbed_official 121:7f86b4238bec 958 #define CRC_CTRL_FXOR_SHIFT (26U)
mbed_official 121:7f86b4238bec 959 #define CRC_CTRL_FXOR(x) (((uint32_t)(((uint32_t)(x)) << CRC_CTRL_FXOR_SHIFT)) & CRC_CTRL_FXOR_MASK)
mbed_official 121:7f86b4238bec 960 #define CRC_CTRL_TOTR_MASK (0x30000000U)
mbed_official 121:7f86b4238bec 961 #define CRC_CTRL_TOTR_SHIFT (28U)
mbed_official 121:7f86b4238bec 962 #define CRC_CTRL_TOTR(x) (((uint32_t)(((uint32_t)(x)) << CRC_CTRL_TOTR_SHIFT)) & CRC_CTRL_TOTR_MASK)
mbed_official 121:7f86b4238bec 963 #define CRC_CTRL_TOT_MASK (0xC0000000U)
mbed_official 121:7f86b4238bec 964 #define CRC_CTRL_TOT_SHIFT (30U)
mbed_official 121:7f86b4238bec 965 #define CRC_CTRL_TOT(x) (((uint32_t)(((uint32_t)(x)) << CRC_CTRL_TOT_SHIFT)) & CRC_CTRL_TOT_MASK)
mbed_official 121:7f86b4238bec 966
mbed_official 121:7f86b4238bec 967 /*! @name CTRLHU - CRC_CTRLHU register. */
mbed_official 121:7f86b4238bec 968 #define CRC_CTRLHU_TCRC_MASK (0x1U)
mbed_official 121:7f86b4238bec 969 #define CRC_CTRLHU_TCRC_SHIFT (0U)
mbed_official 121:7f86b4238bec 970 #define CRC_CTRLHU_TCRC(x) (((uint8_t)(((uint8_t)(x)) << CRC_CTRLHU_TCRC_SHIFT)) & CRC_CTRLHU_TCRC_MASK)
mbed_official 121:7f86b4238bec 971 #define CRC_CTRLHU_WAS_MASK (0x2U)
mbed_official 121:7f86b4238bec 972 #define CRC_CTRLHU_WAS_SHIFT (1U)
mbed_official 121:7f86b4238bec 973 #define CRC_CTRLHU_WAS(x) (((uint8_t)(((uint8_t)(x)) << CRC_CTRLHU_WAS_SHIFT)) & CRC_CTRLHU_WAS_MASK)
mbed_official 121:7f86b4238bec 974 #define CRC_CTRLHU_FXOR_MASK (0x4U)
mbed_official 121:7f86b4238bec 975 #define CRC_CTRLHU_FXOR_SHIFT (2U)
mbed_official 121:7f86b4238bec 976 #define CRC_CTRLHU_FXOR(x) (((uint8_t)(((uint8_t)(x)) << CRC_CTRLHU_FXOR_SHIFT)) & CRC_CTRLHU_FXOR_MASK)
mbed_official 121:7f86b4238bec 977 #define CRC_CTRLHU_TOTR_MASK (0x30U)
mbed_official 121:7f86b4238bec 978 #define CRC_CTRLHU_TOTR_SHIFT (4U)
mbed_official 121:7f86b4238bec 979 #define CRC_CTRLHU_TOTR(x) (((uint8_t)(((uint8_t)(x)) << CRC_CTRLHU_TOTR_SHIFT)) & CRC_CTRLHU_TOTR_MASK)
mbed_official 121:7f86b4238bec 980 #define CRC_CTRLHU_TOT_MASK (0xC0U)
mbed_official 121:7f86b4238bec 981 #define CRC_CTRLHU_TOT_SHIFT (6U)
mbed_official 121:7f86b4238bec 982 #define CRC_CTRLHU_TOT(x) (((uint8_t)(((uint8_t)(x)) << CRC_CTRLHU_TOT_SHIFT)) & CRC_CTRLHU_TOT_MASK)
mbed_official 121:7f86b4238bec 983
bogdanm 0:9b334a45a8ff 984
bogdanm 0:9b334a45a8ff 985 /*!
bogdanm 0:9b334a45a8ff 986 * @}
bogdanm 0:9b334a45a8ff 987 */ /* end of group CRC_Register_Masks */
bogdanm 0:9b334a45a8ff 988
bogdanm 0:9b334a45a8ff 989
bogdanm 0:9b334a45a8ff 990 /* CRC - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 991 /** Peripheral CRC base address */
bogdanm 0:9b334a45a8ff 992 #define CRC_BASE (0x40032000u)
bogdanm 0:9b334a45a8ff 993 /** Peripheral CRC base pointer */
bogdanm 0:9b334a45a8ff 994 #define CRC0 ((CRC_Type *)CRC_BASE)
bogdanm 0:9b334a45a8ff 995 /** Array initializer of CRC peripheral base addresses */
bogdanm 0:9b334a45a8ff 996 #define CRC_BASE_ADDRS { CRC_BASE }
bogdanm 0:9b334a45a8ff 997 /** Array initializer of CRC peripheral base pointers */
bogdanm 0:9b334a45a8ff 998 #define CRC_BASE_PTRS { CRC0 }
bogdanm 0:9b334a45a8ff 999
bogdanm 0:9b334a45a8ff 1000 /*!
bogdanm 0:9b334a45a8ff 1001 * @}
bogdanm 0:9b334a45a8ff 1002 */ /* end of group CRC_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 1003
bogdanm 0:9b334a45a8ff 1004
bogdanm 0:9b334a45a8ff 1005 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 1006 -- DAC Peripheral Access Layer
bogdanm 0:9b334a45a8ff 1007 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 1008
bogdanm 0:9b334a45a8ff 1009 /*!
bogdanm 0:9b334a45a8ff 1010 * @addtogroup DAC_Peripheral_Access_Layer DAC Peripheral Access Layer
bogdanm 0:9b334a45a8ff 1011 * @{
bogdanm 0:9b334a45a8ff 1012 */
bogdanm 0:9b334a45a8ff 1013
bogdanm 0:9b334a45a8ff 1014 /** DAC - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 1015 typedef struct {
bogdanm 0:9b334a45a8ff 1016 struct { /* offset: 0x0, array step: 0x2 */
bogdanm 0:9b334a45a8ff 1017 __IO uint8_t DATL; /**< DAC Data Low Register, array offset: 0x0, array step: 0x2 */
bogdanm 0:9b334a45a8ff 1018 __IO uint8_t DATH; /**< DAC Data High Register, array offset: 0x1, array step: 0x2 */
bogdanm 0:9b334a45a8ff 1019 } DAT[16];
bogdanm 0:9b334a45a8ff 1020 __IO uint8_t SR; /**< DAC Status Register, offset: 0x20 */
bogdanm 0:9b334a45a8ff 1021 __IO uint8_t C0; /**< DAC Control Register, offset: 0x21 */
bogdanm 0:9b334a45a8ff 1022 __IO uint8_t C1; /**< DAC Control Register 1, offset: 0x22 */
bogdanm 0:9b334a45a8ff 1023 __IO uint8_t C2; /**< DAC Control Register 2, offset: 0x23 */
mbed_official 121:7f86b4238bec 1024 } DAC_Type;
bogdanm 0:9b334a45a8ff 1025
bogdanm 0:9b334a45a8ff 1026 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 1027 -- DAC Register Masks
bogdanm 0:9b334a45a8ff 1028 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 1029
bogdanm 0:9b334a45a8ff 1030 /*!
bogdanm 0:9b334a45a8ff 1031 * @addtogroup DAC_Register_Masks DAC Register Masks
bogdanm 0:9b334a45a8ff 1032 * @{
bogdanm 0:9b334a45a8ff 1033 */
bogdanm 0:9b334a45a8ff 1034
mbed_official 121:7f86b4238bec 1035 /*! @name DATL - DAC Data Low Register */
mbed_official 121:7f86b4238bec 1036 #define DAC_DATL_DATA0_MASK (0xFFU)
mbed_official 121:7f86b4238bec 1037 #define DAC_DATL_DATA0_SHIFT (0U)
mbed_official 121:7f86b4238bec 1038 #define DAC_DATL_DATA0(x) (((uint8_t)(((uint8_t)(x)) << DAC_DATL_DATA0_SHIFT)) & DAC_DATL_DATA0_MASK)
mbed_official 121:7f86b4238bec 1039
mbed_official 121:7f86b4238bec 1040 /* The count of DAC_DATL */
mbed_official 121:7f86b4238bec 1041 #define DAC_DATL_COUNT (16U)
mbed_official 121:7f86b4238bec 1042
mbed_official 121:7f86b4238bec 1043 /*! @name DATH - DAC Data High Register */
mbed_official 121:7f86b4238bec 1044 #define DAC_DATH_DATA1_MASK (0xFU)
mbed_official 121:7f86b4238bec 1045 #define DAC_DATH_DATA1_SHIFT (0U)
mbed_official 121:7f86b4238bec 1046 #define DAC_DATH_DATA1(x) (((uint8_t)(((uint8_t)(x)) << DAC_DATH_DATA1_SHIFT)) & DAC_DATH_DATA1_MASK)
mbed_official 121:7f86b4238bec 1047
mbed_official 121:7f86b4238bec 1048 /* The count of DAC_DATH */
mbed_official 121:7f86b4238bec 1049 #define DAC_DATH_COUNT (16U)
mbed_official 121:7f86b4238bec 1050
mbed_official 121:7f86b4238bec 1051 /*! @name SR - DAC Status Register */
mbed_official 121:7f86b4238bec 1052 #define DAC_SR_DACBFRPBF_MASK (0x1U)
mbed_official 121:7f86b4238bec 1053 #define DAC_SR_DACBFRPBF_SHIFT (0U)
mbed_official 121:7f86b4238bec 1054 #define DAC_SR_DACBFRPBF(x) (((uint8_t)(((uint8_t)(x)) << DAC_SR_DACBFRPBF_SHIFT)) & DAC_SR_DACBFRPBF_MASK)
mbed_official 121:7f86b4238bec 1055 #define DAC_SR_DACBFRPTF_MASK (0x2U)
mbed_official 121:7f86b4238bec 1056 #define DAC_SR_DACBFRPTF_SHIFT (1U)
mbed_official 121:7f86b4238bec 1057 #define DAC_SR_DACBFRPTF(x) (((uint8_t)(((uint8_t)(x)) << DAC_SR_DACBFRPTF_SHIFT)) & DAC_SR_DACBFRPTF_MASK)
mbed_official 121:7f86b4238bec 1058 #define DAC_SR_DACBFWMF_MASK (0x4U)
mbed_official 121:7f86b4238bec 1059 #define DAC_SR_DACBFWMF_SHIFT (2U)
mbed_official 121:7f86b4238bec 1060 #define DAC_SR_DACBFWMF(x) (((uint8_t)(((uint8_t)(x)) << DAC_SR_DACBFWMF_SHIFT)) & DAC_SR_DACBFWMF_MASK)
mbed_official 121:7f86b4238bec 1061
mbed_official 121:7f86b4238bec 1062 /*! @name C0 - DAC Control Register */
mbed_official 121:7f86b4238bec 1063 #define DAC_C0_DACBBIEN_MASK (0x1U)
mbed_official 121:7f86b4238bec 1064 #define DAC_C0_DACBBIEN_SHIFT (0U)
mbed_official 121:7f86b4238bec 1065 #define DAC_C0_DACBBIEN(x) (((uint8_t)(((uint8_t)(x)) << DAC_C0_DACBBIEN_SHIFT)) & DAC_C0_DACBBIEN_MASK)
mbed_official 121:7f86b4238bec 1066 #define DAC_C0_DACBTIEN_MASK (0x2U)
mbed_official 121:7f86b4238bec 1067 #define DAC_C0_DACBTIEN_SHIFT (1U)
mbed_official 121:7f86b4238bec 1068 #define DAC_C0_DACBTIEN(x) (((uint8_t)(((uint8_t)(x)) << DAC_C0_DACBTIEN_SHIFT)) & DAC_C0_DACBTIEN_MASK)
mbed_official 121:7f86b4238bec 1069 #define DAC_C0_DACBWIEN_MASK (0x4U)
mbed_official 121:7f86b4238bec 1070 #define DAC_C0_DACBWIEN_SHIFT (2U)
mbed_official 121:7f86b4238bec 1071 #define DAC_C0_DACBWIEN(x) (((uint8_t)(((uint8_t)(x)) << DAC_C0_DACBWIEN_SHIFT)) & DAC_C0_DACBWIEN_MASK)
mbed_official 121:7f86b4238bec 1072 #define DAC_C0_LPEN_MASK (0x8U)
mbed_official 121:7f86b4238bec 1073 #define DAC_C0_LPEN_SHIFT (3U)
mbed_official 121:7f86b4238bec 1074 #define DAC_C0_LPEN(x) (((uint8_t)(((uint8_t)(x)) << DAC_C0_LPEN_SHIFT)) & DAC_C0_LPEN_MASK)
mbed_official 121:7f86b4238bec 1075 #define DAC_C0_DACSWTRG_MASK (0x10U)
mbed_official 121:7f86b4238bec 1076 #define DAC_C0_DACSWTRG_SHIFT (4U)
mbed_official 121:7f86b4238bec 1077 #define DAC_C0_DACSWTRG(x) (((uint8_t)(((uint8_t)(x)) << DAC_C0_DACSWTRG_SHIFT)) & DAC_C0_DACSWTRG_MASK)
mbed_official 121:7f86b4238bec 1078 #define DAC_C0_DACTRGSEL_MASK (0x20U)
mbed_official 121:7f86b4238bec 1079 #define DAC_C0_DACTRGSEL_SHIFT (5U)
mbed_official 121:7f86b4238bec 1080 #define DAC_C0_DACTRGSEL(x) (((uint8_t)(((uint8_t)(x)) << DAC_C0_DACTRGSEL_SHIFT)) & DAC_C0_DACTRGSEL_MASK)
mbed_official 121:7f86b4238bec 1081 #define DAC_C0_DACRFS_MASK (0x40U)
mbed_official 121:7f86b4238bec 1082 #define DAC_C0_DACRFS_SHIFT (6U)
mbed_official 121:7f86b4238bec 1083 #define DAC_C0_DACRFS(x) (((uint8_t)(((uint8_t)(x)) << DAC_C0_DACRFS_SHIFT)) & DAC_C0_DACRFS_MASK)
mbed_official 121:7f86b4238bec 1084 #define DAC_C0_DACEN_MASK (0x80U)
mbed_official 121:7f86b4238bec 1085 #define DAC_C0_DACEN_SHIFT (7U)
mbed_official 121:7f86b4238bec 1086 #define DAC_C0_DACEN(x) (((uint8_t)(((uint8_t)(x)) << DAC_C0_DACEN_SHIFT)) & DAC_C0_DACEN_MASK)
mbed_official 121:7f86b4238bec 1087
mbed_official 121:7f86b4238bec 1088 /*! @name C1 - DAC Control Register 1 */
mbed_official 121:7f86b4238bec 1089 #define DAC_C1_DACBFEN_MASK (0x1U)
mbed_official 121:7f86b4238bec 1090 #define DAC_C1_DACBFEN_SHIFT (0U)
mbed_official 121:7f86b4238bec 1091 #define DAC_C1_DACBFEN(x) (((uint8_t)(((uint8_t)(x)) << DAC_C1_DACBFEN_SHIFT)) & DAC_C1_DACBFEN_MASK)
mbed_official 121:7f86b4238bec 1092 #define DAC_C1_DACBFMD_MASK (0x6U)
mbed_official 121:7f86b4238bec 1093 #define DAC_C1_DACBFMD_SHIFT (1U)
mbed_official 121:7f86b4238bec 1094 #define DAC_C1_DACBFMD(x) (((uint8_t)(((uint8_t)(x)) << DAC_C1_DACBFMD_SHIFT)) & DAC_C1_DACBFMD_MASK)
mbed_official 121:7f86b4238bec 1095 #define DAC_C1_DACBFWM_MASK (0x18U)
mbed_official 121:7f86b4238bec 1096 #define DAC_C1_DACBFWM_SHIFT (3U)
mbed_official 121:7f86b4238bec 1097 #define DAC_C1_DACBFWM(x) (((uint8_t)(((uint8_t)(x)) << DAC_C1_DACBFWM_SHIFT)) & DAC_C1_DACBFWM_MASK)
mbed_official 121:7f86b4238bec 1098 #define DAC_C1_DMAEN_MASK (0x80U)
mbed_official 121:7f86b4238bec 1099 #define DAC_C1_DMAEN_SHIFT (7U)
mbed_official 121:7f86b4238bec 1100 #define DAC_C1_DMAEN(x) (((uint8_t)(((uint8_t)(x)) << DAC_C1_DMAEN_SHIFT)) & DAC_C1_DMAEN_MASK)
mbed_official 121:7f86b4238bec 1101
mbed_official 121:7f86b4238bec 1102 /*! @name C2 - DAC Control Register 2 */
mbed_official 121:7f86b4238bec 1103 #define DAC_C2_DACBFUP_MASK (0xFU)
mbed_official 121:7f86b4238bec 1104 #define DAC_C2_DACBFUP_SHIFT (0U)
mbed_official 121:7f86b4238bec 1105 #define DAC_C2_DACBFUP(x) (((uint8_t)(((uint8_t)(x)) << DAC_C2_DACBFUP_SHIFT)) & DAC_C2_DACBFUP_MASK)
mbed_official 121:7f86b4238bec 1106 #define DAC_C2_DACBFRP_MASK (0xF0U)
mbed_official 121:7f86b4238bec 1107 #define DAC_C2_DACBFRP_SHIFT (4U)
mbed_official 121:7f86b4238bec 1108 #define DAC_C2_DACBFRP(x) (((uint8_t)(((uint8_t)(x)) << DAC_C2_DACBFRP_SHIFT)) & DAC_C2_DACBFRP_MASK)
mbed_official 121:7f86b4238bec 1109
bogdanm 0:9b334a45a8ff 1110
bogdanm 0:9b334a45a8ff 1111 /*!
bogdanm 0:9b334a45a8ff 1112 * @}
bogdanm 0:9b334a45a8ff 1113 */ /* end of group DAC_Register_Masks */
bogdanm 0:9b334a45a8ff 1114
bogdanm 0:9b334a45a8ff 1115
bogdanm 0:9b334a45a8ff 1116 /* DAC - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 1117 /** Peripheral DAC0 base address */
bogdanm 0:9b334a45a8ff 1118 #define DAC0_BASE (0x4003F000u)
bogdanm 0:9b334a45a8ff 1119 /** Peripheral DAC0 base pointer */
bogdanm 0:9b334a45a8ff 1120 #define DAC0 ((DAC_Type *)DAC0_BASE)
bogdanm 0:9b334a45a8ff 1121 /** Peripheral DAC1 base address */
bogdanm 0:9b334a45a8ff 1122 #define DAC1_BASE (0x40028000u)
bogdanm 0:9b334a45a8ff 1123 /** Peripheral DAC1 base pointer */
bogdanm 0:9b334a45a8ff 1124 #define DAC1 ((DAC_Type *)DAC1_BASE)
bogdanm 0:9b334a45a8ff 1125 /** Array initializer of DAC peripheral base addresses */
bogdanm 0:9b334a45a8ff 1126 #define DAC_BASE_ADDRS { DAC0_BASE, DAC1_BASE }
bogdanm 0:9b334a45a8ff 1127 /** Array initializer of DAC peripheral base pointers */
bogdanm 0:9b334a45a8ff 1128 #define DAC_BASE_PTRS { DAC0, DAC1 }
bogdanm 0:9b334a45a8ff 1129 /** Interrupt vectors for the DAC peripheral type */
bogdanm 0:9b334a45a8ff 1130 #define DAC_IRQS { DAC0_IRQn, DAC1_IRQn }
bogdanm 0:9b334a45a8ff 1131
bogdanm 0:9b334a45a8ff 1132 /*!
bogdanm 0:9b334a45a8ff 1133 * @}
bogdanm 0:9b334a45a8ff 1134 */ /* end of group DAC_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 1135
bogdanm 0:9b334a45a8ff 1136
bogdanm 0:9b334a45a8ff 1137 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 1138 -- DMA Peripheral Access Layer
bogdanm 0:9b334a45a8ff 1139 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 1140
bogdanm 0:9b334a45a8ff 1141 /*!
bogdanm 0:9b334a45a8ff 1142 * @addtogroup DMA_Peripheral_Access_Layer DMA Peripheral Access Layer
bogdanm 0:9b334a45a8ff 1143 * @{
bogdanm 0:9b334a45a8ff 1144 */
bogdanm 0:9b334a45a8ff 1145
bogdanm 0:9b334a45a8ff 1146 /** DMA - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 1147 typedef struct {
bogdanm 0:9b334a45a8ff 1148 __IO uint32_t CR; /**< Control Register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 1149 __I uint32_t ES; /**< Error Status Register, offset: 0x4 */
bogdanm 0:9b334a45a8ff 1150 uint8_t RESERVED_0[4];
bogdanm 0:9b334a45a8ff 1151 __IO uint32_t ERQ; /**< Enable Request Register, offset: 0xC */
bogdanm 0:9b334a45a8ff 1152 uint8_t RESERVED_1[4];
bogdanm 0:9b334a45a8ff 1153 __IO uint32_t EEI; /**< Enable Error Interrupt Register, offset: 0x14 */
bogdanm 0:9b334a45a8ff 1154 __O uint8_t CEEI; /**< Clear Enable Error Interrupt Register, offset: 0x18 */
bogdanm 0:9b334a45a8ff 1155 __O uint8_t SEEI; /**< Set Enable Error Interrupt Register, offset: 0x19 */
bogdanm 0:9b334a45a8ff 1156 __O uint8_t CERQ; /**< Clear Enable Request Register, offset: 0x1A */
bogdanm 0:9b334a45a8ff 1157 __O uint8_t SERQ; /**< Set Enable Request Register, offset: 0x1B */
bogdanm 0:9b334a45a8ff 1158 __O uint8_t CDNE; /**< Clear DONE Status Bit Register, offset: 0x1C */
bogdanm 0:9b334a45a8ff 1159 __O uint8_t SSRT; /**< Set START Bit Register, offset: 0x1D */
bogdanm 0:9b334a45a8ff 1160 __O uint8_t CERR; /**< Clear Error Register, offset: 0x1E */
bogdanm 0:9b334a45a8ff 1161 __O uint8_t CINT; /**< Clear Interrupt Request Register, offset: 0x1F */
bogdanm 0:9b334a45a8ff 1162 uint8_t RESERVED_2[4];
bogdanm 0:9b334a45a8ff 1163 __IO uint32_t INT; /**< Interrupt Request Register, offset: 0x24 */
bogdanm 0:9b334a45a8ff 1164 uint8_t RESERVED_3[4];
bogdanm 0:9b334a45a8ff 1165 __IO uint32_t ERR; /**< Error Register, offset: 0x2C */
bogdanm 0:9b334a45a8ff 1166 uint8_t RESERVED_4[4];
bogdanm 0:9b334a45a8ff 1167 __I uint32_t HRS; /**< Hardware Request Status Register, offset: 0x34 */
bogdanm 0:9b334a45a8ff 1168 uint8_t RESERVED_5[12];
bogdanm 0:9b334a45a8ff 1169 __IO uint32_t EARS; /**< Enable Asynchronous Request in Stop Register, offset: 0x44 */
bogdanm 0:9b334a45a8ff 1170 uint8_t RESERVED_6[184];
bogdanm 0:9b334a45a8ff 1171 __IO uint8_t DCHPRI3; /**< Channel n Priority Register, offset: 0x100 */
bogdanm 0:9b334a45a8ff 1172 __IO uint8_t DCHPRI2; /**< Channel n Priority Register, offset: 0x101 */
bogdanm 0:9b334a45a8ff 1173 __IO uint8_t DCHPRI1; /**< Channel n Priority Register, offset: 0x102 */
bogdanm 0:9b334a45a8ff 1174 __IO uint8_t DCHPRI0; /**< Channel n Priority Register, offset: 0x103 */
bogdanm 0:9b334a45a8ff 1175 __IO uint8_t DCHPRI7; /**< Channel n Priority Register, offset: 0x104 */
bogdanm 0:9b334a45a8ff 1176 __IO uint8_t DCHPRI6; /**< Channel n Priority Register, offset: 0x105 */
bogdanm 0:9b334a45a8ff 1177 __IO uint8_t DCHPRI5; /**< Channel n Priority Register, offset: 0x106 */
bogdanm 0:9b334a45a8ff 1178 __IO uint8_t DCHPRI4; /**< Channel n Priority Register, offset: 0x107 */
bogdanm 0:9b334a45a8ff 1179 __IO uint8_t DCHPRI11; /**< Channel n Priority Register, offset: 0x108 */
bogdanm 0:9b334a45a8ff 1180 __IO uint8_t DCHPRI10; /**< Channel n Priority Register, offset: 0x109 */
bogdanm 0:9b334a45a8ff 1181 __IO uint8_t DCHPRI9; /**< Channel n Priority Register, offset: 0x10A */
bogdanm 0:9b334a45a8ff 1182 __IO uint8_t DCHPRI8; /**< Channel n Priority Register, offset: 0x10B */
bogdanm 0:9b334a45a8ff 1183 __IO uint8_t DCHPRI15; /**< Channel n Priority Register, offset: 0x10C */
bogdanm 0:9b334a45a8ff 1184 __IO uint8_t DCHPRI14; /**< Channel n Priority Register, offset: 0x10D */
bogdanm 0:9b334a45a8ff 1185 __IO uint8_t DCHPRI13; /**< Channel n Priority Register, offset: 0x10E */
bogdanm 0:9b334a45a8ff 1186 __IO uint8_t DCHPRI12; /**< Channel n Priority Register, offset: 0x10F */
bogdanm 0:9b334a45a8ff 1187 uint8_t RESERVED_7[3824];
bogdanm 0:9b334a45a8ff 1188 struct { /* offset: 0x1000, array step: 0x20 */
bogdanm 0:9b334a45a8ff 1189 __IO uint32_t SADDR; /**< TCD Source Address, array offset: 0x1000, array step: 0x20 */
bogdanm 0:9b334a45a8ff 1190 __IO uint16_t SOFF; /**< TCD Signed Source Address Offset, array offset: 0x1004, array step: 0x20 */
bogdanm 0:9b334a45a8ff 1191 __IO uint16_t ATTR; /**< TCD Transfer Attributes, array offset: 0x1006, array step: 0x20 */
bogdanm 0:9b334a45a8ff 1192 union { /* offset: 0x1008, array step: 0x20 */
bogdanm 0:9b334a45a8ff 1193 __IO uint32_t NBYTES_MLNO; /**< TCD Minor Byte Count (Minor Loop Disabled), array offset: 0x1008, array step: 0x20 */
bogdanm 0:9b334a45a8ff 1194 __IO uint32_t NBYTES_MLOFFNO; /**< TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled), array offset: 0x1008, array step: 0x20 */
bogdanm 0:9b334a45a8ff 1195 __IO uint32_t NBYTES_MLOFFYES; /**< TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled), array offset: 0x1008, array step: 0x20 */
bogdanm 0:9b334a45a8ff 1196 };
bogdanm 0:9b334a45a8ff 1197 __IO uint32_t SLAST; /**< TCD Last Source Address Adjustment, array offset: 0x100C, array step: 0x20 */
bogdanm 0:9b334a45a8ff 1198 __IO uint32_t DADDR; /**< TCD Destination Address, array offset: 0x1010, array step: 0x20 */
bogdanm 0:9b334a45a8ff 1199 __IO uint16_t DOFF; /**< TCD Signed Destination Address Offset, array offset: 0x1014, array step: 0x20 */
bogdanm 0:9b334a45a8ff 1200 union { /* offset: 0x1016, array step: 0x20 */
bogdanm 0:9b334a45a8ff 1201 __IO uint16_t CITER_ELINKNO; /**< TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x1016, array step: 0x20 */
bogdanm 0:9b334a45a8ff 1202 __IO uint16_t CITER_ELINKYES; /**< TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x1016, array step: 0x20 */
bogdanm 0:9b334a45a8ff 1203 };
bogdanm 0:9b334a45a8ff 1204 __IO uint32_t DLAST_SGA; /**< TCD Last Destination Address Adjustment/Scatter Gather Address, array offset: 0x1018, array step: 0x20 */
bogdanm 0:9b334a45a8ff 1205 __IO uint16_t CSR; /**< TCD Control and Status, array offset: 0x101C, array step: 0x20 */
bogdanm 0:9b334a45a8ff 1206 union { /* offset: 0x101E, array step: 0x20 */
bogdanm 0:9b334a45a8ff 1207 __IO uint16_t BITER_ELINKNO; /**< TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x101E, array step: 0x20 */
bogdanm 0:9b334a45a8ff 1208 __IO uint16_t BITER_ELINKYES; /**< TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x101E, array step: 0x20 */
bogdanm 0:9b334a45a8ff 1209 };
bogdanm 0:9b334a45a8ff 1210 } TCD[16];
mbed_official 121:7f86b4238bec 1211 } DMA_Type;
bogdanm 0:9b334a45a8ff 1212
bogdanm 0:9b334a45a8ff 1213 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 1214 -- DMA Register Masks
bogdanm 0:9b334a45a8ff 1215 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 1216
bogdanm 0:9b334a45a8ff 1217 /*!
bogdanm 0:9b334a45a8ff 1218 * @addtogroup DMA_Register_Masks DMA Register Masks
bogdanm 0:9b334a45a8ff 1219 * @{
bogdanm 0:9b334a45a8ff 1220 */
bogdanm 0:9b334a45a8ff 1221
mbed_official 121:7f86b4238bec 1222 /*! @name CR - Control Register */
mbed_official 121:7f86b4238bec 1223 #define DMA_CR_EDBG_MASK (0x2U)
mbed_official 121:7f86b4238bec 1224 #define DMA_CR_EDBG_SHIFT (1U)
mbed_official 121:7f86b4238bec 1225 #define DMA_CR_EDBG(x) (((uint32_t)(((uint32_t)(x)) << DMA_CR_EDBG_SHIFT)) & DMA_CR_EDBG_MASK)
mbed_official 121:7f86b4238bec 1226 #define DMA_CR_ERCA_MASK (0x4U)
mbed_official 121:7f86b4238bec 1227 #define DMA_CR_ERCA_SHIFT (2U)
mbed_official 121:7f86b4238bec 1228 #define DMA_CR_ERCA(x) (((uint32_t)(((uint32_t)(x)) << DMA_CR_ERCA_SHIFT)) & DMA_CR_ERCA_MASK)
mbed_official 121:7f86b4238bec 1229 #define DMA_CR_HOE_MASK (0x10U)
mbed_official 121:7f86b4238bec 1230 #define DMA_CR_HOE_SHIFT (4U)
mbed_official 121:7f86b4238bec 1231 #define DMA_CR_HOE(x) (((uint32_t)(((uint32_t)(x)) << DMA_CR_HOE_SHIFT)) & DMA_CR_HOE_MASK)
mbed_official 121:7f86b4238bec 1232 #define DMA_CR_HALT_MASK (0x20U)
mbed_official 121:7f86b4238bec 1233 #define DMA_CR_HALT_SHIFT (5U)
mbed_official 121:7f86b4238bec 1234 #define DMA_CR_HALT(x) (((uint32_t)(((uint32_t)(x)) << DMA_CR_HALT_SHIFT)) & DMA_CR_HALT_MASK)
mbed_official 121:7f86b4238bec 1235 #define DMA_CR_CLM_MASK (0x40U)
mbed_official 121:7f86b4238bec 1236 #define DMA_CR_CLM_SHIFT (6U)
mbed_official 121:7f86b4238bec 1237 #define DMA_CR_CLM(x) (((uint32_t)(((uint32_t)(x)) << DMA_CR_CLM_SHIFT)) & DMA_CR_CLM_MASK)
mbed_official 121:7f86b4238bec 1238 #define DMA_CR_EMLM_MASK (0x80U)
mbed_official 121:7f86b4238bec 1239 #define DMA_CR_EMLM_SHIFT (7U)
mbed_official 121:7f86b4238bec 1240 #define DMA_CR_EMLM(x) (((uint32_t)(((uint32_t)(x)) << DMA_CR_EMLM_SHIFT)) & DMA_CR_EMLM_MASK)
mbed_official 121:7f86b4238bec 1241 #define DMA_CR_ECX_MASK (0x10000U)
mbed_official 121:7f86b4238bec 1242 #define DMA_CR_ECX_SHIFT (16U)
mbed_official 121:7f86b4238bec 1243 #define DMA_CR_ECX(x) (((uint32_t)(((uint32_t)(x)) << DMA_CR_ECX_SHIFT)) & DMA_CR_ECX_MASK)
mbed_official 121:7f86b4238bec 1244 #define DMA_CR_CX_MASK (0x20000U)
mbed_official 121:7f86b4238bec 1245 #define DMA_CR_CX_SHIFT (17U)
mbed_official 121:7f86b4238bec 1246 #define DMA_CR_CX(x) (((uint32_t)(((uint32_t)(x)) << DMA_CR_CX_SHIFT)) & DMA_CR_CX_MASK)
mbed_official 121:7f86b4238bec 1247
mbed_official 121:7f86b4238bec 1248 /*! @name ES - Error Status Register */
mbed_official 121:7f86b4238bec 1249 #define DMA_ES_DBE_MASK (0x1U)
mbed_official 121:7f86b4238bec 1250 #define DMA_ES_DBE_SHIFT (0U)
mbed_official 121:7f86b4238bec 1251 #define DMA_ES_DBE(x) (((uint32_t)(((uint32_t)(x)) << DMA_ES_DBE_SHIFT)) & DMA_ES_DBE_MASK)
mbed_official 121:7f86b4238bec 1252 #define DMA_ES_SBE_MASK (0x2U)
mbed_official 121:7f86b4238bec 1253 #define DMA_ES_SBE_SHIFT (1U)
mbed_official 121:7f86b4238bec 1254 #define DMA_ES_SBE(x) (((uint32_t)(((uint32_t)(x)) << DMA_ES_SBE_SHIFT)) & DMA_ES_SBE_MASK)
mbed_official 121:7f86b4238bec 1255 #define DMA_ES_SGE_MASK (0x4U)
mbed_official 121:7f86b4238bec 1256 #define DMA_ES_SGE_SHIFT (2U)
mbed_official 121:7f86b4238bec 1257 #define DMA_ES_SGE(x) (((uint32_t)(((uint32_t)(x)) << DMA_ES_SGE_SHIFT)) & DMA_ES_SGE_MASK)
mbed_official 121:7f86b4238bec 1258 #define DMA_ES_NCE_MASK (0x8U)
mbed_official 121:7f86b4238bec 1259 #define DMA_ES_NCE_SHIFT (3U)
mbed_official 121:7f86b4238bec 1260 #define DMA_ES_NCE(x) (((uint32_t)(((uint32_t)(x)) << DMA_ES_NCE_SHIFT)) & DMA_ES_NCE_MASK)
mbed_official 121:7f86b4238bec 1261 #define DMA_ES_DOE_MASK (0x10U)
mbed_official 121:7f86b4238bec 1262 #define DMA_ES_DOE_SHIFT (4U)
mbed_official 121:7f86b4238bec 1263 #define DMA_ES_DOE(x) (((uint32_t)(((uint32_t)(x)) << DMA_ES_DOE_SHIFT)) & DMA_ES_DOE_MASK)
mbed_official 121:7f86b4238bec 1264 #define DMA_ES_DAE_MASK (0x20U)
mbed_official 121:7f86b4238bec 1265 #define DMA_ES_DAE_SHIFT (5U)
mbed_official 121:7f86b4238bec 1266 #define DMA_ES_DAE(x) (((uint32_t)(((uint32_t)(x)) << DMA_ES_DAE_SHIFT)) & DMA_ES_DAE_MASK)
mbed_official 121:7f86b4238bec 1267 #define DMA_ES_SOE_MASK (0x40U)
mbed_official 121:7f86b4238bec 1268 #define DMA_ES_SOE_SHIFT (6U)
mbed_official 121:7f86b4238bec 1269 #define DMA_ES_SOE(x) (((uint32_t)(((uint32_t)(x)) << DMA_ES_SOE_SHIFT)) & DMA_ES_SOE_MASK)
mbed_official 121:7f86b4238bec 1270 #define DMA_ES_SAE_MASK (0x80U)
mbed_official 121:7f86b4238bec 1271 #define DMA_ES_SAE_SHIFT (7U)
mbed_official 121:7f86b4238bec 1272 #define DMA_ES_SAE(x) (((uint32_t)(((uint32_t)(x)) << DMA_ES_SAE_SHIFT)) & DMA_ES_SAE_MASK)
mbed_official 121:7f86b4238bec 1273 #define DMA_ES_ERRCHN_MASK (0xF00U)
mbed_official 121:7f86b4238bec 1274 #define DMA_ES_ERRCHN_SHIFT (8U)
mbed_official 121:7f86b4238bec 1275 #define DMA_ES_ERRCHN(x) (((uint32_t)(((uint32_t)(x)) << DMA_ES_ERRCHN_SHIFT)) & DMA_ES_ERRCHN_MASK)
mbed_official 121:7f86b4238bec 1276 #define DMA_ES_CPE_MASK (0x4000U)
mbed_official 121:7f86b4238bec 1277 #define DMA_ES_CPE_SHIFT (14U)
mbed_official 121:7f86b4238bec 1278 #define DMA_ES_CPE(x) (((uint32_t)(((uint32_t)(x)) << DMA_ES_CPE_SHIFT)) & DMA_ES_CPE_MASK)
mbed_official 121:7f86b4238bec 1279 #define DMA_ES_ECX_MASK (0x10000U)
mbed_official 121:7f86b4238bec 1280 #define DMA_ES_ECX_SHIFT (16U)
mbed_official 121:7f86b4238bec 1281 #define DMA_ES_ECX(x) (((uint32_t)(((uint32_t)(x)) << DMA_ES_ECX_SHIFT)) & DMA_ES_ECX_MASK)
mbed_official 121:7f86b4238bec 1282 #define DMA_ES_VLD_MASK (0x80000000U)
mbed_official 121:7f86b4238bec 1283 #define DMA_ES_VLD_SHIFT (31U)
mbed_official 121:7f86b4238bec 1284 #define DMA_ES_VLD(x) (((uint32_t)(((uint32_t)(x)) << DMA_ES_VLD_SHIFT)) & DMA_ES_VLD_MASK)
mbed_official 121:7f86b4238bec 1285
mbed_official 121:7f86b4238bec 1286 /*! @name ERQ - Enable Request Register */
mbed_official 121:7f86b4238bec 1287 #define DMA_ERQ_ERQ0_MASK (0x1U)
mbed_official 121:7f86b4238bec 1288 #define DMA_ERQ_ERQ0_SHIFT (0U)
mbed_official 121:7f86b4238bec 1289 #define DMA_ERQ_ERQ0(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ0_SHIFT)) & DMA_ERQ_ERQ0_MASK)
mbed_official 121:7f86b4238bec 1290 #define DMA_ERQ_ERQ1_MASK (0x2U)
mbed_official 121:7f86b4238bec 1291 #define DMA_ERQ_ERQ1_SHIFT (1U)
mbed_official 121:7f86b4238bec 1292 #define DMA_ERQ_ERQ1(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ1_SHIFT)) & DMA_ERQ_ERQ1_MASK)
mbed_official 121:7f86b4238bec 1293 #define DMA_ERQ_ERQ2_MASK (0x4U)
mbed_official 121:7f86b4238bec 1294 #define DMA_ERQ_ERQ2_SHIFT (2U)
mbed_official 121:7f86b4238bec 1295 #define DMA_ERQ_ERQ2(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ2_SHIFT)) & DMA_ERQ_ERQ2_MASK)
mbed_official 121:7f86b4238bec 1296 #define DMA_ERQ_ERQ3_MASK (0x8U)
mbed_official 121:7f86b4238bec 1297 #define DMA_ERQ_ERQ3_SHIFT (3U)
mbed_official 121:7f86b4238bec 1298 #define DMA_ERQ_ERQ3(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ3_SHIFT)) & DMA_ERQ_ERQ3_MASK)
mbed_official 121:7f86b4238bec 1299 #define DMA_ERQ_ERQ4_MASK (0x10U)
mbed_official 121:7f86b4238bec 1300 #define DMA_ERQ_ERQ4_SHIFT (4U)
mbed_official 121:7f86b4238bec 1301 #define DMA_ERQ_ERQ4(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ4_SHIFT)) & DMA_ERQ_ERQ4_MASK)
mbed_official 121:7f86b4238bec 1302 #define DMA_ERQ_ERQ5_MASK (0x20U)
mbed_official 121:7f86b4238bec 1303 #define DMA_ERQ_ERQ5_SHIFT (5U)
mbed_official 121:7f86b4238bec 1304 #define DMA_ERQ_ERQ5(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ5_SHIFT)) & DMA_ERQ_ERQ5_MASK)
mbed_official 121:7f86b4238bec 1305 #define DMA_ERQ_ERQ6_MASK (0x40U)
mbed_official 121:7f86b4238bec 1306 #define DMA_ERQ_ERQ6_SHIFT (6U)
mbed_official 121:7f86b4238bec 1307 #define DMA_ERQ_ERQ6(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ6_SHIFT)) & DMA_ERQ_ERQ6_MASK)
mbed_official 121:7f86b4238bec 1308 #define DMA_ERQ_ERQ7_MASK (0x80U)
mbed_official 121:7f86b4238bec 1309 #define DMA_ERQ_ERQ7_SHIFT (7U)
mbed_official 121:7f86b4238bec 1310 #define DMA_ERQ_ERQ7(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ7_SHIFT)) & DMA_ERQ_ERQ7_MASK)
mbed_official 121:7f86b4238bec 1311 #define DMA_ERQ_ERQ8_MASK (0x100U)
mbed_official 121:7f86b4238bec 1312 #define DMA_ERQ_ERQ8_SHIFT (8U)
mbed_official 121:7f86b4238bec 1313 #define DMA_ERQ_ERQ8(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ8_SHIFT)) & DMA_ERQ_ERQ8_MASK)
mbed_official 121:7f86b4238bec 1314 #define DMA_ERQ_ERQ9_MASK (0x200U)
mbed_official 121:7f86b4238bec 1315 #define DMA_ERQ_ERQ9_SHIFT (9U)
mbed_official 121:7f86b4238bec 1316 #define DMA_ERQ_ERQ9(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ9_SHIFT)) & DMA_ERQ_ERQ9_MASK)
mbed_official 121:7f86b4238bec 1317 #define DMA_ERQ_ERQ10_MASK (0x400U)
mbed_official 121:7f86b4238bec 1318 #define DMA_ERQ_ERQ10_SHIFT (10U)
mbed_official 121:7f86b4238bec 1319 #define DMA_ERQ_ERQ10(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ10_SHIFT)) & DMA_ERQ_ERQ10_MASK)
mbed_official 121:7f86b4238bec 1320 #define DMA_ERQ_ERQ11_MASK (0x800U)
mbed_official 121:7f86b4238bec 1321 #define DMA_ERQ_ERQ11_SHIFT (11U)
mbed_official 121:7f86b4238bec 1322 #define DMA_ERQ_ERQ11(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ11_SHIFT)) & DMA_ERQ_ERQ11_MASK)
mbed_official 121:7f86b4238bec 1323 #define DMA_ERQ_ERQ12_MASK (0x1000U)
mbed_official 121:7f86b4238bec 1324 #define DMA_ERQ_ERQ12_SHIFT (12U)
mbed_official 121:7f86b4238bec 1325 #define DMA_ERQ_ERQ12(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ12_SHIFT)) & DMA_ERQ_ERQ12_MASK)
mbed_official 121:7f86b4238bec 1326 #define DMA_ERQ_ERQ13_MASK (0x2000U)
mbed_official 121:7f86b4238bec 1327 #define DMA_ERQ_ERQ13_SHIFT (13U)
mbed_official 121:7f86b4238bec 1328 #define DMA_ERQ_ERQ13(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ13_SHIFT)) & DMA_ERQ_ERQ13_MASK)
mbed_official 121:7f86b4238bec 1329 #define DMA_ERQ_ERQ14_MASK (0x4000U)
mbed_official 121:7f86b4238bec 1330 #define DMA_ERQ_ERQ14_SHIFT (14U)
mbed_official 121:7f86b4238bec 1331 #define DMA_ERQ_ERQ14(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ14_SHIFT)) & DMA_ERQ_ERQ14_MASK)
mbed_official 121:7f86b4238bec 1332 #define DMA_ERQ_ERQ15_MASK (0x8000U)
mbed_official 121:7f86b4238bec 1333 #define DMA_ERQ_ERQ15_SHIFT (15U)
mbed_official 121:7f86b4238bec 1334 #define DMA_ERQ_ERQ15(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ15_SHIFT)) & DMA_ERQ_ERQ15_MASK)
mbed_official 121:7f86b4238bec 1335
mbed_official 121:7f86b4238bec 1336 /*! @name EEI - Enable Error Interrupt Register */
mbed_official 121:7f86b4238bec 1337 #define DMA_EEI_EEI0_MASK (0x1U)
mbed_official 121:7f86b4238bec 1338 #define DMA_EEI_EEI0_SHIFT (0U)
mbed_official 121:7f86b4238bec 1339 #define DMA_EEI_EEI0(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI0_SHIFT)) & DMA_EEI_EEI0_MASK)
mbed_official 121:7f86b4238bec 1340 #define DMA_EEI_EEI1_MASK (0x2U)
mbed_official 121:7f86b4238bec 1341 #define DMA_EEI_EEI1_SHIFT (1U)
mbed_official 121:7f86b4238bec 1342 #define DMA_EEI_EEI1(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI1_SHIFT)) & DMA_EEI_EEI1_MASK)
mbed_official 121:7f86b4238bec 1343 #define DMA_EEI_EEI2_MASK (0x4U)
mbed_official 121:7f86b4238bec 1344 #define DMA_EEI_EEI2_SHIFT (2U)
mbed_official 121:7f86b4238bec 1345 #define DMA_EEI_EEI2(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI2_SHIFT)) & DMA_EEI_EEI2_MASK)
mbed_official 121:7f86b4238bec 1346 #define DMA_EEI_EEI3_MASK (0x8U)
mbed_official 121:7f86b4238bec 1347 #define DMA_EEI_EEI3_SHIFT (3U)
mbed_official 121:7f86b4238bec 1348 #define DMA_EEI_EEI3(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI3_SHIFT)) & DMA_EEI_EEI3_MASK)
mbed_official 121:7f86b4238bec 1349 #define DMA_EEI_EEI4_MASK (0x10U)
mbed_official 121:7f86b4238bec 1350 #define DMA_EEI_EEI4_SHIFT (4U)
mbed_official 121:7f86b4238bec 1351 #define DMA_EEI_EEI4(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI4_SHIFT)) & DMA_EEI_EEI4_MASK)
mbed_official 121:7f86b4238bec 1352 #define DMA_EEI_EEI5_MASK (0x20U)
mbed_official 121:7f86b4238bec 1353 #define DMA_EEI_EEI5_SHIFT (5U)
mbed_official 121:7f86b4238bec 1354 #define DMA_EEI_EEI5(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI5_SHIFT)) & DMA_EEI_EEI5_MASK)
mbed_official 121:7f86b4238bec 1355 #define DMA_EEI_EEI6_MASK (0x40U)
mbed_official 121:7f86b4238bec 1356 #define DMA_EEI_EEI6_SHIFT (6U)
mbed_official 121:7f86b4238bec 1357 #define DMA_EEI_EEI6(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI6_SHIFT)) & DMA_EEI_EEI6_MASK)
mbed_official 121:7f86b4238bec 1358 #define DMA_EEI_EEI7_MASK (0x80U)
mbed_official 121:7f86b4238bec 1359 #define DMA_EEI_EEI7_SHIFT (7U)
mbed_official 121:7f86b4238bec 1360 #define DMA_EEI_EEI7(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI7_SHIFT)) & DMA_EEI_EEI7_MASK)
mbed_official 121:7f86b4238bec 1361 #define DMA_EEI_EEI8_MASK (0x100U)
mbed_official 121:7f86b4238bec 1362 #define DMA_EEI_EEI8_SHIFT (8U)
mbed_official 121:7f86b4238bec 1363 #define DMA_EEI_EEI8(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI8_SHIFT)) & DMA_EEI_EEI8_MASK)
mbed_official 121:7f86b4238bec 1364 #define DMA_EEI_EEI9_MASK (0x200U)
mbed_official 121:7f86b4238bec 1365 #define DMA_EEI_EEI9_SHIFT (9U)
mbed_official 121:7f86b4238bec 1366 #define DMA_EEI_EEI9(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI9_SHIFT)) & DMA_EEI_EEI9_MASK)
mbed_official 121:7f86b4238bec 1367 #define DMA_EEI_EEI10_MASK (0x400U)
mbed_official 121:7f86b4238bec 1368 #define DMA_EEI_EEI10_SHIFT (10U)
mbed_official 121:7f86b4238bec 1369 #define DMA_EEI_EEI10(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI10_SHIFT)) & DMA_EEI_EEI10_MASK)
mbed_official 121:7f86b4238bec 1370 #define DMA_EEI_EEI11_MASK (0x800U)
mbed_official 121:7f86b4238bec 1371 #define DMA_EEI_EEI11_SHIFT (11U)
mbed_official 121:7f86b4238bec 1372 #define DMA_EEI_EEI11(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI11_SHIFT)) & DMA_EEI_EEI11_MASK)
mbed_official 121:7f86b4238bec 1373 #define DMA_EEI_EEI12_MASK (0x1000U)
mbed_official 121:7f86b4238bec 1374 #define DMA_EEI_EEI12_SHIFT (12U)
mbed_official 121:7f86b4238bec 1375 #define DMA_EEI_EEI12(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI12_SHIFT)) & DMA_EEI_EEI12_MASK)
mbed_official 121:7f86b4238bec 1376 #define DMA_EEI_EEI13_MASK (0x2000U)
mbed_official 121:7f86b4238bec 1377 #define DMA_EEI_EEI13_SHIFT (13U)
mbed_official 121:7f86b4238bec 1378 #define DMA_EEI_EEI13(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI13_SHIFT)) & DMA_EEI_EEI13_MASK)
mbed_official 121:7f86b4238bec 1379 #define DMA_EEI_EEI14_MASK (0x4000U)
mbed_official 121:7f86b4238bec 1380 #define DMA_EEI_EEI14_SHIFT (14U)
mbed_official 121:7f86b4238bec 1381 #define DMA_EEI_EEI14(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI14_SHIFT)) & DMA_EEI_EEI14_MASK)
mbed_official 121:7f86b4238bec 1382 #define DMA_EEI_EEI15_MASK (0x8000U)
mbed_official 121:7f86b4238bec 1383 #define DMA_EEI_EEI15_SHIFT (15U)
mbed_official 121:7f86b4238bec 1384 #define DMA_EEI_EEI15(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI15_SHIFT)) & DMA_EEI_EEI15_MASK)
mbed_official 121:7f86b4238bec 1385
mbed_official 121:7f86b4238bec 1386 /*! @name CEEI - Clear Enable Error Interrupt Register */
mbed_official 121:7f86b4238bec 1387 #define DMA_CEEI_CEEI_MASK (0xFU)
mbed_official 121:7f86b4238bec 1388 #define DMA_CEEI_CEEI_SHIFT (0U)
mbed_official 121:7f86b4238bec 1389 #define DMA_CEEI_CEEI(x) (((uint8_t)(((uint8_t)(x)) << DMA_CEEI_CEEI_SHIFT)) & DMA_CEEI_CEEI_MASK)
mbed_official 121:7f86b4238bec 1390 #define DMA_CEEI_CAEE_MASK (0x40U)
mbed_official 121:7f86b4238bec 1391 #define DMA_CEEI_CAEE_SHIFT (6U)
mbed_official 121:7f86b4238bec 1392 #define DMA_CEEI_CAEE(x) (((uint8_t)(((uint8_t)(x)) << DMA_CEEI_CAEE_SHIFT)) & DMA_CEEI_CAEE_MASK)
mbed_official 121:7f86b4238bec 1393 #define DMA_CEEI_NOP_MASK (0x80U)
mbed_official 121:7f86b4238bec 1394 #define DMA_CEEI_NOP_SHIFT (7U)
mbed_official 121:7f86b4238bec 1395 #define DMA_CEEI_NOP(x) (((uint8_t)(((uint8_t)(x)) << DMA_CEEI_NOP_SHIFT)) & DMA_CEEI_NOP_MASK)
mbed_official 121:7f86b4238bec 1396
mbed_official 121:7f86b4238bec 1397 /*! @name SEEI - Set Enable Error Interrupt Register */
mbed_official 121:7f86b4238bec 1398 #define DMA_SEEI_SEEI_MASK (0xFU)
mbed_official 121:7f86b4238bec 1399 #define DMA_SEEI_SEEI_SHIFT (0U)
mbed_official 121:7f86b4238bec 1400 #define DMA_SEEI_SEEI(x) (((uint8_t)(((uint8_t)(x)) << DMA_SEEI_SEEI_SHIFT)) & DMA_SEEI_SEEI_MASK)
mbed_official 121:7f86b4238bec 1401 #define DMA_SEEI_SAEE_MASK (0x40U)
mbed_official 121:7f86b4238bec 1402 #define DMA_SEEI_SAEE_SHIFT (6U)
mbed_official 121:7f86b4238bec 1403 #define DMA_SEEI_SAEE(x) (((uint8_t)(((uint8_t)(x)) << DMA_SEEI_SAEE_SHIFT)) & DMA_SEEI_SAEE_MASK)
mbed_official 121:7f86b4238bec 1404 #define DMA_SEEI_NOP_MASK (0x80U)
mbed_official 121:7f86b4238bec 1405 #define DMA_SEEI_NOP_SHIFT (7U)
mbed_official 121:7f86b4238bec 1406 #define DMA_SEEI_NOP(x) (((uint8_t)(((uint8_t)(x)) << DMA_SEEI_NOP_SHIFT)) & DMA_SEEI_NOP_MASK)
mbed_official 121:7f86b4238bec 1407
mbed_official 121:7f86b4238bec 1408 /*! @name CERQ - Clear Enable Request Register */
mbed_official 121:7f86b4238bec 1409 #define DMA_CERQ_CERQ_MASK (0xFU)
mbed_official 121:7f86b4238bec 1410 #define DMA_CERQ_CERQ_SHIFT (0U)
mbed_official 121:7f86b4238bec 1411 #define DMA_CERQ_CERQ(x) (((uint8_t)(((uint8_t)(x)) << DMA_CERQ_CERQ_SHIFT)) & DMA_CERQ_CERQ_MASK)
mbed_official 121:7f86b4238bec 1412 #define DMA_CERQ_CAER_MASK (0x40U)
mbed_official 121:7f86b4238bec 1413 #define DMA_CERQ_CAER_SHIFT (6U)
mbed_official 121:7f86b4238bec 1414 #define DMA_CERQ_CAER(x) (((uint8_t)(((uint8_t)(x)) << DMA_CERQ_CAER_SHIFT)) & DMA_CERQ_CAER_MASK)
mbed_official 121:7f86b4238bec 1415 #define DMA_CERQ_NOP_MASK (0x80U)
mbed_official 121:7f86b4238bec 1416 #define DMA_CERQ_NOP_SHIFT (7U)
mbed_official 121:7f86b4238bec 1417 #define DMA_CERQ_NOP(x) (((uint8_t)(((uint8_t)(x)) << DMA_CERQ_NOP_SHIFT)) & DMA_CERQ_NOP_MASK)
mbed_official 121:7f86b4238bec 1418
mbed_official 121:7f86b4238bec 1419 /*! @name SERQ - Set Enable Request Register */
mbed_official 121:7f86b4238bec 1420 #define DMA_SERQ_SERQ_MASK (0xFU)
mbed_official 121:7f86b4238bec 1421 #define DMA_SERQ_SERQ_SHIFT (0U)
mbed_official 121:7f86b4238bec 1422 #define DMA_SERQ_SERQ(x) (((uint8_t)(((uint8_t)(x)) << DMA_SERQ_SERQ_SHIFT)) & DMA_SERQ_SERQ_MASK)
mbed_official 121:7f86b4238bec 1423 #define DMA_SERQ_SAER_MASK (0x40U)
mbed_official 121:7f86b4238bec 1424 #define DMA_SERQ_SAER_SHIFT (6U)
mbed_official 121:7f86b4238bec 1425 #define DMA_SERQ_SAER(x) (((uint8_t)(((uint8_t)(x)) << DMA_SERQ_SAER_SHIFT)) & DMA_SERQ_SAER_MASK)
mbed_official 121:7f86b4238bec 1426 #define DMA_SERQ_NOP_MASK (0x80U)
mbed_official 121:7f86b4238bec 1427 #define DMA_SERQ_NOP_SHIFT (7U)
mbed_official 121:7f86b4238bec 1428 #define DMA_SERQ_NOP(x) (((uint8_t)(((uint8_t)(x)) << DMA_SERQ_NOP_SHIFT)) & DMA_SERQ_NOP_MASK)
mbed_official 121:7f86b4238bec 1429
mbed_official 121:7f86b4238bec 1430 /*! @name CDNE - Clear DONE Status Bit Register */
mbed_official 121:7f86b4238bec 1431 #define DMA_CDNE_CDNE_MASK (0xFU)
mbed_official 121:7f86b4238bec 1432 #define DMA_CDNE_CDNE_SHIFT (0U)
mbed_official 121:7f86b4238bec 1433 #define DMA_CDNE_CDNE(x) (((uint8_t)(((uint8_t)(x)) << DMA_CDNE_CDNE_SHIFT)) & DMA_CDNE_CDNE_MASK)
mbed_official 121:7f86b4238bec 1434 #define DMA_CDNE_CADN_MASK (0x40U)
mbed_official 121:7f86b4238bec 1435 #define DMA_CDNE_CADN_SHIFT (6U)
mbed_official 121:7f86b4238bec 1436 #define DMA_CDNE_CADN(x) (((uint8_t)(((uint8_t)(x)) << DMA_CDNE_CADN_SHIFT)) & DMA_CDNE_CADN_MASK)
mbed_official 121:7f86b4238bec 1437 #define DMA_CDNE_NOP_MASK (0x80U)
mbed_official 121:7f86b4238bec 1438 #define DMA_CDNE_NOP_SHIFT (7U)
mbed_official 121:7f86b4238bec 1439 #define DMA_CDNE_NOP(x) (((uint8_t)(((uint8_t)(x)) << DMA_CDNE_NOP_SHIFT)) & DMA_CDNE_NOP_MASK)
mbed_official 121:7f86b4238bec 1440
mbed_official 121:7f86b4238bec 1441 /*! @name SSRT - Set START Bit Register */
mbed_official 121:7f86b4238bec 1442 #define DMA_SSRT_SSRT_MASK (0xFU)
mbed_official 121:7f86b4238bec 1443 #define DMA_SSRT_SSRT_SHIFT (0U)
mbed_official 121:7f86b4238bec 1444 #define DMA_SSRT_SSRT(x) (((uint8_t)(((uint8_t)(x)) << DMA_SSRT_SSRT_SHIFT)) & DMA_SSRT_SSRT_MASK)
mbed_official 121:7f86b4238bec 1445 #define DMA_SSRT_SAST_MASK (0x40U)
mbed_official 121:7f86b4238bec 1446 #define DMA_SSRT_SAST_SHIFT (6U)
mbed_official 121:7f86b4238bec 1447 #define DMA_SSRT_SAST(x) (((uint8_t)(((uint8_t)(x)) << DMA_SSRT_SAST_SHIFT)) & DMA_SSRT_SAST_MASK)
mbed_official 121:7f86b4238bec 1448 #define DMA_SSRT_NOP_MASK (0x80U)
mbed_official 121:7f86b4238bec 1449 #define DMA_SSRT_NOP_SHIFT (7U)
mbed_official 121:7f86b4238bec 1450 #define DMA_SSRT_NOP(x) (((uint8_t)(((uint8_t)(x)) << DMA_SSRT_NOP_SHIFT)) & DMA_SSRT_NOP_MASK)
mbed_official 121:7f86b4238bec 1451
mbed_official 121:7f86b4238bec 1452 /*! @name CERR - Clear Error Register */
mbed_official 121:7f86b4238bec 1453 #define DMA_CERR_CERR_MASK (0xFU)
mbed_official 121:7f86b4238bec 1454 #define DMA_CERR_CERR_SHIFT (0U)
mbed_official 121:7f86b4238bec 1455 #define DMA_CERR_CERR(x) (((uint8_t)(((uint8_t)(x)) << DMA_CERR_CERR_SHIFT)) & DMA_CERR_CERR_MASK)
mbed_official 121:7f86b4238bec 1456 #define DMA_CERR_CAEI_MASK (0x40U)
mbed_official 121:7f86b4238bec 1457 #define DMA_CERR_CAEI_SHIFT (6U)
mbed_official 121:7f86b4238bec 1458 #define DMA_CERR_CAEI(x) (((uint8_t)(((uint8_t)(x)) << DMA_CERR_CAEI_SHIFT)) & DMA_CERR_CAEI_MASK)
mbed_official 121:7f86b4238bec 1459 #define DMA_CERR_NOP_MASK (0x80U)
mbed_official 121:7f86b4238bec 1460 #define DMA_CERR_NOP_SHIFT (7U)
mbed_official 121:7f86b4238bec 1461 #define DMA_CERR_NOP(x) (((uint8_t)(((uint8_t)(x)) << DMA_CERR_NOP_SHIFT)) & DMA_CERR_NOP_MASK)
mbed_official 121:7f86b4238bec 1462
mbed_official 121:7f86b4238bec 1463 /*! @name CINT - Clear Interrupt Request Register */
mbed_official 121:7f86b4238bec 1464 #define DMA_CINT_CINT_MASK (0xFU)
mbed_official 121:7f86b4238bec 1465 #define DMA_CINT_CINT_SHIFT (0U)
mbed_official 121:7f86b4238bec 1466 #define DMA_CINT_CINT(x) (((uint8_t)(((uint8_t)(x)) << DMA_CINT_CINT_SHIFT)) & DMA_CINT_CINT_MASK)
mbed_official 121:7f86b4238bec 1467 #define DMA_CINT_CAIR_MASK (0x40U)
mbed_official 121:7f86b4238bec 1468 #define DMA_CINT_CAIR_SHIFT (6U)
mbed_official 121:7f86b4238bec 1469 #define DMA_CINT_CAIR(x) (((uint8_t)(((uint8_t)(x)) << DMA_CINT_CAIR_SHIFT)) & DMA_CINT_CAIR_MASK)
mbed_official 121:7f86b4238bec 1470 #define DMA_CINT_NOP_MASK (0x80U)
mbed_official 121:7f86b4238bec 1471 #define DMA_CINT_NOP_SHIFT (7U)
mbed_official 121:7f86b4238bec 1472 #define DMA_CINT_NOP(x) (((uint8_t)(((uint8_t)(x)) << DMA_CINT_NOP_SHIFT)) & DMA_CINT_NOP_MASK)
mbed_official 121:7f86b4238bec 1473
mbed_official 121:7f86b4238bec 1474 /*! @name INT - Interrupt Request Register */
mbed_official 121:7f86b4238bec 1475 #define DMA_INT_INT0_MASK (0x1U)
mbed_official 121:7f86b4238bec 1476 #define DMA_INT_INT0_SHIFT (0U)
mbed_official 121:7f86b4238bec 1477 #define DMA_INT_INT0(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT0_SHIFT)) & DMA_INT_INT0_MASK)
mbed_official 121:7f86b4238bec 1478 #define DMA_INT_INT1_MASK (0x2U)
mbed_official 121:7f86b4238bec 1479 #define DMA_INT_INT1_SHIFT (1U)
mbed_official 121:7f86b4238bec 1480 #define DMA_INT_INT1(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT1_SHIFT)) & DMA_INT_INT1_MASK)
mbed_official 121:7f86b4238bec 1481 #define DMA_INT_INT2_MASK (0x4U)
mbed_official 121:7f86b4238bec 1482 #define DMA_INT_INT2_SHIFT (2U)
mbed_official 121:7f86b4238bec 1483 #define DMA_INT_INT2(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT2_SHIFT)) & DMA_INT_INT2_MASK)
mbed_official 121:7f86b4238bec 1484 #define DMA_INT_INT3_MASK (0x8U)
mbed_official 121:7f86b4238bec 1485 #define DMA_INT_INT3_SHIFT (3U)
mbed_official 121:7f86b4238bec 1486 #define DMA_INT_INT3(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT3_SHIFT)) & DMA_INT_INT3_MASK)
mbed_official 121:7f86b4238bec 1487 #define DMA_INT_INT4_MASK (0x10U)
mbed_official 121:7f86b4238bec 1488 #define DMA_INT_INT4_SHIFT (4U)
mbed_official 121:7f86b4238bec 1489 #define DMA_INT_INT4(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT4_SHIFT)) & DMA_INT_INT4_MASK)
mbed_official 121:7f86b4238bec 1490 #define DMA_INT_INT5_MASK (0x20U)
mbed_official 121:7f86b4238bec 1491 #define DMA_INT_INT5_SHIFT (5U)
mbed_official 121:7f86b4238bec 1492 #define DMA_INT_INT5(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT5_SHIFT)) & DMA_INT_INT5_MASK)
mbed_official 121:7f86b4238bec 1493 #define DMA_INT_INT6_MASK (0x40U)
mbed_official 121:7f86b4238bec 1494 #define DMA_INT_INT6_SHIFT (6U)
mbed_official 121:7f86b4238bec 1495 #define DMA_INT_INT6(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT6_SHIFT)) & DMA_INT_INT6_MASK)
mbed_official 121:7f86b4238bec 1496 #define DMA_INT_INT7_MASK (0x80U)
mbed_official 121:7f86b4238bec 1497 #define DMA_INT_INT7_SHIFT (7U)
mbed_official 121:7f86b4238bec 1498 #define DMA_INT_INT7(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT7_SHIFT)) & DMA_INT_INT7_MASK)
mbed_official 121:7f86b4238bec 1499 #define DMA_INT_INT8_MASK (0x100U)
mbed_official 121:7f86b4238bec 1500 #define DMA_INT_INT8_SHIFT (8U)
mbed_official 121:7f86b4238bec 1501 #define DMA_INT_INT8(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT8_SHIFT)) & DMA_INT_INT8_MASK)
mbed_official 121:7f86b4238bec 1502 #define DMA_INT_INT9_MASK (0x200U)
mbed_official 121:7f86b4238bec 1503 #define DMA_INT_INT9_SHIFT (9U)
mbed_official 121:7f86b4238bec 1504 #define DMA_INT_INT9(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT9_SHIFT)) & DMA_INT_INT9_MASK)
mbed_official 121:7f86b4238bec 1505 #define DMA_INT_INT10_MASK (0x400U)
mbed_official 121:7f86b4238bec 1506 #define DMA_INT_INT10_SHIFT (10U)
mbed_official 121:7f86b4238bec 1507 #define DMA_INT_INT10(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT10_SHIFT)) & DMA_INT_INT10_MASK)
mbed_official 121:7f86b4238bec 1508 #define DMA_INT_INT11_MASK (0x800U)
mbed_official 121:7f86b4238bec 1509 #define DMA_INT_INT11_SHIFT (11U)
mbed_official 121:7f86b4238bec 1510 #define DMA_INT_INT11(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT11_SHIFT)) & DMA_INT_INT11_MASK)
mbed_official 121:7f86b4238bec 1511 #define DMA_INT_INT12_MASK (0x1000U)
mbed_official 121:7f86b4238bec 1512 #define DMA_INT_INT12_SHIFT (12U)
mbed_official 121:7f86b4238bec 1513 #define DMA_INT_INT12(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT12_SHIFT)) & DMA_INT_INT12_MASK)
mbed_official 121:7f86b4238bec 1514 #define DMA_INT_INT13_MASK (0x2000U)
mbed_official 121:7f86b4238bec 1515 #define DMA_INT_INT13_SHIFT (13U)
mbed_official 121:7f86b4238bec 1516 #define DMA_INT_INT13(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT13_SHIFT)) & DMA_INT_INT13_MASK)
mbed_official 121:7f86b4238bec 1517 #define DMA_INT_INT14_MASK (0x4000U)
mbed_official 121:7f86b4238bec 1518 #define DMA_INT_INT14_SHIFT (14U)
mbed_official 121:7f86b4238bec 1519 #define DMA_INT_INT14(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT14_SHIFT)) & DMA_INT_INT14_MASK)
mbed_official 121:7f86b4238bec 1520 #define DMA_INT_INT15_MASK (0x8000U)
mbed_official 121:7f86b4238bec 1521 #define DMA_INT_INT15_SHIFT (15U)
mbed_official 121:7f86b4238bec 1522 #define DMA_INT_INT15(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT15_SHIFT)) & DMA_INT_INT15_MASK)
mbed_official 121:7f86b4238bec 1523
mbed_official 121:7f86b4238bec 1524 /*! @name ERR - Error Register */
mbed_official 121:7f86b4238bec 1525 #define DMA_ERR_ERR0_MASK (0x1U)
mbed_official 121:7f86b4238bec 1526 #define DMA_ERR_ERR0_SHIFT (0U)
mbed_official 121:7f86b4238bec 1527 #define DMA_ERR_ERR0(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR0_SHIFT)) & DMA_ERR_ERR0_MASK)
mbed_official 121:7f86b4238bec 1528 #define DMA_ERR_ERR1_MASK (0x2U)
mbed_official 121:7f86b4238bec 1529 #define DMA_ERR_ERR1_SHIFT (1U)
mbed_official 121:7f86b4238bec 1530 #define DMA_ERR_ERR1(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR1_SHIFT)) & DMA_ERR_ERR1_MASK)
mbed_official 121:7f86b4238bec 1531 #define DMA_ERR_ERR2_MASK (0x4U)
mbed_official 121:7f86b4238bec 1532 #define DMA_ERR_ERR2_SHIFT (2U)
mbed_official 121:7f86b4238bec 1533 #define DMA_ERR_ERR2(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR2_SHIFT)) & DMA_ERR_ERR2_MASK)
mbed_official 121:7f86b4238bec 1534 #define DMA_ERR_ERR3_MASK (0x8U)
mbed_official 121:7f86b4238bec 1535 #define DMA_ERR_ERR3_SHIFT (3U)
mbed_official 121:7f86b4238bec 1536 #define DMA_ERR_ERR3(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR3_SHIFT)) & DMA_ERR_ERR3_MASK)
mbed_official 121:7f86b4238bec 1537 #define DMA_ERR_ERR4_MASK (0x10U)
mbed_official 121:7f86b4238bec 1538 #define DMA_ERR_ERR4_SHIFT (4U)
mbed_official 121:7f86b4238bec 1539 #define DMA_ERR_ERR4(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR4_SHIFT)) & DMA_ERR_ERR4_MASK)
mbed_official 121:7f86b4238bec 1540 #define DMA_ERR_ERR5_MASK (0x20U)
mbed_official 121:7f86b4238bec 1541 #define DMA_ERR_ERR5_SHIFT (5U)
mbed_official 121:7f86b4238bec 1542 #define DMA_ERR_ERR5(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR5_SHIFT)) & DMA_ERR_ERR5_MASK)
mbed_official 121:7f86b4238bec 1543 #define DMA_ERR_ERR6_MASK (0x40U)
mbed_official 121:7f86b4238bec 1544 #define DMA_ERR_ERR6_SHIFT (6U)
mbed_official 121:7f86b4238bec 1545 #define DMA_ERR_ERR6(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR6_SHIFT)) & DMA_ERR_ERR6_MASK)
mbed_official 121:7f86b4238bec 1546 #define DMA_ERR_ERR7_MASK (0x80U)
mbed_official 121:7f86b4238bec 1547 #define DMA_ERR_ERR7_SHIFT (7U)
mbed_official 121:7f86b4238bec 1548 #define DMA_ERR_ERR7(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR7_SHIFT)) & DMA_ERR_ERR7_MASK)
mbed_official 121:7f86b4238bec 1549 #define DMA_ERR_ERR8_MASK (0x100U)
mbed_official 121:7f86b4238bec 1550 #define DMA_ERR_ERR8_SHIFT (8U)
mbed_official 121:7f86b4238bec 1551 #define DMA_ERR_ERR8(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR8_SHIFT)) & DMA_ERR_ERR8_MASK)
mbed_official 121:7f86b4238bec 1552 #define DMA_ERR_ERR9_MASK (0x200U)
mbed_official 121:7f86b4238bec 1553 #define DMA_ERR_ERR9_SHIFT (9U)
mbed_official 121:7f86b4238bec 1554 #define DMA_ERR_ERR9(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR9_SHIFT)) & DMA_ERR_ERR9_MASK)
mbed_official 121:7f86b4238bec 1555 #define DMA_ERR_ERR10_MASK (0x400U)
mbed_official 121:7f86b4238bec 1556 #define DMA_ERR_ERR10_SHIFT (10U)
mbed_official 121:7f86b4238bec 1557 #define DMA_ERR_ERR10(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR10_SHIFT)) & DMA_ERR_ERR10_MASK)
mbed_official 121:7f86b4238bec 1558 #define DMA_ERR_ERR11_MASK (0x800U)
mbed_official 121:7f86b4238bec 1559 #define DMA_ERR_ERR11_SHIFT (11U)
mbed_official 121:7f86b4238bec 1560 #define DMA_ERR_ERR11(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR11_SHIFT)) & DMA_ERR_ERR11_MASK)
mbed_official 121:7f86b4238bec 1561 #define DMA_ERR_ERR12_MASK (0x1000U)
mbed_official 121:7f86b4238bec 1562 #define DMA_ERR_ERR12_SHIFT (12U)
mbed_official 121:7f86b4238bec 1563 #define DMA_ERR_ERR12(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR12_SHIFT)) & DMA_ERR_ERR12_MASK)
mbed_official 121:7f86b4238bec 1564 #define DMA_ERR_ERR13_MASK (0x2000U)
mbed_official 121:7f86b4238bec 1565 #define DMA_ERR_ERR13_SHIFT (13U)
mbed_official 121:7f86b4238bec 1566 #define DMA_ERR_ERR13(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR13_SHIFT)) & DMA_ERR_ERR13_MASK)
mbed_official 121:7f86b4238bec 1567 #define DMA_ERR_ERR14_MASK (0x4000U)
mbed_official 121:7f86b4238bec 1568 #define DMA_ERR_ERR14_SHIFT (14U)
mbed_official 121:7f86b4238bec 1569 #define DMA_ERR_ERR14(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR14_SHIFT)) & DMA_ERR_ERR14_MASK)
mbed_official 121:7f86b4238bec 1570 #define DMA_ERR_ERR15_MASK (0x8000U)
mbed_official 121:7f86b4238bec 1571 #define DMA_ERR_ERR15_SHIFT (15U)
mbed_official 121:7f86b4238bec 1572 #define DMA_ERR_ERR15(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR15_SHIFT)) & DMA_ERR_ERR15_MASK)
mbed_official 121:7f86b4238bec 1573
mbed_official 121:7f86b4238bec 1574 /*! @name HRS - Hardware Request Status Register */
mbed_official 121:7f86b4238bec 1575 #define DMA_HRS_HRS0_MASK (0x1U)
mbed_official 121:7f86b4238bec 1576 #define DMA_HRS_HRS0_SHIFT (0U)
mbed_official 121:7f86b4238bec 1577 #define DMA_HRS_HRS0(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS0_SHIFT)) & DMA_HRS_HRS0_MASK)
mbed_official 121:7f86b4238bec 1578 #define DMA_HRS_HRS1_MASK (0x2U)
mbed_official 121:7f86b4238bec 1579 #define DMA_HRS_HRS1_SHIFT (1U)
mbed_official 121:7f86b4238bec 1580 #define DMA_HRS_HRS1(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS1_SHIFT)) & DMA_HRS_HRS1_MASK)
mbed_official 121:7f86b4238bec 1581 #define DMA_HRS_HRS2_MASK (0x4U)
mbed_official 121:7f86b4238bec 1582 #define DMA_HRS_HRS2_SHIFT (2U)
mbed_official 121:7f86b4238bec 1583 #define DMA_HRS_HRS2(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS2_SHIFT)) & DMA_HRS_HRS2_MASK)
mbed_official 121:7f86b4238bec 1584 #define DMA_HRS_HRS3_MASK (0x8U)
mbed_official 121:7f86b4238bec 1585 #define DMA_HRS_HRS3_SHIFT (3U)
mbed_official 121:7f86b4238bec 1586 #define DMA_HRS_HRS3(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS3_SHIFT)) & DMA_HRS_HRS3_MASK)
mbed_official 121:7f86b4238bec 1587 #define DMA_HRS_HRS4_MASK (0x10U)
mbed_official 121:7f86b4238bec 1588 #define DMA_HRS_HRS4_SHIFT (4U)
mbed_official 121:7f86b4238bec 1589 #define DMA_HRS_HRS4(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS4_SHIFT)) & DMA_HRS_HRS4_MASK)
mbed_official 121:7f86b4238bec 1590 #define DMA_HRS_HRS5_MASK (0x20U)
mbed_official 121:7f86b4238bec 1591 #define DMA_HRS_HRS5_SHIFT (5U)
mbed_official 121:7f86b4238bec 1592 #define DMA_HRS_HRS5(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS5_SHIFT)) & DMA_HRS_HRS5_MASK)
mbed_official 121:7f86b4238bec 1593 #define DMA_HRS_HRS6_MASK (0x40U)
mbed_official 121:7f86b4238bec 1594 #define DMA_HRS_HRS6_SHIFT (6U)
mbed_official 121:7f86b4238bec 1595 #define DMA_HRS_HRS6(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS6_SHIFT)) & DMA_HRS_HRS6_MASK)
mbed_official 121:7f86b4238bec 1596 #define DMA_HRS_HRS7_MASK (0x80U)
mbed_official 121:7f86b4238bec 1597 #define DMA_HRS_HRS7_SHIFT (7U)
mbed_official 121:7f86b4238bec 1598 #define DMA_HRS_HRS7(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS7_SHIFT)) & DMA_HRS_HRS7_MASK)
mbed_official 121:7f86b4238bec 1599 #define DMA_HRS_HRS8_MASK (0x100U)
mbed_official 121:7f86b4238bec 1600 #define DMA_HRS_HRS8_SHIFT (8U)
mbed_official 121:7f86b4238bec 1601 #define DMA_HRS_HRS8(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS8_SHIFT)) & DMA_HRS_HRS8_MASK)
mbed_official 121:7f86b4238bec 1602 #define DMA_HRS_HRS9_MASK (0x200U)
mbed_official 121:7f86b4238bec 1603 #define DMA_HRS_HRS9_SHIFT (9U)
mbed_official 121:7f86b4238bec 1604 #define DMA_HRS_HRS9(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS9_SHIFT)) & DMA_HRS_HRS9_MASK)
mbed_official 121:7f86b4238bec 1605 #define DMA_HRS_HRS10_MASK (0x400U)
mbed_official 121:7f86b4238bec 1606 #define DMA_HRS_HRS10_SHIFT (10U)
mbed_official 121:7f86b4238bec 1607 #define DMA_HRS_HRS10(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS10_SHIFT)) & DMA_HRS_HRS10_MASK)
mbed_official 121:7f86b4238bec 1608 #define DMA_HRS_HRS11_MASK (0x800U)
mbed_official 121:7f86b4238bec 1609 #define DMA_HRS_HRS11_SHIFT (11U)
mbed_official 121:7f86b4238bec 1610 #define DMA_HRS_HRS11(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS11_SHIFT)) & DMA_HRS_HRS11_MASK)
mbed_official 121:7f86b4238bec 1611 #define DMA_HRS_HRS12_MASK (0x1000U)
mbed_official 121:7f86b4238bec 1612 #define DMA_HRS_HRS12_SHIFT (12U)
mbed_official 121:7f86b4238bec 1613 #define DMA_HRS_HRS12(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS12_SHIFT)) & DMA_HRS_HRS12_MASK)
mbed_official 121:7f86b4238bec 1614 #define DMA_HRS_HRS13_MASK (0x2000U)
mbed_official 121:7f86b4238bec 1615 #define DMA_HRS_HRS13_SHIFT (13U)
mbed_official 121:7f86b4238bec 1616 #define DMA_HRS_HRS13(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS13_SHIFT)) & DMA_HRS_HRS13_MASK)
mbed_official 121:7f86b4238bec 1617 #define DMA_HRS_HRS14_MASK (0x4000U)
mbed_official 121:7f86b4238bec 1618 #define DMA_HRS_HRS14_SHIFT (14U)
mbed_official 121:7f86b4238bec 1619 #define DMA_HRS_HRS14(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS14_SHIFT)) & DMA_HRS_HRS14_MASK)
mbed_official 121:7f86b4238bec 1620 #define DMA_HRS_HRS15_MASK (0x8000U)
mbed_official 121:7f86b4238bec 1621 #define DMA_HRS_HRS15_SHIFT (15U)
mbed_official 121:7f86b4238bec 1622 #define DMA_HRS_HRS15(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS15_SHIFT)) & DMA_HRS_HRS15_MASK)
mbed_official 121:7f86b4238bec 1623
mbed_official 121:7f86b4238bec 1624 /*! @name EARS - Enable Asynchronous Request in Stop Register */
mbed_official 121:7f86b4238bec 1625 #define DMA_EARS_EDREQ_0_MASK (0x1U)
mbed_official 121:7f86b4238bec 1626 #define DMA_EARS_EDREQ_0_SHIFT (0U)
mbed_official 121:7f86b4238bec 1627 #define DMA_EARS_EDREQ_0(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_0_SHIFT)) & DMA_EARS_EDREQ_0_MASK)
mbed_official 121:7f86b4238bec 1628 #define DMA_EARS_EDREQ_1_MASK (0x2U)
mbed_official 121:7f86b4238bec 1629 #define DMA_EARS_EDREQ_1_SHIFT (1U)
mbed_official 121:7f86b4238bec 1630 #define DMA_EARS_EDREQ_1(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_1_SHIFT)) & DMA_EARS_EDREQ_1_MASK)
mbed_official 121:7f86b4238bec 1631 #define DMA_EARS_EDREQ_2_MASK (0x4U)
mbed_official 121:7f86b4238bec 1632 #define DMA_EARS_EDREQ_2_SHIFT (2U)
mbed_official 121:7f86b4238bec 1633 #define DMA_EARS_EDREQ_2(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_2_SHIFT)) & DMA_EARS_EDREQ_2_MASK)
mbed_official 121:7f86b4238bec 1634 #define DMA_EARS_EDREQ_3_MASK (0x8U)
mbed_official 121:7f86b4238bec 1635 #define DMA_EARS_EDREQ_3_SHIFT (3U)
mbed_official 121:7f86b4238bec 1636 #define DMA_EARS_EDREQ_3(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_3_SHIFT)) & DMA_EARS_EDREQ_3_MASK)
mbed_official 121:7f86b4238bec 1637 #define DMA_EARS_EDREQ_4_MASK (0x10U)
mbed_official 121:7f86b4238bec 1638 #define DMA_EARS_EDREQ_4_SHIFT (4U)
mbed_official 121:7f86b4238bec 1639 #define DMA_EARS_EDREQ_4(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_4_SHIFT)) & DMA_EARS_EDREQ_4_MASK)
mbed_official 121:7f86b4238bec 1640 #define DMA_EARS_EDREQ_5_MASK (0x20U)
mbed_official 121:7f86b4238bec 1641 #define DMA_EARS_EDREQ_5_SHIFT (5U)
mbed_official 121:7f86b4238bec 1642 #define DMA_EARS_EDREQ_5(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_5_SHIFT)) & DMA_EARS_EDREQ_5_MASK)
mbed_official 121:7f86b4238bec 1643 #define DMA_EARS_EDREQ_6_MASK (0x40U)
mbed_official 121:7f86b4238bec 1644 #define DMA_EARS_EDREQ_6_SHIFT (6U)
mbed_official 121:7f86b4238bec 1645 #define DMA_EARS_EDREQ_6(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_6_SHIFT)) & DMA_EARS_EDREQ_6_MASK)
mbed_official 121:7f86b4238bec 1646 #define DMA_EARS_EDREQ_7_MASK (0x80U)
mbed_official 121:7f86b4238bec 1647 #define DMA_EARS_EDREQ_7_SHIFT (7U)
mbed_official 121:7f86b4238bec 1648 #define DMA_EARS_EDREQ_7(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_7_SHIFT)) & DMA_EARS_EDREQ_7_MASK)
mbed_official 121:7f86b4238bec 1649 #define DMA_EARS_EDREQ_8_MASK (0x100U)
mbed_official 121:7f86b4238bec 1650 #define DMA_EARS_EDREQ_8_SHIFT (8U)
mbed_official 121:7f86b4238bec 1651 #define DMA_EARS_EDREQ_8(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_8_SHIFT)) & DMA_EARS_EDREQ_8_MASK)
mbed_official 121:7f86b4238bec 1652 #define DMA_EARS_EDREQ_9_MASK (0x200U)
mbed_official 121:7f86b4238bec 1653 #define DMA_EARS_EDREQ_9_SHIFT (9U)
mbed_official 121:7f86b4238bec 1654 #define DMA_EARS_EDREQ_9(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_9_SHIFT)) & DMA_EARS_EDREQ_9_MASK)
mbed_official 121:7f86b4238bec 1655 #define DMA_EARS_EDREQ_10_MASK (0x400U)
mbed_official 121:7f86b4238bec 1656 #define DMA_EARS_EDREQ_10_SHIFT (10U)
mbed_official 121:7f86b4238bec 1657 #define DMA_EARS_EDREQ_10(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_10_SHIFT)) & DMA_EARS_EDREQ_10_MASK)
mbed_official 121:7f86b4238bec 1658 #define DMA_EARS_EDREQ_11_MASK (0x800U)
mbed_official 121:7f86b4238bec 1659 #define DMA_EARS_EDREQ_11_SHIFT (11U)
mbed_official 121:7f86b4238bec 1660 #define DMA_EARS_EDREQ_11(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_11_SHIFT)) & DMA_EARS_EDREQ_11_MASK)
mbed_official 121:7f86b4238bec 1661 #define DMA_EARS_EDREQ_12_MASK (0x1000U)
mbed_official 121:7f86b4238bec 1662 #define DMA_EARS_EDREQ_12_SHIFT (12U)
mbed_official 121:7f86b4238bec 1663 #define DMA_EARS_EDREQ_12(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_12_SHIFT)) & DMA_EARS_EDREQ_12_MASK)
mbed_official 121:7f86b4238bec 1664 #define DMA_EARS_EDREQ_13_MASK (0x2000U)
mbed_official 121:7f86b4238bec 1665 #define DMA_EARS_EDREQ_13_SHIFT (13U)
mbed_official 121:7f86b4238bec 1666 #define DMA_EARS_EDREQ_13(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_13_SHIFT)) & DMA_EARS_EDREQ_13_MASK)
mbed_official 121:7f86b4238bec 1667 #define DMA_EARS_EDREQ_14_MASK (0x4000U)
mbed_official 121:7f86b4238bec 1668 #define DMA_EARS_EDREQ_14_SHIFT (14U)
mbed_official 121:7f86b4238bec 1669 #define DMA_EARS_EDREQ_14(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_14_SHIFT)) & DMA_EARS_EDREQ_14_MASK)
mbed_official 121:7f86b4238bec 1670 #define DMA_EARS_EDREQ_15_MASK (0x8000U)
mbed_official 121:7f86b4238bec 1671 #define DMA_EARS_EDREQ_15_SHIFT (15U)
mbed_official 121:7f86b4238bec 1672 #define DMA_EARS_EDREQ_15(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_15_SHIFT)) & DMA_EARS_EDREQ_15_MASK)
mbed_official 121:7f86b4238bec 1673
mbed_official 121:7f86b4238bec 1674 /*! @name DCHPRI3 - Channel n Priority Register */
mbed_official 121:7f86b4238bec 1675 #define DMA_DCHPRI3_CHPRI_MASK (0xFU)
mbed_official 121:7f86b4238bec 1676 #define DMA_DCHPRI3_CHPRI_SHIFT (0U)
mbed_official 121:7f86b4238bec 1677 #define DMA_DCHPRI3_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI3_CHPRI_SHIFT)) & DMA_DCHPRI3_CHPRI_MASK)
mbed_official 121:7f86b4238bec 1678 #define DMA_DCHPRI3_DPA_MASK (0x40U)
mbed_official 121:7f86b4238bec 1679 #define DMA_DCHPRI3_DPA_SHIFT (6U)
mbed_official 121:7f86b4238bec 1680 #define DMA_DCHPRI3_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI3_DPA_SHIFT)) & DMA_DCHPRI3_DPA_MASK)
mbed_official 121:7f86b4238bec 1681 #define DMA_DCHPRI3_ECP_MASK (0x80U)
mbed_official 121:7f86b4238bec 1682 #define DMA_DCHPRI3_ECP_SHIFT (7U)
mbed_official 121:7f86b4238bec 1683 #define DMA_DCHPRI3_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI3_ECP_SHIFT)) & DMA_DCHPRI3_ECP_MASK)
mbed_official 121:7f86b4238bec 1684
mbed_official 121:7f86b4238bec 1685 /*! @name DCHPRI2 - Channel n Priority Register */
mbed_official 121:7f86b4238bec 1686 #define DMA_DCHPRI2_CHPRI_MASK (0xFU)
mbed_official 121:7f86b4238bec 1687 #define DMA_DCHPRI2_CHPRI_SHIFT (0U)
mbed_official 121:7f86b4238bec 1688 #define DMA_DCHPRI2_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI2_CHPRI_SHIFT)) & DMA_DCHPRI2_CHPRI_MASK)
mbed_official 121:7f86b4238bec 1689 #define DMA_DCHPRI2_DPA_MASK (0x40U)
mbed_official 121:7f86b4238bec 1690 #define DMA_DCHPRI2_DPA_SHIFT (6U)
mbed_official 121:7f86b4238bec 1691 #define DMA_DCHPRI2_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI2_DPA_SHIFT)) & DMA_DCHPRI2_DPA_MASK)
mbed_official 121:7f86b4238bec 1692 #define DMA_DCHPRI2_ECP_MASK (0x80U)
mbed_official 121:7f86b4238bec 1693 #define DMA_DCHPRI2_ECP_SHIFT (7U)
mbed_official 121:7f86b4238bec 1694 #define DMA_DCHPRI2_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI2_ECP_SHIFT)) & DMA_DCHPRI2_ECP_MASK)
mbed_official 121:7f86b4238bec 1695
mbed_official 121:7f86b4238bec 1696 /*! @name DCHPRI1 - Channel n Priority Register */
mbed_official 121:7f86b4238bec 1697 #define DMA_DCHPRI1_CHPRI_MASK (0xFU)
mbed_official 121:7f86b4238bec 1698 #define DMA_DCHPRI1_CHPRI_SHIFT (0U)
mbed_official 121:7f86b4238bec 1699 #define DMA_DCHPRI1_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI1_CHPRI_SHIFT)) & DMA_DCHPRI1_CHPRI_MASK)
mbed_official 121:7f86b4238bec 1700 #define DMA_DCHPRI1_DPA_MASK (0x40U)
mbed_official 121:7f86b4238bec 1701 #define DMA_DCHPRI1_DPA_SHIFT (6U)
mbed_official 121:7f86b4238bec 1702 #define DMA_DCHPRI1_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI1_DPA_SHIFT)) & DMA_DCHPRI1_DPA_MASK)
mbed_official 121:7f86b4238bec 1703 #define DMA_DCHPRI1_ECP_MASK (0x80U)
mbed_official 121:7f86b4238bec 1704 #define DMA_DCHPRI1_ECP_SHIFT (7U)
mbed_official 121:7f86b4238bec 1705 #define DMA_DCHPRI1_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI1_ECP_SHIFT)) & DMA_DCHPRI1_ECP_MASK)
mbed_official 121:7f86b4238bec 1706
mbed_official 121:7f86b4238bec 1707 /*! @name DCHPRI0 - Channel n Priority Register */
mbed_official 121:7f86b4238bec 1708 #define DMA_DCHPRI0_CHPRI_MASK (0xFU)
mbed_official 121:7f86b4238bec 1709 #define DMA_DCHPRI0_CHPRI_SHIFT (0U)
mbed_official 121:7f86b4238bec 1710 #define DMA_DCHPRI0_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI0_CHPRI_SHIFT)) & DMA_DCHPRI0_CHPRI_MASK)
mbed_official 121:7f86b4238bec 1711 #define DMA_DCHPRI0_DPA_MASK (0x40U)
mbed_official 121:7f86b4238bec 1712 #define DMA_DCHPRI0_DPA_SHIFT (6U)
mbed_official 121:7f86b4238bec 1713 #define DMA_DCHPRI0_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI0_DPA_SHIFT)) & DMA_DCHPRI0_DPA_MASK)
mbed_official 121:7f86b4238bec 1714 #define DMA_DCHPRI0_ECP_MASK (0x80U)
mbed_official 121:7f86b4238bec 1715 #define DMA_DCHPRI0_ECP_SHIFT (7U)
mbed_official 121:7f86b4238bec 1716 #define DMA_DCHPRI0_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI0_ECP_SHIFT)) & DMA_DCHPRI0_ECP_MASK)
mbed_official 121:7f86b4238bec 1717
mbed_official 121:7f86b4238bec 1718 /*! @name DCHPRI7 - Channel n Priority Register */
mbed_official 121:7f86b4238bec 1719 #define DMA_DCHPRI7_CHPRI_MASK (0xFU)
mbed_official 121:7f86b4238bec 1720 #define DMA_DCHPRI7_CHPRI_SHIFT (0U)
mbed_official 121:7f86b4238bec 1721 #define DMA_DCHPRI7_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI7_CHPRI_SHIFT)) & DMA_DCHPRI7_CHPRI_MASK)
mbed_official 121:7f86b4238bec 1722 #define DMA_DCHPRI7_DPA_MASK (0x40U)
mbed_official 121:7f86b4238bec 1723 #define DMA_DCHPRI7_DPA_SHIFT (6U)
mbed_official 121:7f86b4238bec 1724 #define DMA_DCHPRI7_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI7_DPA_SHIFT)) & DMA_DCHPRI7_DPA_MASK)
mbed_official 121:7f86b4238bec 1725 #define DMA_DCHPRI7_ECP_MASK (0x80U)
mbed_official 121:7f86b4238bec 1726 #define DMA_DCHPRI7_ECP_SHIFT (7U)
mbed_official 121:7f86b4238bec 1727 #define DMA_DCHPRI7_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI7_ECP_SHIFT)) & DMA_DCHPRI7_ECP_MASK)
mbed_official 121:7f86b4238bec 1728
mbed_official 121:7f86b4238bec 1729 /*! @name DCHPRI6 - Channel n Priority Register */
mbed_official 121:7f86b4238bec 1730 #define DMA_DCHPRI6_CHPRI_MASK (0xFU)
mbed_official 121:7f86b4238bec 1731 #define DMA_DCHPRI6_CHPRI_SHIFT (0U)
mbed_official 121:7f86b4238bec 1732 #define DMA_DCHPRI6_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI6_CHPRI_SHIFT)) & DMA_DCHPRI6_CHPRI_MASK)
mbed_official 121:7f86b4238bec 1733 #define DMA_DCHPRI6_DPA_MASK (0x40U)
mbed_official 121:7f86b4238bec 1734 #define DMA_DCHPRI6_DPA_SHIFT (6U)
mbed_official 121:7f86b4238bec 1735 #define DMA_DCHPRI6_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI6_DPA_SHIFT)) & DMA_DCHPRI6_DPA_MASK)
mbed_official 121:7f86b4238bec 1736 #define DMA_DCHPRI6_ECP_MASK (0x80U)
mbed_official 121:7f86b4238bec 1737 #define DMA_DCHPRI6_ECP_SHIFT (7U)
mbed_official 121:7f86b4238bec 1738 #define DMA_DCHPRI6_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI6_ECP_SHIFT)) & DMA_DCHPRI6_ECP_MASK)
mbed_official 121:7f86b4238bec 1739
mbed_official 121:7f86b4238bec 1740 /*! @name DCHPRI5 - Channel n Priority Register */
mbed_official 121:7f86b4238bec 1741 #define DMA_DCHPRI5_CHPRI_MASK (0xFU)
mbed_official 121:7f86b4238bec 1742 #define DMA_DCHPRI5_CHPRI_SHIFT (0U)
mbed_official 121:7f86b4238bec 1743 #define DMA_DCHPRI5_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI5_CHPRI_SHIFT)) & DMA_DCHPRI5_CHPRI_MASK)
mbed_official 121:7f86b4238bec 1744 #define DMA_DCHPRI5_DPA_MASK (0x40U)
mbed_official 121:7f86b4238bec 1745 #define DMA_DCHPRI5_DPA_SHIFT (6U)
mbed_official 121:7f86b4238bec 1746 #define DMA_DCHPRI5_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI5_DPA_SHIFT)) & DMA_DCHPRI5_DPA_MASK)
mbed_official 121:7f86b4238bec 1747 #define DMA_DCHPRI5_ECP_MASK (0x80U)
mbed_official 121:7f86b4238bec 1748 #define DMA_DCHPRI5_ECP_SHIFT (7U)
mbed_official 121:7f86b4238bec 1749 #define DMA_DCHPRI5_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI5_ECP_SHIFT)) & DMA_DCHPRI5_ECP_MASK)
mbed_official 121:7f86b4238bec 1750
mbed_official 121:7f86b4238bec 1751 /*! @name DCHPRI4 - Channel n Priority Register */
mbed_official 121:7f86b4238bec 1752 #define DMA_DCHPRI4_CHPRI_MASK (0xFU)
mbed_official 121:7f86b4238bec 1753 #define DMA_DCHPRI4_CHPRI_SHIFT (0U)
mbed_official 121:7f86b4238bec 1754 #define DMA_DCHPRI4_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI4_CHPRI_SHIFT)) & DMA_DCHPRI4_CHPRI_MASK)
mbed_official 121:7f86b4238bec 1755 #define DMA_DCHPRI4_DPA_MASK (0x40U)
mbed_official 121:7f86b4238bec 1756 #define DMA_DCHPRI4_DPA_SHIFT (6U)
mbed_official 121:7f86b4238bec 1757 #define DMA_DCHPRI4_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI4_DPA_SHIFT)) & DMA_DCHPRI4_DPA_MASK)
mbed_official 121:7f86b4238bec 1758 #define DMA_DCHPRI4_ECP_MASK (0x80U)
mbed_official 121:7f86b4238bec 1759 #define DMA_DCHPRI4_ECP_SHIFT (7U)
mbed_official 121:7f86b4238bec 1760 #define DMA_DCHPRI4_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI4_ECP_SHIFT)) & DMA_DCHPRI4_ECP_MASK)
mbed_official 121:7f86b4238bec 1761
mbed_official 121:7f86b4238bec 1762 /*! @name DCHPRI11 - Channel n Priority Register */
mbed_official 121:7f86b4238bec 1763 #define DMA_DCHPRI11_CHPRI_MASK (0xFU)
mbed_official 121:7f86b4238bec 1764 #define DMA_DCHPRI11_CHPRI_SHIFT (0U)
mbed_official 121:7f86b4238bec 1765 #define DMA_DCHPRI11_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI11_CHPRI_SHIFT)) & DMA_DCHPRI11_CHPRI_MASK)
mbed_official 121:7f86b4238bec 1766 #define DMA_DCHPRI11_DPA_MASK (0x40U)
mbed_official 121:7f86b4238bec 1767 #define DMA_DCHPRI11_DPA_SHIFT (6U)
mbed_official 121:7f86b4238bec 1768 #define DMA_DCHPRI11_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI11_DPA_SHIFT)) & DMA_DCHPRI11_DPA_MASK)
mbed_official 121:7f86b4238bec 1769 #define DMA_DCHPRI11_ECP_MASK (0x80U)
mbed_official 121:7f86b4238bec 1770 #define DMA_DCHPRI11_ECP_SHIFT (7U)
mbed_official 121:7f86b4238bec 1771 #define DMA_DCHPRI11_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI11_ECP_SHIFT)) & DMA_DCHPRI11_ECP_MASK)
mbed_official 121:7f86b4238bec 1772
mbed_official 121:7f86b4238bec 1773 /*! @name DCHPRI10 - Channel n Priority Register */
mbed_official 121:7f86b4238bec 1774 #define DMA_DCHPRI10_CHPRI_MASK (0xFU)
mbed_official 121:7f86b4238bec 1775 #define DMA_DCHPRI10_CHPRI_SHIFT (0U)
mbed_official 121:7f86b4238bec 1776 #define DMA_DCHPRI10_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI10_CHPRI_SHIFT)) & DMA_DCHPRI10_CHPRI_MASK)
mbed_official 121:7f86b4238bec 1777 #define DMA_DCHPRI10_DPA_MASK (0x40U)
mbed_official 121:7f86b4238bec 1778 #define DMA_DCHPRI10_DPA_SHIFT (6U)
mbed_official 121:7f86b4238bec 1779 #define DMA_DCHPRI10_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI10_DPA_SHIFT)) & DMA_DCHPRI10_DPA_MASK)
mbed_official 121:7f86b4238bec 1780 #define DMA_DCHPRI10_ECP_MASK (0x80U)
mbed_official 121:7f86b4238bec 1781 #define DMA_DCHPRI10_ECP_SHIFT (7U)
mbed_official 121:7f86b4238bec 1782 #define DMA_DCHPRI10_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI10_ECP_SHIFT)) & DMA_DCHPRI10_ECP_MASK)
mbed_official 121:7f86b4238bec 1783
mbed_official 121:7f86b4238bec 1784 /*! @name DCHPRI9 - Channel n Priority Register */
mbed_official 121:7f86b4238bec 1785 #define DMA_DCHPRI9_CHPRI_MASK (0xFU)
mbed_official 121:7f86b4238bec 1786 #define DMA_DCHPRI9_CHPRI_SHIFT (0U)
mbed_official 121:7f86b4238bec 1787 #define DMA_DCHPRI9_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI9_CHPRI_SHIFT)) & DMA_DCHPRI9_CHPRI_MASK)
mbed_official 121:7f86b4238bec 1788 #define DMA_DCHPRI9_DPA_MASK (0x40U)
mbed_official 121:7f86b4238bec 1789 #define DMA_DCHPRI9_DPA_SHIFT (6U)
mbed_official 121:7f86b4238bec 1790 #define DMA_DCHPRI9_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI9_DPA_SHIFT)) & DMA_DCHPRI9_DPA_MASK)
mbed_official 121:7f86b4238bec 1791 #define DMA_DCHPRI9_ECP_MASK (0x80U)
mbed_official 121:7f86b4238bec 1792 #define DMA_DCHPRI9_ECP_SHIFT (7U)
mbed_official 121:7f86b4238bec 1793 #define DMA_DCHPRI9_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI9_ECP_SHIFT)) & DMA_DCHPRI9_ECP_MASK)
mbed_official 121:7f86b4238bec 1794
mbed_official 121:7f86b4238bec 1795 /*! @name DCHPRI8 - Channel n Priority Register */
mbed_official 121:7f86b4238bec 1796 #define DMA_DCHPRI8_CHPRI_MASK (0xFU)
mbed_official 121:7f86b4238bec 1797 #define DMA_DCHPRI8_CHPRI_SHIFT (0U)
mbed_official 121:7f86b4238bec 1798 #define DMA_DCHPRI8_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI8_CHPRI_SHIFT)) & DMA_DCHPRI8_CHPRI_MASK)
mbed_official 121:7f86b4238bec 1799 #define DMA_DCHPRI8_DPA_MASK (0x40U)
mbed_official 121:7f86b4238bec 1800 #define DMA_DCHPRI8_DPA_SHIFT (6U)
mbed_official 121:7f86b4238bec 1801 #define DMA_DCHPRI8_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI8_DPA_SHIFT)) & DMA_DCHPRI8_DPA_MASK)
mbed_official 121:7f86b4238bec 1802 #define DMA_DCHPRI8_ECP_MASK (0x80U)
mbed_official 121:7f86b4238bec 1803 #define DMA_DCHPRI8_ECP_SHIFT (7U)
mbed_official 121:7f86b4238bec 1804 #define DMA_DCHPRI8_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI8_ECP_SHIFT)) & DMA_DCHPRI8_ECP_MASK)
mbed_official 121:7f86b4238bec 1805
mbed_official 121:7f86b4238bec 1806 /*! @name DCHPRI15 - Channel n Priority Register */
mbed_official 121:7f86b4238bec 1807 #define DMA_DCHPRI15_CHPRI_MASK (0xFU)
mbed_official 121:7f86b4238bec 1808 #define DMA_DCHPRI15_CHPRI_SHIFT (0U)
mbed_official 121:7f86b4238bec 1809 #define DMA_DCHPRI15_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI15_CHPRI_SHIFT)) & DMA_DCHPRI15_CHPRI_MASK)
mbed_official 121:7f86b4238bec 1810 #define DMA_DCHPRI15_DPA_MASK (0x40U)
mbed_official 121:7f86b4238bec 1811 #define DMA_DCHPRI15_DPA_SHIFT (6U)
mbed_official 121:7f86b4238bec 1812 #define DMA_DCHPRI15_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI15_DPA_SHIFT)) & DMA_DCHPRI15_DPA_MASK)
mbed_official 121:7f86b4238bec 1813 #define DMA_DCHPRI15_ECP_MASK (0x80U)
mbed_official 121:7f86b4238bec 1814 #define DMA_DCHPRI15_ECP_SHIFT (7U)
mbed_official 121:7f86b4238bec 1815 #define DMA_DCHPRI15_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI15_ECP_SHIFT)) & DMA_DCHPRI15_ECP_MASK)
mbed_official 121:7f86b4238bec 1816
mbed_official 121:7f86b4238bec 1817 /*! @name DCHPRI14 - Channel n Priority Register */
mbed_official 121:7f86b4238bec 1818 #define DMA_DCHPRI14_CHPRI_MASK (0xFU)
mbed_official 121:7f86b4238bec 1819 #define DMA_DCHPRI14_CHPRI_SHIFT (0U)
mbed_official 121:7f86b4238bec 1820 #define DMA_DCHPRI14_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI14_CHPRI_SHIFT)) & DMA_DCHPRI14_CHPRI_MASK)
mbed_official 121:7f86b4238bec 1821 #define DMA_DCHPRI14_DPA_MASK (0x40U)
mbed_official 121:7f86b4238bec 1822 #define DMA_DCHPRI14_DPA_SHIFT (6U)
mbed_official 121:7f86b4238bec 1823 #define DMA_DCHPRI14_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI14_DPA_SHIFT)) & DMA_DCHPRI14_DPA_MASK)
mbed_official 121:7f86b4238bec 1824 #define DMA_DCHPRI14_ECP_MASK (0x80U)
mbed_official 121:7f86b4238bec 1825 #define DMA_DCHPRI14_ECP_SHIFT (7U)
mbed_official 121:7f86b4238bec 1826 #define DMA_DCHPRI14_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI14_ECP_SHIFT)) & DMA_DCHPRI14_ECP_MASK)
mbed_official 121:7f86b4238bec 1827
mbed_official 121:7f86b4238bec 1828 /*! @name DCHPRI13 - Channel n Priority Register */
mbed_official 121:7f86b4238bec 1829 #define DMA_DCHPRI13_CHPRI_MASK (0xFU)
mbed_official 121:7f86b4238bec 1830 #define DMA_DCHPRI13_CHPRI_SHIFT (0U)
mbed_official 121:7f86b4238bec 1831 #define DMA_DCHPRI13_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI13_CHPRI_SHIFT)) & DMA_DCHPRI13_CHPRI_MASK)
mbed_official 121:7f86b4238bec 1832 #define DMA_DCHPRI13_DPA_MASK (0x40U)
mbed_official 121:7f86b4238bec 1833 #define DMA_DCHPRI13_DPA_SHIFT (6U)
mbed_official 121:7f86b4238bec 1834 #define DMA_DCHPRI13_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI13_DPA_SHIFT)) & DMA_DCHPRI13_DPA_MASK)
mbed_official 121:7f86b4238bec 1835 #define DMA_DCHPRI13_ECP_MASK (0x80U)
mbed_official 121:7f86b4238bec 1836 #define DMA_DCHPRI13_ECP_SHIFT (7U)
mbed_official 121:7f86b4238bec 1837 #define DMA_DCHPRI13_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI13_ECP_SHIFT)) & DMA_DCHPRI13_ECP_MASK)
mbed_official 121:7f86b4238bec 1838
mbed_official 121:7f86b4238bec 1839 /*! @name DCHPRI12 - Channel n Priority Register */
mbed_official 121:7f86b4238bec 1840 #define DMA_DCHPRI12_CHPRI_MASK (0xFU)
mbed_official 121:7f86b4238bec 1841 #define DMA_DCHPRI12_CHPRI_SHIFT (0U)
mbed_official 121:7f86b4238bec 1842 #define DMA_DCHPRI12_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI12_CHPRI_SHIFT)) & DMA_DCHPRI12_CHPRI_MASK)
mbed_official 121:7f86b4238bec 1843 #define DMA_DCHPRI12_DPA_MASK (0x40U)
mbed_official 121:7f86b4238bec 1844 #define DMA_DCHPRI12_DPA_SHIFT (6U)
mbed_official 121:7f86b4238bec 1845 #define DMA_DCHPRI12_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI12_DPA_SHIFT)) & DMA_DCHPRI12_DPA_MASK)
mbed_official 121:7f86b4238bec 1846 #define DMA_DCHPRI12_ECP_MASK (0x80U)
mbed_official 121:7f86b4238bec 1847 #define DMA_DCHPRI12_ECP_SHIFT (7U)
mbed_official 121:7f86b4238bec 1848 #define DMA_DCHPRI12_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI12_ECP_SHIFT)) & DMA_DCHPRI12_ECP_MASK)
mbed_official 121:7f86b4238bec 1849
mbed_official 121:7f86b4238bec 1850 /*! @name SADDR - TCD Source Address */
mbed_official 121:7f86b4238bec 1851 #define DMA_SADDR_SADDR_MASK (0xFFFFFFFFU)
mbed_official 121:7f86b4238bec 1852 #define DMA_SADDR_SADDR_SHIFT (0U)
mbed_official 121:7f86b4238bec 1853 #define DMA_SADDR_SADDR(x) (((uint32_t)(((uint32_t)(x)) << DMA_SADDR_SADDR_SHIFT)) & DMA_SADDR_SADDR_MASK)
mbed_official 121:7f86b4238bec 1854
mbed_official 121:7f86b4238bec 1855 /* The count of DMA_SADDR */
mbed_official 121:7f86b4238bec 1856 #define DMA_SADDR_COUNT (16U)
mbed_official 121:7f86b4238bec 1857
mbed_official 121:7f86b4238bec 1858 /*! @name SOFF - TCD Signed Source Address Offset */
mbed_official 121:7f86b4238bec 1859 #define DMA_SOFF_SOFF_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 1860 #define DMA_SOFF_SOFF_SHIFT (0U)
mbed_official 121:7f86b4238bec 1861 #define DMA_SOFF_SOFF(x) (((uint16_t)(((uint16_t)(x)) << DMA_SOFF_SOFF_SHIFT)) & DMA_SOFF_SOFF_MASK)
mbed_official 121:7f86b4238bec 1862
mbed_official 121:7f86b4238bec 1863 /* The count of DMA_SOFF */
mbed_official 121:7f86b4238bec 1864 #define DMA_SOFF_COUNT (16U)
mbed_official 121:7f86b4238bec 1865
mbed_official 121:7f86b4238bec 1866 /*! @name ATTR - TCD Transfer Attributes */
mbed_official 121:7f86b4238bec 1867 #define DMA_ATTR_DSIZE_MASK (0x7U)
mbed_official 121:7f86b4238bec 1868 #define DMA_ATTR_DSIZE_SHIFT (0U)
mbed_official 121:7f86b4238bec 1869 #define DMA_ATTR_DSIZE(x) (((uint16_t)(((uint16_t)(x)) << DMA_ATTR_DSIZE_SHIFT)) & DMA_ATTR_DSIZE_MASK)
mbed_official 121:7f86b4238bec 1870 #define DMA_ATTR_DMOD_MASK (0xF8U)
mbed_official 121:7f86b4238bec 1871 #define DMA_ATTR_DMOD_SHIFT (3U)
mbed_official 121:7f86b4238bec 1872 #define DMA_ATTR_DMOD(x) (((uint16_t)(((uint16_t)(x)) << DMA_ATTR_DMOD_SHIFT)) & DMA_ATTR_DMOD_MASK)
mbed_official 121:7f86b4238bec 1873 #define DMA_ATTR_SSIZE_MASK (0x700U)
mbed_official 121:7f86b4238bec 1874 #define DMA_ATTR_SSIZE_SHIFT (8U)
mbed_official 121:7f86b4238bec 1875 #define DMA_ATTR_SSIZE(x) (((uint16_t)(((uint16_t)(x)) << DMA_ATTR_SSIZE_SHIFT)) & DMA_ATTR_SSIZE_MASK)
mbed_official 121:7f86b4238bec 1876 #define DMA_ATTR_SMOD_MASK (0xF800U)
mbed_official 121:7f86b4238bec 1877 #define DMA_ATTR_SMOD_SHIFT (11U)
mbed_official 121:7f86b4238bec 1878 #define DMA_ATTR_SMOD(x) (((uint16_t)(((uint16_t)(x)) << DMA_ATTR_SMOD_SHIFT)) & DMA_ATTR_SMOD_MASK)
mbed_official 121:7f86b4238bec 1879
mbed_official 121:7f86b4238bec 1880 /* The count of DMA_ATTR */
mbed_official 121:7f86b4238bec 1881 #define DMA_ATTR_COUNT (16U)
mbed_official 121:7f86b4238bec 1882
mbed_official 121:7f86b4238bec 1883 /*! @name NBYTES_MLNO - TCD Minor Byte Count (Minor Loop Disabled) */
mbed_official 121:7f86b4238bec 1884 #define DMA_NBYTES_MLNO_NBYTES_MASK (0xFFFFFFFFU)
mbed_official 121:7f86b4238bec 1885 #define DMA_NBYTES_MLNO_NBYTES_SHIFT (0U)
mbed_official 121:7f86b4238bec 1886 #define DMA_NBYTES_MLNO_NBYTES(x) (((uint32_t)(((uint32_t)(x)) << DMA_NBYTES_MLNO_NBYTES_SHIFT)) & DMA_NBYTES_MLNO_NBYTES_MASK)
mbed_official 121:7f86b4238bec 1887
mbed_official 121:7f86b4238bec 1888 /* The count of DMA_NBYTES_MLNO */
mbed_official 121:7f86b4238bec 1889 #define DMA_NBYTES_MLNO_COUNT (16U)
mbed_official 121:7f86b4238bec 1890
mbed_official 121:7f86b4238bec 1891 /*! @name NBYTES_MLOFFNO - TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) */
mbed_official 121:7f86b4238bec 1892 #define DMA_NBYTES_MLOFFNO_NBYTES_MASK (0x3FFFFFFFU)
mbed_official 121:7f86b4238bec 1893 #define DMA_NBYTES_MLOFFNO_NBYTES_SHIFT (0U)
mbed_official 121:7f86b4238bec 1894 #define DMA_NBYTES_MLOFFNO_NBYTES(x) (((uint32_t)(((uint32_t)(x)) << DMA_NBYTES_MLOFFNO_NBYTES_SHIFT)) & DMA_NBYTES_MLOFFNO_NBYTES_MASK)
mbed_official 121:7f86b4238bec 1895 #define DMA_NBYTES_MLOFFNO_DMLOE_MASK (0x40000000U)
mbed_official 121:7f86b4238bec 1896 #define DMA_NBYTES_MLOFFNO_DMLOE_SHIFT (30U)
mbed_official 121:7f86b4238bec 1897 #define DMA_NBYTES_MLOFFNO_DMLOE(x) (((uint32_t)(((uint32_t)(x)) << DMA_NBYTES_MLOFFNO_DMLOE_SHIFT)) & DMA_NBYTES_MLOFFNO_DMLOE_MASK)
mbed_official 121:7f86b4238bec 1898 #define DMA_NBYTES_MLOFFNO_SMLOE_MASK (0x80000000U)
mbed_official 121:7f86b4238bec 1899 #define DMA_NBYTES_MLOFFNO_SMLOE_SHIFT (31U)
mbed_official 121:7f86b4238bec 1900 #define DMA_NBYTES_MLOFFNO_SMLOE(x) (((uint32_t)(((uint32_t)(x)) << DMA_NBYTES_MLOFFNO_SMLOE_SHIFT)) & DMA_NBYTES_MLOFFNO_SMLOE_MASK)
mbed_official 121:7f86b4238bec 1901
mbed_official 121:7f86b4238bec 1902 /* The count of DMA_NBYTES_MLOFFNO */
mbed_official 121:7f86b4238bec 1903 #define DMA_NBYTES_MLOFFNO_COUNT (16U)
mbed_official 121:7f86b4238bec 1904
mbed_official 121:7f86b4238bec 1905 /*! @name NBYTES_MLOFFYES - TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) */
mbed_official 121:7f86b4238bec 1906 #define DMA_NBYTES_MLOFFYES_NBYTES_MASK (0x3FFU)
mbed_official 121:7f86b4238bec 1907 #define DMA_NBYTES_MLOFFYES_NBYTES_SHIFT (0U)
mbed_official 121:7f86b4238bec 1908 #define DMA_NBYTES_MLOFFYES_NBYTES(x) (((uint32_t)(((uint32_t)(x)) << DMA_NBYTES_MLOFFYES_NBYTES_SHIFT)) & DMA_NBYTES_MLOFFYES_NBYTES_MASK)
mbed_official 121:7f86b4238bec 1909 #define DMA_NBYTES_MLOFFYES_MLOFF_MASK (0x3FFFFC00U)
mbed_official 121:7f86b4238bec 1910 #define DMA_NBYTES_MLOFFYES_MLOFF_SHIFT (10U)
mbed_official 121:7f86b4238bec 1911 #define DMA_NBYTES_MLOFFYES_MLOFF(x) (((uint32_t)(((uint32_t)(x)) << DMA_NBYTES_MLOFFYES_MLOFF_SHIFT)) & DMA_NBYTES_MLOFFYES_MLOFF_MASK)
mbed_official 121:7f86b4238bec 1912 #define DMA_NBYTES_MLOFFYES_DMLOE_MASK (0x40000000U)
mbed_official 121:7f86b4238bec 1913 #define DMA_NBYTES_MLOFFYES_DMLOE_SHIFT (30U)
mbed_official 121:7f86b4238bec 1914 #define DMA_NBYTES_MLOFFYES_DMLOE(x) (((uint32_t)(((uint32_t)(x)) << DMA_NBYTES_MLOFFYES_DMLOE_SHIFT)) & DMA_NBYTES_MLOFFYES_DMLOE_MASK)
mbed_official 121:7f86b4238bec 1915 #define DMA_NBYTES_MLOFFYES_SMLOE_MASK (0x80000000U)
mbed_official 121:7f86b4238bec 1916 #define DMA_NBYTES_MLOFFYES_SMLOE_SHIFT (31U)
mbed_official 121:7f86b4238bec 1917 #define DMA_NBYTES_MLOFFYES_SMLOE(x) (((uint32_t)(((uint32_t)(x)) << DMA_NBYTES_MLOFFYES_SMLOE_SHIFT)) & DMA_NBYTES_MLOFFYES_SMLOE_MASK)
mbed_official 121:7f86b4238bec 1918
mbed_official 121:7f86b4238bec 1919 /* The count of DMA_NBYTES_MLOFFYES */
mbed_official 121:7f86b4238bec 1920 #define DMA_NBYTES_MLOFFYES_COUNT (16U)
mbed_official 121:7f86b4238bec 1921
mbed_official 121:7f86b4238bec 1922 /*! @name SLAST - TCD Last Source Address Adjustment */
mbed_official 121:7f86b4238bec 1923 #define DMA_SLAST_SLAST_MASK (0xFFFFFFFFU)
mbed_official 121:7f86b4238bec 1924 #define DMA_SLAST_SLAST_SHIFT (0U)
mbed_official 121:7f86b4238bec 1925 #define DMA_SLAST_SLAST(x) (((uint32_t)(((uint32_t)(x)) << DMA_SLAST_SLAST_SHIFT)) & DMA_SLAST_SLAST_MASK)
mbed_official 121:7f86b4238bec 1926
mbed_official 121:7f86b4238bec 1927 /* The count of DMA_SLAST */
mbed_official 121:7f86b4238bec 1928 #define DMA_SLAST_COUNT (16U)
mbed_official 121:7f86b4238bec 1929
mbed_official 121:7f86b4238bec 1930 /*! @name DADDR - TCD Destination Address */
mbed_official 121:7f86b4238bec 1931 #define DMA_DADDR_DADDR_MASK (0xFFFFFFFFU)
mbed_official 121:7f86b4238bec 1932 #define DMA_DADDR_DADDR_SHIFT (0U)
mbed_official 121:7f86b4238bec 1933 #define DMA_DADDR_DADDR(x) (((uint32_t)(((uint32_t)(x)) << DMA_DADDR_DADDR_SHIFT)) & DMA_DADDR_DADDR_MASK)
mbed_official 121:7f86b4238bec 1934
mbed_official 121:7f86b4238bec 1935 /* The count of DMA_DADDR */
mbed_official 121:7f86b4238bec 1936 #define DMA_DADDR_COUNT (16U)
mbed_official 121:7f86b4238bec 1937
mbed_official 121:7f86b4238bec 1938 /*! @name DOFF - TCD Signed Destination Address Offset */
mbed_official 121:7f86b4238bec 1939 #define DMA_DOFF_DOFF_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 1940 #define DMA_DOFF_DOFF_SHIFT (0U)
mbed_official 121:7f86b4238bec 1941 #define DMA_DOFF_DOFF(x) (((uint16_t)(((uint16_t)(x)) << DMA_DOFF_DOFF_SHIFT)) & DMA_DOFF_DOFF_MASK)
mbed_official 121:7f86b4238bec 1942
mbed_official 121:7f86b4238bec 1943 /* The count of DMA_DOFF */
mbed_official 121:7f86b4238bec 1944 #define DMA_DOFF_COUNT (16U)
mbed_official 121:7f86b4238bec 1945
mbed_official 121:7f86b4238bec 1946 /*! @name CITER_ELINKNO - TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled) */
mbed_official 121:7f86b4238bec 1947 #define DMA_CITER_ELINKNO_CITER_MASK (0x7FFFU)
mbed_official 121:7f86b4238bec 1948 #define DMA_CITER_ELINKNO_CITER_SHIFT (0U)
mbed_official 121:7f86b4238bec 1949 #define DMA_CITER_ELINKNO_CITER(x) (((uint16_t)(((uint16_t)(x)) << DMA_CITER_ELINKNO_CITER_SHIFT)) & DMA_CITER_ELINKNO_CITER_MASK)
mbed_official 121:7f86b4238bec 1950 #define DMA_CITER_ELINKNO_ELINK_MASK (0x8000U)
mbed_official 121:7f86b4238bec 1951 #define DMA_CITER_ELINKNO_ELINK_SHIFT (15U)
mbed_official 121:7f86b4238bec 1952 #define DMA_CITER_ELINKNO_ELINK(x) (((uint16_t)(((uint16_t)(x)) << DMA_CITER_ELINKNO_ELINK_SHIFT)) & DMA_CITER_ELINKNO_ELINK_MASK)
mbed_official 121:7f86b4238bec 1953
mbed_official 121:7f86b4238bec 1954 /* The count of DMA_CITER_ELINKNO */
mbed_official 121:7f86b4238bec 1955 #define DMA_CITER_ELINKNO_COUNT (16U)
mbed_official 121:7f86b4238bec 1956
mbed_official 121:7f86b4238bec 1957 /*! @name CITER_ELINKYES - TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) */
mbed_official 121:7f86b4238bec 1958 #define DMA_CITER_ELINKYES_CITER_MASK (0x1FFU)
mbed_official 121:7f86b4238bec 1959 #define DMA_CITER_ELINKYES_CITER_SHIFT (0U)
mbed_official 121:7f86b4238bec 1960 #define DMA_CITER_ELINKYES_CITER(x) (((uint16_t)(((uint16_t)(x)) << DMA_CITER_ELINKYES_CITER_SHIFT)) & DMA_CITER_ELINKYES_CITER_MASK)
mbed_official 121:7f86b4238bec 1961 #define DMA_CITER_ELINKYES_LINKCH_MASK (0x1E00U)
mbed_official 121:7f86b4238bec 1962 #define DMA_CITER_ELINKYES_LINKCH_SHIFT (9U)
mbed_official 121:7f86b4238bec 1963 #define DMA_CITER_ELINKYES_LINKCH(x) (((uint16_t)(((uint16_t)(x)) << DMA_CITER_ELINKYES_LINKCH_SHIFT)) & DMA_CITER_ELINKYES_LINKCH_MASK)
mbed_official 121:7f86b4238bec 1964 #define DMA_CITER_ELINKYES_ELINK_MASK (0x8000U)
mbed_official 121:7f86b4238bec 1965 #define DMA_CITER_ELINKYES_ELINK_SHIFT (15U)
mbed_official 121:7f86b4238bec 1966 #define DMA_CITER_ELINKYES_ELINK(x) (((uint16_t)(((uint16_t)(x)) << DMA_CITER_ELINKYES_ELINK_SHIFT)) & DMA_CITER_ELINKYES_ELINK_MASK)
mbed_official 121:7f86b4238bec 1967
mbed_official 121:7f86b4238bec 1968 /* The count of DMA_CITER_ELINKYES */
mbed_official 121:7f86b4238bec 1969 #define DMA_CITER_ELINKYES_COUNT (16U)
mbed_official 121:7f86b4238bec 1970
mbed_official 121:7f86b4238bec 1971 /*! @name DLAST_SGA - TCD Last Destination Address Adjustment/Scatter Gather Address */
mbed_official 121:7f86b4238bec 1972 #define DMA_DLAST_SGA_DLASTSGA_MASK (0xFFFFFFFFU)
mbed_official 121:7f86b4238bec 1973 #define DMA_DLAST_SGA_DLASTSGA_SHIFT (0U)
mbed_official 121:7f86b4238bec 1974 #define DMA_DLAST_SGA_DLASTSGA(x) (((uint32_t)(((uint32_t)(x)) << DMA_DLAST_SGA_DLASTSGA_SHIFT)) & DMA_DLAST_SGA_DLASTSGA_MASK)
mbed_official 121:7f86b4238bec 1975
mbed_official 121:7f86b4238bec 1976 /* The count of DMA_DLAST_SGA */
mbed_official 121:7f86b4238bec 1977 #define DMA_DLAST_SGA_COUNT (16U)
mbed_official 121:7f86b4238bec 1978
mbed_official 121:7f86b4238bec 1979 /*! @name CSR - TCD Control and Status */
mbed_official 121:7f86b4238bec 1980 #define DMA_CSR_START_MASK (0x1U)
mbed_official 121:7f86b4238bec 1981 #define DMA_CSR_START_SHIFT (0U)
mbed_official 121:7f86b4238bec 1982 #define DMA_CSR_START(x) (((uint16_t)(((uint16_t)(x)) << DMA_CSR_START_SHIFT)) & DMA_CSR_START_MASK)
mbed_official 121:7f86b4238bec 1983 #define DMA_CSR_INTMAJOR_MASK (0x2U)
mbed_official 121:7f86b4238bec 1984 #define DMA_CSR_INTMAJOR_SHIFT (1U)
mbed_official 121:7f86b4238bec 1985 #define DMA_CSR_INTMAJOR(x) (((uint16_t)(((uint16_t)(x)) << DMA_CSR_INTMAJOR_SHIFT)) & DMA_CSR_INTMAJOR_MASK)
mbed_official 121:7f86b4238bec 1986 #define DMA_CSR_INTHALF_MASK (0x4U)
mbed_official 121:7f86b4238bec 1987 #define DMA_CSR_INTHALF_SHIFT (2U)
mbed_official 121:7f86b4238bec 1988 #define DMA_CSR_INTHALF(x) (((uint16_t)(((uint16_t)(x)) << DMA_CSR_INTHALF_SHIFT)) & DMA_CSR_INTHALF_MASK)
mbed_official 121:7f86b4238bec 1989 #define DMA_CSR_DREQ_MASK (0x8U)
mbed_official 121:7f86b4238bec 1990 #define DMA_CSR_DREQ_SHIFT (3U)
mbed_official 121:7f86b4238bec 1991 #define DMA_CSR_DREQ(x) (((uint16_t)(((uint16_t)(x)) << DMA_CSR_DREQ_SHIFT)) & DMA_CSR_DREQ_MASK)
mbed_official 121:7f86b4238bec 1992 #define DMA_CSR_ESG_MASK (0x10U)
mbed_official 121:7f86b4238bec 1993 #define DMA_CSR_ESG_SHIFT (4U)
mbed_official 121:7f86b4238bec 1994 #define DMA_CSR_ESG(x) (((uint16_t)(((uint16_t)(x)) << DMA_CSR_ESG_SHIFT)) & DMA_CSR_ESG_MASK)
mbed_official 121:7f86b4238bec 1995 #define DMA_CSR_MAJORELINK_MASK (0x20U)
mbed_official 121:7f86b4238bec 1996 #define DMA_CSR_MAJORELINK_SHIFT (5U)
mbed_official 121:7f86b4238bec 1997 #define DMA_CSR_MAJORELINK(x) (((uint16_t)(((uint16_t)(x)) << DMA_CSR_MAJORELINK_SHIFT)) & DMA_CSR_MAJORELINK_MASK)
mbed_official 121:7f86b4238bec 1998 #define DMA_CSR_ACTIVE_MASK (0x40U)
mbed_official 121:7f86b4238bec 1999 #define DMA_CSR_ACTIVE_SHIFT (6U)
mbed_official 121:7f86b4238bec 2000 #define DMA_CSR_ACTIVE(x) (((uint16_t)(((uint16_t)(x)) << DMA_CSR_ACTIVE_SHIFT)) & DMA_CSR_ACTIVE_MASK)
mbed_official 121:7f86b4238bec 2001 #define DMA_CSR_DONE_MASK (0x80U)
mbed_official 121:7f86b4238bec 2002 #define DMA_CSR_DONE_SHIFT (7U)
mbed_official 121:7f86b4238bec 2003 #define DMA_CSR_DONE(x) (((uint16_t)(((uint16_t)(x)) << DMA_CSR_DONE_SHIFT)) & DMA_CSR_DONE_MASK)
mbed_official 121:7f86b4238bec 2004 #define DMA_CSR_MAJORLINKCH_MASK (0xF00U)
mbed_official 121:7f86b4238bec 2005 #define DMA_CSR_MAJORLINKCH_SHIFT (8U)
mbed_official 121:7f86b4238bec 2006 #define DMA_CSR_MAJORLINKCH(x) (((uint16_t)(((uint16_t)(x)) << DMA_CSR_MAJORLINKCH_SHIFT)) & DMA_CSR_MAJORLINKCH_MASK)
mbed_official 121:7f86b4238bec 2007 #define DMA_CSR_BWC_MASK (0xC000U)
mbed_official 121:7f86b4238bec 2008 #define DMA_CSR_BWC_SHIFT (14U)
mbed_official 121:7f86b4238bec 2009 #define DMA_CSR_BWC(x) (((uint16_t)(((uint16_t)(x)) << DMA_CSR_BWC_SHIFT)) & DMA_CSR_BWC_MASK)
mbed_official 121:7f86b4238bec 2010
mbed_official 121:7f86b4238bec 2011 /* The count of DMA_CSR */
mbed_official 121:7f86b4238bec 2012 #define DMA_CSR_COUNT (16U)
mbed_official 121:7f86b4238bec 2013
mbed_official 121:7f86b4238bec 2014 /*! @name BITER_ELINKNO - TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) */
mbed_official 121:7f86b4238bec 2015 #define DMA_BITER_ELINKNO_BITER_MASK (0x7FFFU)
mbed_official 121:7f86b4238bec 2016 #define DMA_BITER_ELINKNO_BITER_SHIFT (0U)
mbed_official 121:7f86b4238bec 2017 #define DMA_BITER_ELINKNO_BITER(x) (((uint16_t)(((uint16_t)(x)) << DMA_BITER_ELINKNO_BITER_SHIFT)) & DMA_BITER_ELINKNO_BITER_MASK)
mbed_official 121:7f86b4238bec 2018 #define DMA_BITER_ELINKNO_ELINK_MASK (0x8000U)
mbed_official 121:7f86b4238bec 2019 #define DMA_BITER_ELINKNO_ELINK_SHIFT (15U)
mbed_official 121:7f86b4238bec 2020 #define DMA_BITER_ELINKNO_ELINK(x) (((uint16_t)(((uint16_t)(x)) << DMA_BITER_ELINKNO_ELINK_SHIFT)) & DMA_BITER_ELINKNO_ELINK_MASK)
mbed_official 121:7f86b4238bec 2021
mbed_official 121:7f86b4238bec 2022 /* The count of DMA_BITER_ELINKNO */
mbed_official 121:7f86b4238bec 2023 #define DMA_BITER_ELINKNO_COUNT (16U)
mbed_official 121:7f86b4238bec 2024
mbed_official 121:7f86b4238bec 2025 /*! @name BITER_ELINKYES - TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) */
mbed_official 121:7f86b4238bec 2026 #define DMA_BITER_ELINKYES_BITER_MASK (0x1FFU)
mbed_official 121:7f86b4238bec 2027 #define DMA_BITER_ELINKYES_BITER_SHIFT (0U)
mbed_official 121:7f86b4238bec 2028 #define DMA_BITER_ELINKYES_BITER(x) (((uint16_t)(((uint16_t)(x)) << DMA_BITER_ELINKYES_BITER_SHIFT)) & DMA_BITER_ELINKYES_BITER_MASK)
mbed_official 121:7f86b4238bec 2029 #define DMA_BITER_ELINKYES_LINKCH_MASK (0x1E00U)
mbed_official 121:7f86b4238bec 2030 #define DMA_BITER_ELINKYES_LINKCH_SHIFT (9U)
mbed_official 121:7f86b4238bec 2031 #define DMA_BITER_ELINKYES_LINKCH(x) (((uint16_t)(((uint16_t)(x)) << DMA_BITER_ELINKYES_LINKCH_SHIFT)) & DMA_BITER_ELINKYES_LINKCH_MASK)
mbed_official 121:7f86b4238bec 2032 #define DMA_BITER_ELINKYES_ELINK_MASK (0x8000U)
mbed_official 121:7f86b4238bec 2033 #define DMA_BITER_ELINKYES_ELINK_SHIFT (15U)
mbed_official 121:7f86b4238bec 2034 #define DMA_BITER_ELINKYES_ELINK(x) (((uint16_t)(((uint16_t)(x)) << DMA_BITER_ELINKYES_ELINK_SHIFT)) & DMA_BITER_ELINKYES_ELINK_MASK)
mbed_official 121:7f86b4238bec 2035
mbed_official 121:7f86b4238bec 2036 /* The count of DMA_BITER_ELINKYES */
mbed_official 121:7f86b4238bec 2037 #define DMA_BITER_ELINKYES_COUNT (16U)
mbed_official 121:7f86b4238bec 2038
bogdanm 0:9b334a45a8ff 2039
bogdanm 0:9b334a45a8ff 2040 /*!
bogdanm 0:9b334a45a8ff 2041 * @}
bogdanm 0:9b334a45a8ff 2042 */ /* end of group DMA_Register_Masks */
bogdanm 0:9b334a45a8ff 2043
bogdanm 0:9b334a45a8ff 2044
bogdanm 0:9b334a45a8ff 2045 /* DMA - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 2046 /** Peripheral DMA base address */
bogdanm 0:9b334a45a8ff 2047 #define DMA_BASE (0x40008000u)
bogdanm 0:9b334a45a8ff 2048 /** Peripheral DMA base pointer */
bogdanm 0:9b334a45a8ff 2049 #define DMA0 ((DMA_Type *)DMA_BASE)
bogdanm 0:9b334a45a8ff 2050 /** Array initializer of DMA peripheral base addresses */
bogdanm 0:9b334a45a8ff 2051 #define DMA_BASE_ADDRS { DMA_BASE }
bogdanm 0:9b334a45a8ff 2052 /** Array initializer of DMA peripheral base pointers */
bogdanm 0:9b334a45a8ff 2053 #define DMA_BASE_PTRS { DMA0 }
bogdanm 0:9b334a45a8ff 2054 /** Interrupt vectors for the DMA peripheral type */
bogdanm 0:9b334a45a8ff 2055 #define DMA_CHN_IRQS { DMA0_IRQn, DMA1_IRQn, DMA2_IRQn, DMA3_IRQn, DMA4_IRQn, DMA5_IRQn, DMA6_IRQn, DMA7_IRQn, DMA8_IRQn, DMA9_IRQn, DMA10_IRQn, DMA11_IRQn, DMA12_IRQn, DMA13_IRQn, DMA14_IRQn, DMA15_IRQn }
bogdanm 0:9b334a45a8ff 2056 #define DMA_ERROR_IRQS { DMA_Error_IRQn }
bogdanm 0:9b334a45a8ff 2057
bogdanm 0:9b334a45a8ff 2058 /*!
bogdanm 0:9b334a45a8ff 2059 * @}
bogdanm 0:9b334a45a8ff 2060 */ /* end of group DMA_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 2061
bogdanm 0:9b334a45a8ff 2062
bogdanm 0:9b334a45a8ff 2063 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 2064 -- DMAMUX Peripheral Access Layer
bogdanm 0:9b334a45a8ff 2065 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 2066
bogdanm 0:9b334a45a8ff 2067 /*!
bogdanm 0:9b334a45a8ff 2068 * @addtogroup DMAMUX_Peripheral_Access_Layer DMAMUX Peripheral Access Layer
bogdanm 0:9b334a45a8ff 2069 * @{
bogdanm 0:9b334a45a8ff 2070 */
bogdanm 0:9b334a45a8ff 2071
bogdanm 0:9b334a45a8ff 2072 /** DMAMUX - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 2073 typedef struct {
bogdanm 0:9b334a45a8ff 2074 __IO uint8_t CHCFG[16]; /**< Channel Configuration register, array offset: 0x0, array step: 0x1 */
mbed_official 121:7f86b4238bec 2075 } DMAMUX_Type;
bogdanm 0:9b334a45a8ff 2076
bogdanm 0:9b334a45a8ff 2077 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 2078 -- DMAMUX Register Masks
bogdanm 0:9b334a45a8ff 2079 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 2080
bogdanm 0:9b334a45a8ff 2081 /*!
bogdanm 0:9b334a45a8ff 2082 * @addtogroup DMAMUX_Register_Masks DMAMUX Register Masks
bogdanm 0:9b334a45a8ff 2083 * @{
bogdanm 0:9b334a45a8ff 2084 */
bogdanm 0:9b334a45a8ff 2085
mbed_official 121:7f86b4238bec 2086 /*! @name CHCFG - Channel Configuration register */
mbed_official 121:7f86b4238bec 2087 #define DMAMUX_CHCFG_SOURCE_MASK (0x3FU)
mbed_official 121:7f86b4238bec 2088 #define DMAMUX_CHCFG_SOURCE_SHIFT (0U)
mbed_official 121:7f86b4238bec 2089 #define DMAMUX_CHCFG_SOURCE(x) (((uint8_t)(((uint8_t)(x)) << DMAMUX_CHCFG_SOURCE_SHIFT)) & DMAMUX_CHCFG_SOURCE_MASK)
mbed_official 121:7f86b4238bec 2090 #define DMAMUX_CHCFG_TRIG_MASK (0x40U)
mbed_official 121:7f86b4238bec 2091 #define DMAMUX_CHCFG_TRIG_SHIFT (6U)
mbed_official 121:7f86b4238bec 2092 #define DMAMUX_CHCFG_TRIG(x) (((uint8_t)(((uint8_t)(x)) << DMAMUX_CHCFG_TRIG_SHIFT)) & DMAMUX_CHCFG_TRIG_MASK)
mbed_official 121:7f86b4238bec 2093 #define DMAMUX_CHCFG_ENBL_MASK (0x80U)
mbed_official 121:7f86b4238bec 2094 #define DMAMUX_CHCFG_ENBL_SHIFT (7U)
mbed_official 121:7f86b4238bec 2095 #define DMAMUX_CHCFG_ENBL(x) (((uint8_t)(((uint8_t)(x)) << DMAMUX_CHCFG_ENBL_SHIFT)) & DMAMUX_CHCFG_ENBL_MASK)
mbed_official 121:7f86b4238bec 2096
mbed_official 121:7f86b4238bec 2097 /* The count of DMAMUX_CHCFG */
mbed_official 121:7f86b4238bec 2098 #define DMAMUX_CHCFG_COUNT (16U)
mbed_official 121:7f86b4238bec 2099
bogdanm 0:9b334a45a8ff 2100
bogdanm 0:9b334a45a8ff 2101 /*!
bogdanm 0:9b334a45a8ff 2102 * @}
bogdanm 0:9b334a45a8ff 2103 */ /* end of group DMAMUX_Register_Masks */
bogdanm 0:9b334a45a8ff 2104
bogdanm 0:9b334a45a8ff 2105
bogdanm 0:9b334a45a8ff 2106 /* DMAMUX - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 2107 /** Peripheral DMAMUX base address */
bogdanm 0:9b334a45a8ff 2108 #define DMAMUX_BASE (0x40021000u)
bogdanm 0:9b334a45a8ff 2109 /** Peripheral DMAMUX base pointer */
bogdanm 0:9b334a45a8ff 2110 #define DMAMUX ((DMAMUX_Type *)DMAMUX_BASE)
bogdanm 0:9b334a45a8ff 2111 /** Array initializer of DMAMUX peripheral base addresses */
bogdanm 0:9b334a45a8ff 2112 #define DMAMUX_BASE_ADDRS { DMAMUX_BASE }
bogdanm 0:9b334a45a8ff 2113 /** Array initializer of DMAMUX peripheral base pointers */
bogdanm 0:9b334a45a8ff 2114 #define DMAMUX_BASE_PTRS { DMAMUX }
bogdanm 0:9b334a45a8ff 2115
bogdanm 0:9b334a45a8ff 2116 /*!
bogdanm 0:9b334a45a8ff 2117 * @}
bogdanm 0:9b334a45a8ff 2118 */ /* end of group DMAMUX_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 2119
bogdanm 0:9b334a45a8ff 2120
bogdanm 0:9b334a45a8ff 2121 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 2122 -- EWM Peripheral Access Layer
bogdanm 0:9b334a45a8ff 2123 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 2124
bogdanm 0:9b334a45a8ff 2125 /*!
bogdanm 0:9b334a45a8ff 2126 * @addtogroup EWM_Peripheral_Access_Layer EWM Peripheral Access Layer
bogdanm 0:9b334a45a8ff 2127 * @{
bogdanm 0:9b334a45a8ff 2128 */
bogdanm 0:9b334a45a8ff 2129
bogdanm 0:9b334a45a8ff 2130 /** EWM - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 2131 typedef struct {
bogdanm 0:9b334a45a8ff 2132 __IO uint8_t CTRL; /**< Control Register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 2133 __O uint8_t SERV; /**< Service Register, offset: 0x1 */
bogdanm 0:9b334a45a8ff 2134 __IO uint8_t CMPL; /**< Compare Low Register, offset: 0x2 */
bogdanm 0:9b334a45a8ff 2135 __IO uint8_t CMPH; /**< Compare High Register, offset: 0x3 */
bogdanm 0:9b334a45a8ff 2136 uint8_t RESERVED_0[1];
bogdanm 0:9b334a45a8ff 2137 __IO uint8_t CLKPRESCALER; /**< Clock Prescaler Register, offset: 0x5 */
mbed_official 121:7f86b4238bec 2138 } EWM_Type;
bogdanm 0:9b334a45a8ff 2139
bogdanm 0:9b334a45a8ff 2140 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 2141 -- EWM Register Masks
bogdanm 0:9b334a45a8ff 2142 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 2143
bogdanm 0:9b334a45a8ff 2144 /*!
bogdanm 0:9b334a45a8ff 2145 * @addtogroup EWM_Register_Masks EWM Register Masks
bogdanm 0:9b334a45a8ff 2146 * @{
bogdanm 0:9b334a45a8ff 2147 */
bogdanm 0:9b334a45a8ff 2148
mbed_official 121:7f86b4238bec 2149 /*! @name CTRL - Control Register */
mbed_official 121:7f86b4238bec 2150 #define EWM_CTRL_EWMEN_MASK (0x1U)
mbed_official 121:7f86b4238bec 2151 #define EWM_CTRL_EWMEN_SHIFT (0U)
mbed_official 121:7f86b4238bec 2152 #define EWM_CTRL_EWMEN(x) (((uint8_t)(((uint8_t)(x)) << EWM_CTRL_EWMEN_SHIFT)) & EWM_CTRL_EWMEN_MASK)
mbed_official 121:7f86b4238bec 2153 #define EWM_CTRL_ASSIN_MASK (0x2U)
mbed_official 121:7f86b4238bec 2154 #define EWM_CTRL_ASSIN_SHIFT (1U)
mbed_official 121:7f86b4238bec 2155 #define EWM_CTRL_ASSIN(x) (((uint8_t)(((uint8_t)(x)) << EWM_CTRL_ASSIN_SHIFT)) & EWM_CTRL_ASSIN_MASK)
mbed_official 121:7f86b4238bec 2156 #define EWM_CTRL_INEN_MASK (0x4U)
mbed_official 121:7f86b4238bec 2157 #define EWM_CTRL_INEN_SHIFT (2U)
mbed_official 121:7f86b4238bec 2158 #define EWM_CTRL_INEN(x) (((uint8_t)(((uint8_t)(x)) << EWM_CTRL_INEN_SHIFT)) & EWM_CTRL_INEN_MASK)
mbed_official 121:7f86b4238bec 2159 #define EWM_CTRL_INTEN_MASK (0x8U)
mbed_official 121:7f86b4238bec 2160 #define EWM_CTRL_INTEN_SHIFT (3U)
mbed_official 121:7f86b4238bec 2161 #define EWM_CTRL_INTEN(x) (((uint8_t)(((uint8_t)(x)) << EWM_CTRL_INTEN_SHIFT)) & EWM_CTRL_INTEN_MASK)
mbed_official 121:7f86b4238bec 2162
mbed_official 121:7f86b4238bec 2163 /*! @name SERV - Service Register */
mbed_official 121:7f86b4238bec 2164 #define EWM_SERV_SERVICE_MASK (0xFFU)
mbed_official 121:7f86b4238bec 2165 #define EWM_SERV_SERVICE_SHIFT (0U)
mbed_official 121:7f86b4238bec 2166 #define EWM_SERV_SERVICE(x) (((uint8_t)(((uint8_t)(x)) << EWM_SERV_SERVICE_SHIFT)) & EWM_SERV_SERVICE_MASK)
mbed_official 121:7f86b4238bec 2167
mbed_official 121:7f86b4238bec 2168 /*! @name CMPL - Compare Low Register */
mbed_official 121:7f86b4238bec 2169 #define EWM_CMPL_COMPAREL_MASK (0xFFU)
mbed_official 121:7f86b4238bec 2170 #define EWM_CMPL_COMPAREL_SHIFT (0U)
mbed_official 121:7f86b4238bec 2171 #define EWM_CMPL_COMPAREL(x) (((uint8_t)(((uint8_t)(x)) << EWM_CMPL_COMPAREL_SHIFT)) & EWM_CMPL_COMPAREL_MASK)
mbed_official 121:7f86b4238bec 2172
mbed_official 121:7f86b4238bec 2173 /*! @name CMPH - Compare High Register */
mbed_official 121:7f86b4238bec 2174 #define EWM_CMPH_COMPAREH_MASK (0xFFU)
mbed_official 121:7f86b4238bec 2175 #define EWM_CMPH_COMPAREH_SHIFT (0U)
mbed_official 121:7f86b4238bec 2176 #define EWM_CMPH_COMPAREH(x) (((uint8_t)(((uint8_t)(x)) << EWM_CMPH_COMPAREH_SHIFT)) & EWM_CMPH_COMPAREH_MASK)
mbed_official 121:7f86b4238bec 2177
mbed_official 121:7f86b4238bec 2178 /*! @name CLKPRESCALER - Clock Prescaler Register */
mbed_official 121:7f86b4238bec 2179 #define EWM_CLKPRESCALER_CLK_DIV_MASK (0xFFU)
mbed_official 121:7f86b4238bec 2180 #define EWM_CLKPRESCALER_CLK_DIV_SHIFT (0U)
mbed_official 121:7f86b4238bec 2181 #define EWM_CLKPRESCALER_CLK_DIV(x) (((uint8_t)(((uint8_t)(x)) << EWM_CLKPRESCALER_CLK_DIV_SHIFT)) & EWM_CLKPRESCALER_CLK_DIV_MASK)
mbed_official 121:7f86b4238bec 2182
bogdanm 0:9b334a45a8ff 2183
bogdanm 0:9b334a45a8ff 2184 /*!
bogdanm 0:9b334a45a8ff 2185 * @}
bogdanm 0:9b334a45a8ff 2186 */ /* end of group EWM_Register_Masks */
bogdanm 0:9b334a45a8ff 2187
bogdanm 0:9b334a45a8ff 2188
bogdanm 0:9b334a45a8ff 2189 /* EWM - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 2190 /** Peripheral EWM base address */
bogdanm 0:9b334a45a8ff 2191 #define EWM_BASE (0x40061000u)
bogdanm 0:9b334a45a8ff 2192 /** Peripheral EWM base pointer */
bogdanm 0:9b334a45a8ff 2193 #define EWM ((EWM_Type *)EWM_BASE)
bogdanm 0:9b334a45a8ff 2194 /** Array initializer of EWM peripheral base addresses */
bogdanm 0:9b334a45a8ff 2195 #define EWM_BASE_ADDRS { EWM_BASE }
bogdanm 0:9b334a45a8ff 2196 /** Array initializer of EWM peripheral base pointers */
bogdanm 0:9b334a45a8ff 2197 #define EWM_BASE_PTRS { EWM }
bogdanm 0:9b334a45a8ff 2198 /** Interrupt vectors for the EWM peripheral type */
mbed_official 121:7f86b4238bec 2199 #define EWM_IRQS { WDOG_EWM_IRQn }
bogdanm 0:9b334a45a8ff 2200
bogdanm 0:9b334a45a8ff 2201 /*!
bogdanm 0:9b334a45a8ff 2202 * @}
bogdanm 0:9b334a45a8ff 2203 */ /* end of group EWM_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 2204
bogdanm 0:9b334a45a8ff 2205
bogdanm 0:9b334a45a8ff 2206 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 2207 -- FB Peripheral Access Layer
bogdanm 0:9b334a45a8ff 2208 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 2209
bogdanm 0:9b334a45a8ff 2210 /*!
bogdanm 0:9b334a45a8ff 2211 * @addtogroup FB_Peripheral_Access_Layer FB Peripheral Access Layer
bogdanm 0:9b334a45a8ff 2212 * @{
bogdanm 0:9b334a45a8ff 2213 */
bogdanm 0:9b334a45a8ff 2214
bogdanm 0:9b334a45a8ff 2215 /** FB - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 2216 typedef struct {
bogdanm 0:9b334a45a8ff 2217 struct { /* offset: 0x0, array step: 0xC */
bogdanm 0:9b334a45a8ff 2218 __IO uint32_t CSAR; /**< Chip Select Address Register, array offset: 0x0, array step: 0xC */
bogdanm 0:9b334a45a8ff 2219 __IO uint32_t CSMR; /**< Chip Select Mask Register, array offset: 0x4, array step: 0xC */
bogdanm 0:9b334a45a8ff 2220 __IO uint32_t CSCR; /**< Chip Select Control Register, array offset: 0x8, array step: 0xC */
bogdanm 0:9b334a45a8ff 2221 } CS[6];
bogdanm 0:9b334a45a8ff 2222 uint8_t RESERVED_0[24];
bogdanm 0:9b334a45a8ff 2223 __IO uint32_t CSPMCR; /**< Chip Select port Multiplexing Control Register, offset: 0x60 */
mbed_official 121:7f86b4238bec 2224 } FB_Type;
bogdanm 0:9b334a45a8ff 2225
bogdanm 0:9b334a45a8ff 2226 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 2227 -- FB Register Masks
bogdanm 0:9b334a45a8ff 2228 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 2229
bogdanm 0:9b334a45a8ff 2230 /*!
bogdanm 0:9b334a45a8ff 2231 * @addtogroup FB_Register_Masks FB Register Masks
bogdanm 0:9b334a45a8ff 2232 * @{
bogdanm 0:9b334a45a8ff 2233 */
bogdanm 0:9b334a45a8ff 2234
mbed_official 121:7f86b4238bec 2235 /*! @name CSAR - Chip Select Address Register */
mbed_official 121:7f86b4238bec 2236 #define FB_CSAR_BA_MASK (0xFFFF0000U)
mbed_official 121:7f86b4238bec 2237 #define FB_CSAR_BA_SHIFT (16U)
mbed_official 121:7f86b4238bec 2238 #define FB_CSAR_BA(x) (((uint32_t)(((uint32_t)(x)) << FB_CSAR_BA_SHIFT)) & FB_CSAR_BA_MASK)
mbed_official 121:7f86b4238bec 2239
mbed_official 121:7f86b4238bec 2240 /* The count of FB_CSAR */
mbed_official 121:7f86b4238bec 2241 #define FB_CSAR_COUNT (6U)
mbed_official 121:7f86b4238bec 2242
mbed_official 121:7f86b4238bec 2243 /*! @name CSMR - Chip Select Mask Register */
mbed_official 121:7f86b4238bec 2244 #define FB_CSMR_V_MASK (0x1U)
mbed_official 121:7f86b4238bec 2245 #define FB_CSMR_V_SHIFT (0U)
mbed_official 121:7f86b4238bec 2246 #define FB_CSMR_V(x) (((uint32_t)(((uint32_t)(x)) << FB_CSMR_V_SHIFT)) & FB_CSMR_V_MASK)
mbed_official 121:7f86b4238bec 2247 #define FB_CSMR_WP_MASK (0x100U)
mbed_official 121:7f86b4238bec 2248 #define FB_CSMR_WP_SHIFT (8U)
mbed_official 121:7f86b4238bec 2249 #define FB_CSMR_WP(x) (((uint32_t)(((uint32_t)(x)) << FB_CSMR_WP_SHIFT)) & FB_CSMR_WP_MASK)
mbed_official 121:7f86b4238bec 2250 #define FB_CSMR_BAM_MASK (0xFFFF0000U)
mbed_official 121:7f86b4238bec 2251 #define FB_CSMR_BAM_SHIFT (16U)
mbed_official 121:7f86b4238bec 2252 #define FB_CSMR_BAM(x) (((uint32_t)(((uint32_t)(x)) << FB_CSMR_BAM_SHIFT)) & FB_CSMR_BAM_MASK)
mbed_official 121:7f86b4238bec 2253
mbed_official 121:7f86b4238bec 2254 /* The count of FB_CSMR */
mbed_official 121:7f86b4238bec 2255 #define FB_CSMR_COUNT (6U)
mbed_official 121:7f86b4238bec 2256
mbed_official 121:7f86b4238bec 2257 /*! @name CSCR - Chip Select Control Register */
mbed_official 121:7f86b4238bec 2258 #define FB_CSCR_BSTW_MASK (0x8U)
mbed_official 121:7f86b4238bec 2259 #define FB_CSCR_BSTW_SHIFT (3U)
mbed_official 121:7f86b4238bec 2260 #define FB_CSCR_BSTW(x) (((uint32_t)(((uint32_t)(x)) << FB_CSCR_BSTW_SHIFT)) & FB_CSCR_BSTW_MASK)
mbed_official 121:7f86b4238bec 2261 #define FB_CSCR_BSTR_MASK (0x10U)
mbed_official 121:7f86b4238bec 2262 #define FB_CSCR_BSTR_SHIFT (4U)
mbed_official 121:7f86b4238bec 2263 #define FB_CSCR_BSTR(x) (((uint32_t)(((uint32_t)(x)) << FB_CSCR_BSTR_SHIFT)) & FB_CSCR_BSTR_MASK)
mbed_official 121:7f86b4238bec 2264 #define FB_CSCR_BEM_MASK (0x20U)
mbed_official 121:7f86b4238bec 2265 #define FB_CSCR_BEM_SHIFT (5U)
mbed_official 121:7f86b4238bec 2266 #define FB_CSCR_BEM(x) (((uint32_t)(((uint32_t)(x)) << FB_CSCR_BEM_SHIFT)) & FB_CSCR_BEM_MASK)
mbed_official 121:7f86b4238bec 2267 #define FB_CSCR_PS_MASK (0xC0U)
mbed_official 121:7f86b4238bec 2268 #define FB_CSCR_PS_SHIFT (6U)
mbed_official 121:7f86b4238bec 2269 #define FB_CSCR_PS(x) (((uint32_t)(((uint32_t)(x)) << FB_CSCR_PS_SHIFT)) & FB_CSCR_PS_MASK)
mbed_official 121:7f86b4238bec 2270 #define FB_CSCR_AA_MASK (0x100U)
mbed_official 121:7f86b4238bec 2271 #define FB_CSCR_AA_SHIFT (8U)
mbed_official 121:7f86b4238bec 2272 #define FB_CSCR_AA(x) (((uint32_t)(((uint32_t)(x)) << FB_CSCR_AA_SHIFT)) & FB_CSCR_AA_MASK)
mbed_official 121:7f86b4238bec 2273 #define FB_CSCR_BLS_MASK (0x200U)
mbed_official 121:7f86b4238bec 2274 #define FB_CSCR_BLS_SHIFT (9U)
mbed_official 121:7f86b4238bec 2275 #define FB_CSCR_BLS(x) (((uint32_t)(((uint32_t)(x)) << FB_CSCR_BLS_SHIFT)) & FB_CSCR_BLS_MASK)
mbed_official 121:7f86b4238bec 2276 #define FB_CSCR_WS_MASK (0xFC00U)
mbed_official 121:7f86b4238bec 2277 #define FB_CSCR_WS_SHIFT (10U)
mbed_official 121:7f86b4238bec 2278 #define FB_CSCR_WS(x) (((uint32_t)(((uint32_t)(x)) << FB_CSCR_WS_SHIFT)) & FB_CSCR_WS_MASK)
mbed_official 121:7f86b4238bec 2279 #define FB_CSCR_WRAH_MASK (0x30000U)
mbed_official 121:7f86b4238bec 2280 #define FB_CSCR_WRAH_SHIFT (16U)
mbed_official 121:7f86b4238bec 2281 #define FB_CSCR_WRAH(x) (((uint32_t)(((uint32_t)(x)) << FB_CSCR_WRAH_SHIFT)) & FB_CSCR_WRAH_MASK)
mbed_official 121:7f86b4238bec 2282 #define FB_CSCR_RDAH_MASK (0xC0000U)
mbed_official 121:7f86b4238bec 2283 #define FB_CSCR_RDAH_SHIFT (18U)
mbed_official 121:7f86b4238bec 2284 #define FB_CSCR_RDAH(x) (((uint32_t)(((uint32_t)(x)) << FB_CSCR_RDAH_SHIFT)) & FB_CSCR_RDAH_MASK)
mbed_official 121:7f86b4238bec 2285 #define FB_CSCR_ASET_MASK (0x300000U)
mbed_official 121:7f86b4238bec 2286 #define FB_CSCR_ASET_SHIFT (20U)
mbed_official 121:7f86b4238bec 2287 #define FB_CSCR_ASET(x) (((uint32_t)(((uint32_t)(x)) << FB_CSCR_ASET_SHIFT)) & FB_CSCR_ASET_MASK)
mbed_official 121:7f86b4238bec 2288 #define FB_CSCR_EXTS_MASK (0x400000U)
mbed_official 121:7f86b4238bec 2289 #define FB_CSCR_EXTS_SHIFT (22U)
mbed_official 121:7f86b4238bec 2290 #define FB_CSCR_EXTS(x) (((uint32_t)(((uint32_t)(x)) << FB_CSCR_EXTS_SHIFT)) & FB_CSCR_EXTS_MASK)
mbed_official 121:7f86b4238bec 2291 #define FB_CSCR_SWSEN_MASK (0x800000U)
mbed_official 121:7f86b4238bec 2292 #define FB_CSCR_SWSEN_SHIFT (23U)
mbed_official 121:7f86b4238bec 2293 #define FB_CSCR_SWSEN(x) (((uint32_t)(((uint32_t)(x)) << FB_CSCR_SWSEN_SHIFT)) & FB_CSCR_SWSEN_MASK)
mbed_official 121:7f86b4238bec 2294 #define FB_CSCR_SWS_MASK (0xFC000000U)
mbed_official 121:7f86b4238bec 2295 #define FB_CSCR_SWS_SHIFT (26U)
mbed_official 121:7f86b4238bec 2296 #define FB_CSCR_SWS(x) (((uint32_t)(((uint32_t)(x)) << FB_CSCR_SWS_SHIFT)) & FB_CSCR_SWS_MASK)
mbed_official 121:7f86b4238bec 2297
mbed_official 121:7f86b4238bec 2298 /* The count of FB_CSCR */
mbed_official 121:7f86b4238bec 2299 #define FB_CSCR_COUNT (6U)
mbed_official 121:7f86b4238bec 2300
mbed_official 121:7f86b4238bec 2301 /*! @name CSPMCR - Chip Select port Multiplexing Control Register */
mbed_official 121:7f86b4238bec 2302 #define FB_CSPMCR_GROUP5_MASK (0xF000U)
mbed_official 121:7f86b4238bec 2303 #define FB_CSPMCR_GROUP5_SHIFT (12U)
mbed_official 121:7f86b4238bec 2304 #define FB_CSPMCR_GROUP5(x) (((uint32_t)(((uint32_t)(x)) << FB_CSPMCR_GROUP5_SHIFT)) & FB_CSPMCR_GROUP5_MASK)
mbed_official 121:7f86b4238bec 2305 #define FB_CSPMCR_GROUP4_MASK (0xF0000U)
mbed_official 121:7f86b4238bec 2306 #define FB_CSPMCR_GROUP4_SHIFT (16U)
mbed_official 121:7f86b4238bec 2307 #define FB_CSPMCR_GROUP4(x) (((uint32_t)(((uint32_t)(x)) << FB_CSPMCR_GROUP4_SHIFT)) & FB_CSPMCR_GROUP4_MASK)
mbed_official 121:7f86b4238bec 2308 #define FB_CSPMCR_GROUP3_MASK (0xF00000U)
mbed_official 121:7f86b4238bec 2309 #define FB_CSPMCR_GROUP3_SHIFT (20U)
mbed_official 121:7f86b4238bec 2310 #define FB_CSPMCR_GROUP3(x) (((uint32_t)(((uint32_t)(x)) << FB_CSPMCR_GROUP3_SHIFT)) & FB_CSPMCR_GROUP3_MASK)
mbed_official 121:7f86b4238bec 2311 #define FB_CSPMCR_GROUP2_MASK (0xF000000U)
mbed_official 121:7f86b4238bec 2312 #define FB_CSPMCR_GROUP2_SHIFT (24U)
mbed_official 121:7f86b4238bec 2313 #define FB_CSPMCR_GROUP2(x) (((uint32_t)(((uint32_t)(x)) << FB_CSPMCR_GROUP2_SHIFT)) & FB_CSPMCR_GROUP2_MASK)
mbed_official 121:7f86b4238bec 2314 #define FB_CSPMCR_GROUP1_MASK (0xF0000000U)
mbed_official 121:7f86b4238bec 2315 #define FB_CSPMCR_GROUP1_SHIFT (28U)
mbed_official 121:7f86b4238bec 2316 #define FB_CSPMCR_GROUP1(x) (((uint32_t)(((uint32_t)(x)) << FB_CSPMCR_GROUP1_SHIFT)) & FB_CSPMCR_GROUP1_MASK)
mbed_official 121:7f86b4238bec 2317
bogdanm 0:9b334a45a8ff 2318
bogdanm 0:9b334a45a8ff 2319 /*!
bogdanm 0:9b334a45a8ff 2320 * @}
bogdanm 0:9b334a45a8ff 2321 */ /* end of group FB_Register_Masks */
bogdanm 0:9b334a45a8ff 2322
bogdanm 0:9b334a45a8ff 2323
bogdanm 0:9b334a45a8ff 2324 /* FB - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 2325 /** Peripheral FB base address */
bogdanm 0:9b334a45a8ff 2326 #define FB_BASE (0x4000C000u)
bogdanm 0:9b334a45a8ff 2327 /** Peripheral FB base pointer */
bogdanm 0:9b334a45a8ff 2328 #define FB ((FB_Type *)FB_BASE)
bogdanm 0:9b334a45a8ff 2329 /** Array initializer of FB peripheral base addresses */
bogdanm 0:9b334a45a8ff 2330 #define FB_BASE_ADDRS { FB_BASE }
bogdanm 0:9b334a45a8ff 2331 /** Array initializer of FB peripheral base pointers */
bogdanm 0:9b334a45a8ff 2332 #define FB_BASE_PTRS { FB }
bogdanm 0:9b334a45a8ff 2333
bogdanm 0:9b334a45a8ff 2334 /*!
bogdanm 0:9b334a45a8ff 2335 * @}
bogdanm 0:9b334a45a8ff 2336 */ /* end of group FB_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 2337
bogdanm 0:9b334a45a8ff 2338
bogdanm 0:9b334a45a8ff 2339 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 2340 -- FMC Peripheral Access Layer
bogdanm 0:9b334a45a8ff 2341 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 2342
bogdanm 0:9b334a45a8ff 2343 /*!
bogdanm 0:9b334a45a8ff 2344 * @addtogroup FMC_Peripheral_Access_Layer FMC Peripheral Access Layer
bogdanm 0:9b334a45a8ff 2345 * @{
bogdanm 0:9b334a45a8ff 2346 */
bogdanm 0:9b334a45a8ff 2347
bogdanm 0:9b334a45a8ff 2348 /** FMC - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 2349 typedef struct {
bogdanm 0:9b334a45a8ff 2350 __IO uint32_t PFAPR; /**< Flash Access Protection Register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 2351 __IO uint32_t PFB0CR; /**< Flash Bank 0 Control Register, offset: 0x4 */
bogdanm 0:9b334a45a8ff 2352 __IO uint32_t PFB1CR; /**< Flash Bank 1 Control Register, offset: 0x8 */
bogdanm 0:9b334a45a8ff 2353 uint8_t RESERVED_0[244];
bogdanm 0:9b334a45a8ff 2354 __IO uint32_t TAGVDW0S[8]; /**< Cache Tag Storage, array offset: 0x100, array step: 0x4 */
bogdanm 0:9b334a45a8ff 2355 __IO uint32_t TAGVDW1S[8]; /**< Cache Tag Storage, array offset: 0x120, array step: 0x4 */
bogdanm 0:9b334a45a8ff 2356 __IO uint32_t TAGVDW2S[8]; /**< Cache Tag Storage, array offset: 0x140, array step: 0x4 */
bogdanm 0:9b334a45a8ff 2357 __IO uint32_t TAGVDW3S[8]; /**< Cache Tag Storage, array offset: 0x160, array step: 0x4 */
bogdanm 0:9b334a45a8ff 2358 uint8_t RESERVED_1[128];
bogdanm 0:9b334a45a8ff 2359 struct { /* offset: 0x200, array step: index*0x40, index2*0x8 */
bogdanm 0:9b334a45a8ff 2360 __IO uint32_t DATA_U; /**< Cache Data Storage (upper word), array offset: 0x200, array step: index*0x40, index2*0x8 */
bogdanm 0:9b334a45a8ff 2361 __IO uint32_t DATA_L; /**< Cache Data Storage (lower word), array offset: 0x204, array step: index*0x40, index2*0x8 */
bogdanm 0:9b334a45a8ff 2362 } SET[4][8];
mbed_official 121:7f86b4238bec 2363 } FMC_Type;
bogdanm 0:9b334a45a8ff 2364
bogdanm 0:9b334a45a8ff 2365 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 2366 -- FMC Register Masks
bogdanm 0:9b334a45a8ff 2367 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 2368
bogdanm 0:9b334a45a8ff 2369 /*!
bogdanm 0:9b334a45a8ff 2370 * @addtogroup FMC_Register_Masks FMC Register Masks
bogdanm 0:9b334a45a8ff 2371 * @{
bogdanm 0:9b334a45a8ff 2372 */
bogdanm 0:9b334a45a8ff 2373
mbed_official 121:7f86b4238bec 2374 /*! @name PFAPR - Flash Access Protection Register */
mbed_official 121:7f86b4238bec 2375 #define FMC_PFAPR_M0AP_MASK (0x3U)
mbed_official 121:7f86b4238bec 2376 #define FMC_PFAPR_M0AP_SHIFT (0U)
mbed_official 121:7f86b4238bec 2377 #define FMC_PFAPR_M0AP(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFAPR_M0AP_SHIFT)) & FMC_PFAPR_M0AP_MASK)
mbed_official 121:7f86b4238bec 2378 #define FMC_PFAPR_M1AP_MASK (0xCU)
mbed_official 121:7f86b4238bec 2379 #define FMC_PFAPR_M1AP_SHIFT (2U)
mbed_official 121:7f86b4238bec 2380 #define FMC_PFAPR_M1AP(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFAPR_M1AP_SHIFT)) & FMC_PFAPR_M1AP_MASK)
mbed_official 121:7f86b4238bec 2381 #define FMC_PFAPR_M2AP_MASK (0x30U)
mbed_official 121:7f86b4238bec 2382 #define FMC_PFAPR_M2AP_SHIFT (4U)
mbed_official 121:7f86b4238bec 2383 #define FMC_PFAPR_M2AP(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFAPR_M2AP_SHIFT)) & FMC_PFAPR_M2AP_MASK)
mbed_official 121:7f86b4238bec 2384 #define FMC_PFAPR_M3AP_MASK (0xC0U)
mbed_official 121:7f86b4238bec 2385 #define FMC_PFAPR_M3AP_SHIFT (6U)
mbed_official 121:7f86b4238bec 2386 #define FMC_PFAPR_M3AP(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFAPR_M3AP_SHIFT)) & FMC_PFAPR_M3AP_MASK)
mbed_official 121:7f86b4238bec 2387 #define FMC_PFAPR_M4AP_MASK (0x300U)
mbed_official 121:7f86b4238bec 2388 #define FMC_PFAPR_M4AP_SHIFT (8U)
mbed_official 121:7f86b4238bec 2389 #define FMC_PFAPR_M4AP(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFAPR_M4AP_SHIFT)) & FMC_PFAPR_M4AP_MASK)
mbed_official 121:7f86b4238bec 2390 #define FMC_PFAPR_M5AP_MASK (0xC00U)
mbed_official 121:7f86b4238bec 2391 #define FMC_PFAPR_M5AP_SHIFT (10U)
mbed_official 121:7f86b4238bec 2392 #define FMC_PFAPR_M5AP(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFAPR_M5AP_SHIFT)) & FMC_PFAPR_M5AP_MASK)
mbed_official 121:7f86b4238bec 2393 #define FMC_PFAPR_M6AP_MASK (0x3000U)
mbed_official 121:7f86b4238bec 2394 #define FMC_PFAPR_M6AP_SHIFT (12U)
mbed_official 121:7f86b4238bec 2395 #define FMC_PFAPR_M6AP(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFAPR_M6AP_SHIFT)) & FMC_PFAPR_M6AP_MASK)
mbed_official 121:7f86b4238bec 2396 #define FMC_PFAPR_M7AP_MASK (0xC000U)
mbed_official 121:7f86b4238bec 2397 #define FMC_PFAPR_M7AP_SHIFT (14U)
mbed_official 121:7f86b4238bec 2398 #define FMC_PFAPR_M7AP(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFAPR_M7AP_SHIFT)) & FMC_PFAPR_M7AP_MASK)
mbed_official 121:7f86b4238bec 2399 #define FMC_PFAPR_M0PFD_MASK (0x10000U)
mbed_official 121:7f86b4238bec 2400 #define FMC_PFAPR_M0PFD_SHIFT (16U)
mbed_official 121:7f86b4238bec 2401 #define FMC_PFAPR_M0PFD(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFAPR_M0PFD_SHIFT)) & FMC_PFAPR_M0PFD_MASK)
mbed_official 121:7f86b4238bec 2402 #define FMC_PFAPR_M1PFD_MASK (0x20000U)
mbed_official 121:7f86b4238bec 2403 #define FMC_PFAPR_M1PFD_SHIFT (17U)
mbed_official 121:7f86b4238bec 2404 #define FMC_PFAPR_M1PFD(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFAPR_M1PFD_SHIFT)) & FMC_PFAPR_M1PFD_MASK)
mbed_official 121:7f86b4238bec 2405 #define FMC_PFAPR_M2PFD_MASK (0x40000U)
mbed_official 121:7f86b4238bec 2406 #define FMC_PFAPR_M2PFD_SHIFT (18U)
mbed_official 121:7f86b4238bec 2407 #define FMC_PFAPR_M2PFD(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFAPR_M2PFD_SHIFT)) & FMC_PFAPR_M2PFD_MASK)
mbed_official 121:7f86b4238bec 2408 #define FMC_PFAPR_M3PFD_MASK (0x80000U)
mbed_official 121:7f86b4238bec 2409 #define FMC_PFAPR_M3PFD_SHIFT (19U)
mbed_official 121:7f86b4238bec 2410 #define FMC_PFAPR_M3PFD(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFAPR_M3PFD_SHIFT)) & FMC_PFAPR_M3PFD_MASK)
mbed_official 121:7f86b4238bec 2411 #define FMC_PFAPR_M4PFD_MASK (0x100000U)
mbed_official 121:7f86b4238bec 2412 #define FMC_PFAPR_M4PFD_SHIFT (20U)
mbed_official 121:7f86b4238bec 2413 #define FMC_PFAPR_M4PFD(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFAPR_M4PFD_SHIFT)) & FMC_PFAPR_M4PFD_MASK)
mbed_official 121:7f86b4238bec 2414 #define FMC_PFAPR_M5PFD_MASK (0x200000U)
mbed_official 121:7f86b4238bec 2415 #define FMC_PFAPR_M5PFD_SHIFT (21U)
mbed_official 121:7f86b4238bec 2416 #define FMC_PFAPR_M5PFD(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFAPR_M5PFD_SHIFT)) & FMC_PFAPR_M5PFD_MASK)
mbed_official 121:7f86b4238bec 2417 #define FMC_PFAPR_M6PFD_MASK (0x400000U)
mbed_official 121:7f86b4238bec 2418 #define FMC_PFAPR_M6PFD_SHIFT (22U)
mbed_official 121:7f86b4238bec 2419 #define FMC_PFAPR_M6PFD(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFAPR_M6PFD_SHIFT)) & FMC_PFAPR_M6PFD_MASK)
mbed_official 121:7f86b4238bec 2420 #define FMC_PFAPR_M7PFD_MASK (0x800000U)
mbed_official 121:7f86b4238bec 2421 #define FMC_PFAPR_M7PFD_SHIFT (23U)
mbed_official 121:7f86b4238bec 2422 #define FMC_PFAPR_M7PFD(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFAPR_M7PFD_SHIFT)) & FMC_PFAPR_M7PFD_MASK)
mbed_official 121:7f86b4238bec 2423
mbed_official 121:7f86b4238bec 2424 /*! @name PFB0CR - Flash Bank 0 Control Register */
mbed_official 121:7f86b4238bec 2425 #define FMC_PFB0CR_B0SEBE_MASK (0x1U)
mbed_official 121:7f86b4238bec 2426 #define FMC_PFB0CR_B0SEBE_SHIFT (0U)
mbed_official 121:7f86b4238bec 2427 #define FMC_PFB0CR_B0SEBE(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFB0CR_B0SEBE_SHIFT)) & FMC_PFB0CR_B0SEBE_MASK)
mbed_official 121:7f86b4238bec 2428 #define FMC_PFB0CR_B0IPE_MASK (0x2U)
mbed_official 121:7f86b4238bec 2429 #define FMC_PFB0CR_B0IPE_SHIFT (1U)
mbed_official 121:7f86b4238bec 2430 #define FMC_PFB0CR_B0IPE(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFB0CR_B0IPE_SHIFT)) & FMC_PFB0CR_B0IPE_MASK)
mbed_official 121:7f86b4238bec 2431 #define FMC_PFB0CR_B0DPE_MASK (0x4U)
mbed_official 121:7f86b4238bec 2432 #define FMC_PFB0CR_B0DPE_SHIFT (2U)
mbed_official 121:7f86b4238bec 2433 #define FMC_PFB0CR_B0DPE(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFB0CR_B0DPE_SHIFT)) & FMC_PFB0CR_B0DPE_MASK)
mbed_official 121:7f86b4238bec 2434 #define FMC_PFB0CR_B0ICE_MASK (0x8U)
mbed_official 121:7f86b4238bec 2435 #define FMC_PFB0CR_B0ICE_SHIFT (3U)
mbed_official 121:7f86b4238bec 2436 #define FMC_PFB0CR_B0ICE(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFB0CR_B0ICE_SHIFT)) & FMC_PFB0CR_B0ICE_MASK)
mbed_official 121:7f86b4238bec 2437 #define FMC_PFB0CR_B0DCE_MASK (0x10U)
mbed_official 121:7f86b4238bec 2438 #define FMC_PFB0CR_B0DCE_SHIFT (4U)
mbed_official 121:7f86b4238bec 2439 #define FMC_PFB0CR_B0DCE(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFB0CR_B0DCE_SHIFT)) & FMC_PFB0CR_B0DCE_MASK)
mbed_official 121:7f86b4238bec 2440 #define FMC_PFB0CR_CRC_MASK (0xE0U)
mbed_official 121:7f86b4238bec 2441 #define FMC_PFB0CR_CRC_SHIFT (5U)
mbed_official 121:7f86b4238bec 2442 #define FMC_PFB0CR_CRC(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFB0CR_CRC_SHIFT)) & FMC_PFB0CR_CRC_MASK)
mbed_official 121:7f86b4238bec 2443 #define FMC_PFB0CR_B0MW_MASK (0x60000U)
mbed_official 121:7f86b4238bec 2444 #define FMC_PFB0CR_B0MW_SHIFT (17U)
mbed_official 121:7f86b4238bec 2445 #define FMC_PFB0CR_B0MW(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFB0CR_B0MW_SHIFT)) & FMC_PFB0CR_B0MW_MASK)
mbed_official 121:7f86b4238bec 2446 #define FMC_PFB0CR_S_B_INV_MASK (0x80000U)
mbed_official 121:7f86b4238bec 2447 #define FMC_PFB0CR_S_B_INV_SHIFT (19U)
mbed_official 121:7f86b4238bec 2448 #define FMC_PFB0CR_S_B_INV(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFB0CR_S_B_INV_SHIFT)) & FMC_PFB0CR_S_B_INV_MASK)
mbed_official 121:7f86b4238bec 2449 #define FMC_PFB0CR_CINV_WAY_MASK (0xF00000U)
mbed_official 121:7f86b4238bec 2450 #define FMC_PFB0CR_CINV_WAY_SHIFT (20U)
mbed_official 121:7f86b4238bec 2451 #define FMC_PFB0CR_CINV_WAY(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFB0CR_CINV_WAY_SHIFT)) & FMC_PFB0CR_CINV_WAY_MASK)
mbed_official 121:7f86b4238bec 2452 #define FMC_PFB0CR_CLCK_WAY_MASK (0xF000000U)
mbed_official 121:7f86b4238bec 2453 #define FMC_PFB0CR_CLCK_WAY_SHIFT (24U)
mbed_official 121:7f86b4238bec 2454 #define FMC_PFB0CR_CLCK_WAY(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFB0CR_CLCK_WAY_SHIFT)) & FMC_PFB0CR_CLCK_WAY_MASK)
mbed_official 121:7f86b4238bec 2455 #define FMC_PFB0CR_B0RWSC_MASK (0xF0000000U)
mbed_official 121:7f86b4238bec 2456 #define FMC_PFB0CR_B0RWSC_SHIFT (28U)
mbed_official 121:7f86b4238bec 2457 #define FMC_PFB0CR_B0RWSC(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFB0CR_B0RWSC_SHIFT)) & FMC_PFB0CR_B0RWSC_MASK)
mbed_official 121:7f86b4238bec 2458
mbed_official 121:7f86b4238bec 2459 /*! @name PFB1CR - Flash Bank 1 Control Register */
mbed_official 121:7f86b4238bec 2460 #define FMC_PFB1CR_B1SEBE_MASK (0x1U)
mbed_official 121:7f86b4238bec 2461 #define FMC_PFB1CR_B1SEBE_SHIFT (0U)
mbed_official 121:7f86b4238bec 2462 #define FMC_PFB1CR_B1SEBE(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFB1CR_B1SEBE_SHIFT)) & FMC_PFB1CR_B1SEBE_MASK)
mbed_official 121:7f86b4238bec 2463 #define FMC_PFB1CR_B1IPE_MASK (0x2U)
mbed_official 121:7f86b4238bec 2464 #define FMC_PFB1CR_B1IPE_SHIFT (1U)
mbed_official 121:7f86b4238bec 2465 #define FMC_PFB1CR_B1IPE(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFB1CR_B1IPE_SHIFT)) & FMC_PFB1CR_B1IPE_MASK)
mbed_official 121:7f86b4238bec 2466 #define FMC_PFB1CR_B1DPE_MASK (0x4U)
mbed_official 121:7f86b4238bec 2467 #define FMC_PFB1CR_B1DPE_SHIFT (2U)
mbed_official 121:7f86b4238bec 2468 #define FMC_PFB1CR_B1DPE(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFB1CR_B1DPE_SHIFT)) & FMC_PFB1CR_B1DPE_MASK)
mbed_official 121:7f86b4238bec 2469 #define FMC_PFB1CR_B1ICE_MASK (0x8U)
mbed_official 121:7f86b4238bec 2470 #define FMC_PFB1CR_B1ICE_SHIFT (3U)
mbed_official 121:7f86b4238bec 2471 #define FMC_PFB1CR_B1ICE(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFB1CR_B1ICE_SHIFT)) & FMC_PFB1CR_B1ICE_MASK)
mbed_official 121:7f86b4238bec 2472 #define FMC_PFB1CR_B1DCE_MASK (0x10U)
mbed_official 121:7f86b4238bec 2473 #define FMC_PFB1CR_B1DCE_SHIFT (4U)
mbed_official 121:7f86b4238bec 2474 #define FMC_PFB1CR_B1DCE(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFB1CR_B1DCE_SHIFT)) & FMC_PFB1CR_B1DCE_MASK)
mbed_official 121:7f86b4238bec 2475 #define FMC_PFB1CR_B1MW_MASK (0x60000U)
mbed_official 121:7f86b4238bec 2476 #define FMC_PFB1CR_B1MW_SHIFT (17U)
mbed_official 121:7f86b4238bec 2477 #define FMC_PFB1CR_B1MW(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFB1CR_B1MW_SHIFT)) & FMC_PFB1CR_B1MW_MASK)
mbed_official 121:7f86b4238bec 2478 #define FMC_PFB1CR_B1RWSC_MASK (0xF0000000U)
mbed_official 121:7f86b4238bec 2479 #define FMC_PFB1CR_B1RWSC_SHIFT (28U)
mbed_official 121:7f86b4238bec 2480 #define FMC_PFB1CR_B1RWSC(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFB1CR_B1RWSC_SHIFT)) & FMC_PFB1CR_B1RWSC_MASK)
mbed_official 121:7f86b4238bec 2481
mbed_official 121:7f86b4238bec 2482 /*! @name TAGVDW0S - Cache Tag Storage */
mbed_official 121:7f86b4238bec 2483 #define FMC_TAGVDW0S_valid_MASK (0x1U)
mbed_official 121:7f86b4238bec 2484 #define FMC_TAGVDW0S_valid_SHIFT (0U)
mbed_official 121:7f86b4238bec 2485 #define FMC_TAGVDW0S_valid(x) (((uint32_t)(((uint32_t)(x)) << FMC_TAGVDW0S_valid_SHIFT)) & FMC_TAGVDW0S_valid_MASK)
mbed_official 121:7f86b4238bec 2486 #define FMC_TAGVDW0S_tag_MASK (0x7FFE0U)
mbed_official 121:7f86b4238bec 2487 #define FMC_TAGVDW0S_tag_SHIFT (5U)
mbed_official 121:7f86b4238bec 2488 #define FMC_TAGVDW0S_tag(x) (((uint32_t)(((uint32_t)(x)) << FMC_TAGVDW0S_tag_SHIFT)) & FMC_TAGVDW0S_tag_MASK)
mbed_official 121:7f86b4238bec 2489
mbed_official 121:7f86b4238bec 2490 /* The count of FMC_TAGVDW0S */
mbed_official 121:7f86b4238bec 2491 #define FMC_TAGVDW0S_COUNT (8U)
mbed_official 121:7f86b4238bec 2492
mbed_official 121:7f86b4238bec 2493 /*! @name TAGVDW1S - Cache Tag Storage */
mbed_official 121:7f86b4238bec 2494 #define FMC_TAGVDW1S_valid_MASK (0x1U)
mbed_official 121:7f86b4238bec 2495 #define FMC_TAGVDW1S_valid_SHIFT (0U)
mbed_official 121:7f86b4238bec 2496 #define FMC_TAGVDW1S_valid(x) (((uint32_t)(((uint32_t)(x)) << FMC_TAGVDW1S_valid_SHIFT)) & FMC_TAGVDW1S_valid_MASK)
mbed_official 121:7f86b4238bec 2497 #define FMC_TAGVDW1S_tag_MASK (0x7FFE0U)
mbed_official 121:7f86b4238bec 2498 #define FMC_TAGVDW1S_tag_SHIFT (5U)
mbed_official 121:7f86b4238bec 2499 #define FMC_TAGVDW1S_tag(x) (((uint32_t)(((uint32_t)(x)) << FMC_TAGVDW1S_tag_SHIFT)) & FMC_TAGVDW1S_tag_MASK)
mbed_official 121:7f86b4238bec 2500
mbed_official 121:7f86b4238bec 2501 /* The count of FMC_TAGVDW1S */
mbed_official 121:7f86b4238bec 2502 #define FMC_TAGVDW1S_COUNT (8U)
mbed_official 121:7f86b4238bec 2503
mbed_official 121:7f86b4238bec 2504 /*! @name TAGVDW2S - Cache Tag Storage */
mbed_official 121:7f86b4238bec 2505 #define FMC_TAGVDW2S_valid_MASK (0x1U)
mbed_official 121:7f86b4238bec 2506 #define FMC_TAGVDW2S_valid_SHIFT (0U)
mbed_official 121:7f86b4238bec 2507 #define FMC_TAGVDW2S_valid(x) (((uint32_t)(((uint32_t)(x)) << FMC_TAGVDW2S_valid_SHIFT)) & FMC_TAGVDW2S_valid_MASK)
mbed_official 121:7f86b4238bec 2508 #define FMC_TAGVDW2S_tag_MASK (0x7FFE0U)
mbed_official 121:7f86b4238bec 2509 #define FMC_TAGVDW2S_tag_SHIFT (5U)
mbed_official 121:7f86b4238bec 2510 #define FMC_TAGVDW2S_tag(x) (((uint32_t)(((uint32_t)(x)) << FMC_TAGVDW2S_tag_SHIFT)) & FMC_TAGVDW2S_tag_MASK)
mbed_official 121:7f86b4238bec 2511
mbed_official 121:7f86b4238bec 2512 /* The count of FMC_TAGVDW2S */
mbed_official 121:7f86b4238bec 2513 #define FMC_TAGVDW2S_COUNT (8U)
mbed_official 121:7f86b4238bec 2514
mbed_official 121:7f86b4238bec 2515 /*! @name TAGVDW3S - Cache Tag Storage */
mbed_official 121:7f86b4238bec 2516 #define FMC_TAGVDW3S_valid_MASK (0x1U)
mbed_official 121:7f86b4238bec 2517 #define FMC_TAGVDW3S_valid_SHIFT (0U)
mbed_official 121:7f86b4238bec 2518 #define FMC_TAGVDW3S_valid(x) (((uint32_t)(((uint32_t)(x)) << FMC_TAGVDW3S_valid_SHIFT)) & FMC_TAGVDW3S_valid_MASK)
mbed_official 121:7f86b4238bec 2519 #define FMC_TAGVDW3S_tag_MASK (0x7FFE0U)
mbed_official 121:7f86b4238bec 2520 #define FMC_TAGVDW3S_tag_SHIFT (5U)
mbed_official 121:7f86b4238bec 2521 #define FMC_TAGVDW3S_tag(x) (((uint32_t)(((uint32_t)(x)) << FMC_TAGVDW3S_tag_SHIFT)) & FMC_TAGVDW3S_tag_MASK)
mbed_official 121:7f86b4238bec 2522
mbed_official 121:7f86b4238bec 2523 /* The count of FMC_TAGVDW3S */
mbed_official 121:7f86b4238bec 2524 #define FMC_TAGVDW3S_COUNT (8U)
mbed_official 121:7f86b4238bec 2525
mbed_official 121:7f86b4238bec 2526 /*! @name DATA_U - Cache Data Storage (upper word) */
mbed_official 121:7f86b4238bec 2527 #define FMC_DATA_U_data_MASK (0xFFFFFFFFU)
mbed_official 121:7f86b4238bec 2528 #define FMC_DATA_U_data_SHIFT (0U)
mbed_official 121:7f86b4238bec 2529 #define FMC_DATA_U_data(x) (((uint32_t)(((uint32_t)(x)) << FMC_DATA_U_data_SHIFT)) & FMC_DATA_U_data_MASK)
mbed_official 121:7f86b4238bec 2530
mbed_official 121:7f86b4238bec 2531 /* The count of FMC_DATA_U */
mbed_official 121:7f86b4238bec 2532 #define FMC_DATA_U_COUNT (4U)
mbed_official 121:7f86b4238bec 2533
mbed_official 121:7f86b4238bec 2534 /* The count of FMC_DATA_U */
mbed_official 121:7f86b4238bec 2535 #define FMC_DATA_U_COUNT2 (8U)
mbed_official 121:7f86b4238bec 2536
mbed_official 121:7f86b4238bec 2537 /*! @name DATA_L - Cache Data Storage (lower word) */
mbed_official 121:7f86b4238bec 2538 #define FMC_DATA_L_data_MASK (0xFFFFFFFFU)
mbed_official 121:7f86b4238bec 2539 #define FMC_DATA_L_data_SHIFT (0U)
mbed_official 121:7f86b4238bec 2540 #define FMC_DATA_L_data(x) (((uint32_t)(((uint32_t)(x)) << FMC_DATA_L_data_SHIFT)) & FMC_DATA_L_data_MASK)
mbed_official 121:7f86b4238bec 2541
mbed_official 121:7f86b4238bec 2542 /* The count of FMC_DATA_L */
mbed_official 121:7f86b4238bec 2543 #define FMC_DATA_L_COUNT (4U)
mbed_official 121:7f86b4238bec 2544
mbed_official 121:7f86b4238bec 2545 /* The count of FMC_DATA_L */
mbed_official 121:7f86b4238bec 2546 #define FMC_DATA_L_COUNT2 (8U)
mbed_official 121:7f86b4238bec 2547
bogdanm 0:9b334a45a8ff 2548
bogdanm 0:9b334a45a8ff 2549 /*!
bogdanm 0:9b334a45a8ff 2550 * @}
bogdanm 0:9b334a45a8ff 2551 */ /* end of group FMC_Register_Masks */
bogdanm 0:9b334a45a8ff 2552
bogdanm 0:9b334a45a8ff 2553
bogdanm 0:9b334a45a8ff 2554 /* FMC - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 2555 /** Peripheral FMC base address */
bogdanm 0:9b334a45a8ff 2556 #define FMC_BASE (0x4001F000u)
bogdanm 0:9b334a45a8ff 2557 /** Peripheral FMC base pointer */
bogdanm 0:9b334a45a8ff 2558 #define FMC ((FMC_Type *)FMC_BASE)
bogdanm 0:9b334a45a8ff 2559 /** Array initializer of FMC peripheral base addresses */
bogdanm 0:9b334a45a8ff 2560 #define FMC_BASE_ADDRS { FMC_BASE }
bogdanm 0:9b334a45a8ff 2561 /** Array initializer of FMC peripheral base pointers */
bogdanm 0:9b334a45a8ff 2562 #define FMC_BASE_PTRS { FMC }
bogdanm 0:9b334a45a8ff 2563
bogdanm 0:9b334a45a8ff 2564 /*!
bogdanm 0:9b334a45a8ff 2565 * @}
bogdanm 0:9b334a45a8ff 2566 */ /* end of group FMC_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 2567
bogdanm 0:9b334a45a8ff 2568
bogdanm 0:9b334a45a8ff 2569 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 2570 -- FTFA Peripheral Access Layer
bogdanm 0:9b334a45a8ff 2571 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 2572
bogdanm 0:9b334a45a8ff 2573 /*!
bogdanm 0:9b334a45a8ff 2574 * @addtogroup FTFA_Peripheral_Access_Layer FTFA Peripheral Access Layer
bogdanm 0:9b334a45a8ff 2575 * @{
bogdanm 0:9b334a45a8ff 2576 */
bogdanm 0:9b334a45a8ff 2577
bogdanm 0:9b334a45a8ff 2578 /** FTFA - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 2579 typedef struct {
bogdanm 0:9b334a45a8ff 2580 __IO uint8_t FSTAT; /**< Flash Status Register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 2581 __IO uint8_t FCNFG; /**< Flash Configuration Register, offset: 0x1 */
bogdanm 0:9b334a45a8ff 2582 __I uint8_t FSEC; /**< Flash Security Register, offset: 0x2 */
bogdanm 0:9b334a45a8ff 2583 __I uint8_t FOPT; /**< Flash Option Register, offset: 0x3 */
bogdanm 0:9b334a45a8ff 2584 __IO uint8_t FCCOB3; /**< Flash Common Command Object Registers, offset: 0x4 */
bogdanm 0:9b334a45a8ff 2585 __IO uint8_t FCCOB2; /**< Flash Common Command Object Registers, offset: 0x5 */
bogdanm 0:9b334a45a8ff 2586 __IO uint8_t FCCOB1; /**< Flash Common Command Object Registers, offset: 0x6 */
bogdanm 0:9b334a45a8ff 2587 __IO uint8_t FCCOB0; /**< Flash Common Command Object Registers, offset: 0x7 */
bogdanm 0:9b334a45a8ff 2588 __IO uint8_t FCCOB7; /**< Flash Common Command Object Registers, offset: 0x8 */
bogdanm 0:9b334a45a8ff 2589 __IO uint8_t FCCOB6; /**< Flash Common Command Object Registers, offset: 0x9 */
bogdanm 0:9b334a45a8ff 2590 __IO uint8_t FCCOB5; /**< Flash Common Command Object Registers, offset: 0xA */
bogdanm 0:9b334a45a8ff 2591 __IO uint8_t FCCOB4; /**< Flash Common Command Object Registers, offset: 0xB */
bogdanm 0:9b334a45a8ff 2592 __IO uint8_t FCCOBB; /**< Flash Common Command Object Registers, offset: 0xC */
bogdanm 0:9b334a45a8ff 2593 __IO uint8_t FCCOBA; /**< Flash Common Command Object Registers, offset: 0xD */
bogdanm 0:9b334a45a8ff 2594 __IO uint8_t FCCOB9; /**< Flash Common Command Object Registers, offset: 0xE */
bogdanm 0:9b334a45a8ff 2595 __IO uint8_t FCCOB8; /**< Flash Common Command Object Registers, offset: 0xF */
bogdanm 0:9b334a45a8ff 2596 __IO uint8_t FPROT3; /**< Program Flash Protection Registers, offset: 0x10 */
bogdanm 0:9b334a45a8ff 2597 __IO uint8_t FPROT2; /**< Program Flash Protection Registers, offset: 0x11 */
bogdanm 0:9b334a45a8ff 2598 __IO uint8_t FPROT1; /**< Program Flash Protection Registers, offset: 0x12 */
bogdanm 0:9b334a45a8ff 2599 __IO uint8_t FPROT0; /**< Program Flash Protection Registers, offset: 0x13 */
bogdanm 0:9b334a45a8ff 2600 uint8_t RESERVED_0[4];
bogdanm 0:9b334a45a8ff 2601 __I uint8_t XACCH3; /**< Execute-only Access Registers, offset: 0x18 */
bogdanm 0:9b334a45a8ff 2602 __I uint8_t XACCH2; /**< Execute-only Access Registers, offset: 0x19 */
bogdanm 0:9b334a45a8ff 2603 __I uint8_t XACCH1; /**< Execute-only Access Registers, offset: 0x1A */
bogdanm 0:9b334a45a8ff 2604 __I uint8_t XACCH0; /**< Execute-only Access Registers, offset: 0x1B */
bogdanm 0:9b334a45a8ff 2605 __I uint8_t XACCL3; /**< Execute-only Access Registers, offset: 0x1C */
bogdanm 0:9b334a45a8ff 2606 __I uint8_t XACCL2; /**< Execute-only Access Registers, offset: 0x1D */
bogdanm 0:9b334a45a8ff 2607 __I uint8_t XACCL1; /**< Execute-only Access Registers, offset: 0x1E */
bogdanm 0:9b334a45a8ff 2608 __I uint8_t XACCL0; /**< Execute-only Access Registers, offset: 0x1F */
bogdanm 0:9b334a45a8ff 2609 __I uint8_t SACCH3; /**< Supervisor-only Access Registers, offset: 0x20 */
bogdanm 0:9b334a45a8ff 2610 __I uint8_t SACCH2; /**< Supervisor-only Access Registers, offset: 0x21 */
bogdanm 0:9b334a45a8ff 2611 __I uint8_t SACCH1; /**< Supervisor-only Access Registers, offset: 0x22 */
bogdanm 0:9b334a45a8ff 2612 __I uint8_t SACCH0; /**< Supervisor-only Access Registers, offset: 0x23 */
bogdanm 0:9b334a45a8ff 2613 __I uint8_t SACCL3; /**< Supervisor-only Access Registers, offset: 0x24 */
bogdanm 0:9b334a45a8ff 2614 __I uint8_t SACCL2; /**< Supervisor-only Access Registers, offset: 0x25 */
bogdanm 0:9b334a45a8ff 2615 __I uint8_t SACCL1; /**< Supervisor-only Access Registers, offset: 0x26 */
bogdanm 0:9b334a45a8ff 2616 __I uint8_t SACCL0; /**< Supervisor-only Access Registers, offset: 0x27 */
bogdanm 0:9b334a45a8ff 2617 __I uint8_t FACSS; /**< Flash Access Segment Size Register, offset: 0x28 */
bogdanm 0:9b334a45a8ff 2618 uint8_t RESERVED_1[2];
bogdanm 0:9b334a45a8ff 2619 __I uint8_t FACSN; /**< Flash Access Segment Number Register, offset: 0x2B */
mbed_official 121:7f86b4238bec 2620 } FTFA_Type;
bogdanm 0:9b334a45a8ff 2621
bogdanm 0:9b334a45a8ff 2622 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 2623 -- FTFA Register Masks
bogdanm 0:9b334a45a8ff 2624 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 2625
bogdanm 0:9b334a45a8ff 2626 /*!
bogdanm 0:9b334a45a8ff 2627 * @addtogroup FTFA_Register_Masks FTFA Register Masks
bogdanm 0:9b334a45a8ff 2628 * @{
bogdanm 0:9b334a45a8ff 2629 */
bogdanm 0:9b334a45a8ff 2630
mbed_official 121:7f86b4238bec 2631 /*! @name FSTAT - Flash Status Register */
mbed_official 121:7f86b4238bec 2632 #define FTFA_FSTAT_MGSTAT0_MASK (0x1U)
mbed_official 121:7f86b4238bec 2633 #define FTFA_FSTAT_MGSTAT0_SHIFT (0U)
mbed_official 121:7f86b4238bec 2634 #define FTFA_FSTAT_MGSTAT0(x) (((uint8_t)(((uint8_t)(x)) << FTFA_FSTAT_MGSTAT0_SHIFT)) & FTFA_FSTAT_MGSTAT0_MASK)
mbed_official 121:7f86b4238bec 2635 #define FTFA_FSTAT_FPVIOL_MASK (0x10U)
mbed_official 121:7f86b4238bec 2636 #define FTFA_FSTAT_FPVIOL_SHIFT (4U)
mbed_official 121:7f86b4238bec 2637 #define FTFA_FSTAT_FPVIOL(x) (((uint8_t)(((uint8_t)(x)) << FTFA_FSTAT_FPVIOL_SHIFT)) & FTFA_FSTAT_FPVIOL_MASK)
mbed_official 121:7f86b4238bec 2638 #define FTFA_FSTAT_ACCERR_MASK (0x20U)
mbed_official 121:7f86b4238bec 2639 #define FTFA_FSTAT_ACCERR_SHIFT (5U)
mbed_official 121:7f86b4238bec 2640 #define FTFA_FSTAT_ACCERR(x) (((uint8_t)(((uint8_t)(x)) << FTFA_FSTAT_ACCERR_SHIFT)) & FTFA_FSTAT_ACCERR_MASK)
mbed_official 121:7f86b4238bec 2641 #define FTFA_FSTAT_RDCOLERR_MASK (0x40U)
mbed_official 121:7f86b4238bec 2642 #define FTFA_FSTAT_RDCOLERR_SHIFT (6U)
mbed_official 121:7f86b4238bec 2643 #define FTFA_FSTAT_RDCOLERR(x) (((uint8_t)(((uint8_t)(x)) << FTFA_FSTAT_RDCOLERR_SHIFT)) & FTFA_FSTAT_RDCOLERR_MASK)
mbed_official 121:7f86b4238bec 2644 #define FTFA_FSTAT_CCIF_MASK (0x80U)
mbed_official 121:7f86b4238bec 2645 #define FTFA_FSTAT_CCIF_SHIFT (7U)
mbed_official 121:7f86b4238bec 2646 #define FTFA_FSTAT_CCIF(x) (((uint8_t)(((uint8_t)(x)) << FTFA_FSTAT_CCIF_SHIFT)) & FTFA_FSTAT_CCIF_MASK)
mbed_official 121:7f86b4238bec 2647
mbed_official 121:7f86b4238bec 2648 /*! @name FCNFG - Flash Configuration Register */
mbed_official 121:7f86b4238bec 2649 #define FTFA_FCNFG_ERSSUSP_MASK (0x10U)
mbed_official 121:7f86b4238bec 2650 #define FTFA_FCNFG_ERSSUSP_SHIFT (4U)
mbed_official 121:7f86b4238bec 2651 #define FTFA_FCNFG_ERSSUSP(x) (((uint8_t)(((uint8_t)(x)) << FTFA_FCNFG_ERSSUSP_SHIFT)) & FTFA_FCNFG_ERSSUSP_MASK)
mbed_official 121:7f86b4238bec 2652 #define FTFA_FCNFG_ERSAREQ_MASK (0x20U)
mbed_official 121:7f86b4238bec 2653 #define FTFA_FCNFG_ERSAREQ_SHIFT (5U)
mbed_official 121:7f86b4238bec 2654 #define FTFA_FCNFG_ERSAREQ(x) (((uint8_t)(((uint8_t)(x)) << FTFA_FCNFG_ERSAREQ_SHIFT)) & FTFA_FCNFG_ERSAREQ_MASK)
mbed_official 121:7f86b4238bec 2655 #define FTFA_FCNFG_RDCOLLIE_MASK (0x40U)
mbed_official 121:7f86b4238bec 2656 #define FTFA_FCNFG_RDCOLLIE_SHIFT (6U)
mbed_official 121:7f86b4238bec 2657 #define FTFA_FCNFG_RDCOLLIE(x) (((uint8_t)(((uint8_t)(x)) << FTFA_FCNFG_RDCOLLIE_SHIFT)) & FTFA_FCNFG_RDCOLLIE_MASK)
mbed_official 121:7f86b4238bec 2658 #define FTFA_FCNFG_CCIE_MASK (0x80U)
mbed_official 121:7f86b4238bec 2659 #define FTFA_FCNFG_CCIE_SHIFT (7U)
mbed_official 121:7f86b4238bec 2660 #define FTFA_FCNFG_CCIE(x) (((uint8_t)(((uint8_t)(x)) << FTFA_FCNFG_CCIE_SHIFT)) & FTFA_FCNFG_CCIE_MASK)
mbed_official 121:7f86b4238bec 2661
mbed_official 121:7f86b4238bec 2662 /*! @name FSEC - Flash Security Register */
mbed_official 121:7f86b4238bec 2663 #define FTFA_FSEC_SEC_MASK (0x3U)
mbed_official 121:7f86b4238bec 2664 #define FTFA_FSEC_SEC_SHIFT (0U)
mbed_official 121:7f86b4238bec 2665 #define FTFA_FSEC_SEC(x) (((uint8_t)(((uint8_t)(x)) << FTFA_FSEC_SEC_SHIFT)) & FTFA_FSEC_SEC_MASK)
mbed_official 121:7f86b4238bec 2666 #define FTFA_FSEC_FSLACC_MASK (0xCU)
mbed_official 121:7f86b4238bec 2667 #define FTFA_FSEC_FSLACC_SHIFT (2U)
mbed_official 121:7f86b4238bec 2668 #define FTFA_FSEC_FSLACC(x) (((uint8_t)(((uint8_t)(x)) << FTFA_FSEC_FSLACC_SHIFT)) & FTFA_FSEC_FSLACC_MASK)
mbed_official 121:7f86b4238bec 2669 #define FTFA_FSEC_MEEN_MASK (0x30U)
mbed_official 121:7f86b4238bec 2670 #define FTFA_FSEC_MEEN_SHIFT (4U)
mbed_official 121:7f86b4238bec 2671 #define FTFA_FSEC_MEEN(x) (((uint8_t)(((uint8_t)(x)) << FTFA_FSEC_MEEN_SHIFT)) & FTFA_FSEC_MEEN_MASK)
mbed_official 121:7f86b4238bec 2672 #define FTFA_FSEC_KEYEN_MASK (0xC0U)
mbed_official 121:7f86b4238bec 2673 #define FTFA_FSEC_KEYEN_SHIFT (6U)
mbed_official 121:7f86b4238bec 2674 #define FTFA_FSEC_KEYEN(x) (((uint8_t)(((uint8_t)(x)) << FTFA_FSEC_KEYEN_SHIFT)) & FTFA_FSEC_KEYEN_MASK)
mbed_official 121:7f86b4238bec 2675
mbed_official 121:7f86b4238bec 2676 /*! @name FOPT - Flash Option Register */
mbed_official 121:7f86b4238bec 2677 #define FTFA_FOPT_OPT_MASK (0xFFU)
mbed_official 121:7f86b4238bec 2678 #define FTFA_FOPT_OPT_SHIFT (0U)
mbed_official 121:7f86b4238bec 2679 #define FTFA_FOPT_OPT(x) (((uint8_t)(((uint8_t)(x)) << FTFA_FOPT_OPT_SHIFT)) & FTFA_FOPT_OPT_MASK)
mbed_official 121:7f86b4238bec 2680
mbed_official 121:7f86b4238bec 2681 /*! @name FCCOB3 - Flash Common Command Object Registers */
mbed_official 121:7f86b4238bec 2682 #define FTFA_FCCOB3_CCOBn_MASK (0xFFU)
mbed_official 121:7f86b4238bec 2683 #define FTFA_FCCOB3_CCOBn_SHIFT (0U)
mbed_official 121:7f86b4238bec 2684 #define FTFA_FCCOB3_CCOBn(x) (((uint8_t)(((uint8_t)(x)) << FTFA_FCCOB3_CCOBn_SHIFT)) & FTFA_FCCOB3_CCOBn_MASK)
mbed_official 121:7f86b4238bec 2685
mbed_official 121:7f86b4238bec 2686 /*! @name FCCOB2 - Flash Common Command Object Registers */
mbed_official 121:7f86b4238bec 2687 #define FTFA_FCCOB2_CCOBn_MASK (0xFFU)
mbed_official 121:7f86b4238bec 2688 #define FTFA_FCCOB2_CCOBn_SHIFT (0U)
mbed_official 121:7f86b4238bec 2689 #define FTFA_FCCOB2_CCOBn(x) (((uint8_t)(((uint8_t)(x)) << FTFA_FCCOB2_CCOBn_SHIFT)) & FTFA_FCCOB2_CCOBn_MASK)
mbed_official 121:7f86b4238bec 2690
mbed_official 121:7f86b4238bec 2691 /*! @name FCCOB1 - Flash Common Command Object Registers */
mbed_official 121:7f86b4238bec 2692 #define FTFA_FCCOB1_CCOBn_MASK (0xFFU)
mbed_official 121:7f86b4238bec 2693 #define FTFA_FCCOB1_CCOBn_SHIFT (0U)
mbed_official 121:7f86b4238bec 2694 #define FTFA_FCCOB1_CCOBn(x) (((uint8_t)(((uint8_t)(x)) << FTFA_FCCOB1_CCOBn_SHIFT)) & FTFA_FCCOB1_CCOBn_MASK)
mbed_official 121:7f86b4238bec 2695
mbed_official 121:7f86b4238bec 2696 /*! @name FCCOB0 - Flash Common Command Object Registers */
mbed_official 121:7f86b4238bec 2697 #define FTFA_FCCOB0_CCOBn_MASK (0xFFU)
mbed_official 121:7f86b4238bec 2698 #define FTFA_FCCOB0_CCOBn_SHIFT (0U)
mbed_official 121:7f86b4238bec 2699 #define FTFA_FCCOB0_CCOBn(x) (((uint8_t)(((uint8_t)(x)) << FTFA_FCCOB0_CCOBn_SHIFT)) & FTFA_FCCOB0_CCOBn_MASK)
mbed_official 121:7f86b4238bec 2700
mbed_official 121:7f86b4238bec 2701 /*! @name FCCOB7 - Flash Common Command Object Registers */
mbed_official 121:7f86b4238bec 2702 #define FTFA_FCCOB7_CCOBn_MASK (0xFFU)
mbed_official 121:7f86b4238bec 2703 #define FTFA_FCCOB7_CCOBn_SHIFT (0U)
mbed_official 121:7f86b4238bec 2704 #define FTFA_FCCOB7_CCOBn(x) (((uint8_t)(((uint8_t)(x)) << FTFA_FCCOB7_CCOBn_SHIFT)) & FTFA_FCCOB7_CCOBn_MASK)
mbed_official 121:7f86b4238bec 2705
mbed_official 121:7f86b4238bec 2706 /*! @name FCCOB6 - Flash Common Command Object Registers */
mbed_official 121:7f86b4238bec 2707 #define FTFA_FCCOB6_CCOBn_MASK (0xFFU)
mbed_official 121:7f86b4238bec 2708 #define FTFA_FCCOB6_CCOBn_SHIFT (0U)
mbed_official 121:7f86b4238bec 2709 #define FTFA_FCCOB6_CCOBn(x) (((uint8_t)(((uint8_t)(x)) << FTFA_FCCOB6_CCOBn_SHIFT)) & FTFA_FCCOB6_CCOBn_MASK)
mbed_official 121:7f86b4238bec 2710
mbed_official 121:7f86b4238bec 2711 /*! @name FCCOB5 - Flash Common Command Object Registers */
mbed_official 121:7f86b4238bec 2712 #define FTFA_FCCOB5_CCOBn_MASK (0xFFU)
mbed_official 121:7f86b4238bec 2713 #define FTFA_FCCOB5_CCOBn_SHIFT (0U)
mbed_official 121:7f86b4238bec 2714 #define FTFA_FCCOB5_CCOBn(x) (((uint8_t)(((uint8_t)(x)) << FTFA_FCCOB5_CCOBn_SHIFT)) & FTFA_FCCOB5_CCOBn_MASK)
mbed_official 121:7f86b4238bec 2715
mbed_official 121:7f86b4238bec 2716 /*! @name FCCOB4 - Flash Common Command Object Registers */
mbed_official 121:7f86b4238bec 2717 #define FTFA_FCCOB4_CCOBn_MASK (0xFFU)
mbed_official 121:7f86b4238bec 2718 #define FTFA_FCCOB4_CCOBn_SHIFT (0U)
mbed_official 121:7f86b4238bec 2719 #define FTFA_FCCOB4_CCOBn(x) (((uint8_t)(((uint8_t)(x)) << FTFA_FCCOB4_CCOBn_SHIFT)) & FTFA_FCCOB4_CCOBn_MASK)
mbed_official 121:7f86b4238bec 2720
mbed_official 121:7f86b4238bec 2721 /*! @name FCCOBB - Flash Common Command Object Registers */
mbed_official 121:7f86b4238bec 2722 #define FTFA_FCCOBB_CCOBn_MASK (0xFFU)
mbed_official 121:7f86b4238bec 2723 #define FTFA_FCCOBB_CCOBn_SHIFT (0U)
mbed_official 121:7f86b4238bec 2724 #define FTFA_FCCOBB_CCOBn(x) (((uint8_t)(((uint8_t)(x)) << FTFA_FCCOBB_CCOBn_SHIFT)) & FTFA_FCCOBB_CCOBn_MASK)
mbed_official 121:7f86b4238bec 2725
mbed_official 121:7f86b4238bec 2726 /*! @name FCCOBA - Flash Common Command Object Registers */
mbed_official 121:7f86b4238bec 2727 #define FTFA_FCCOBA_CCOBn_MASK (0xFFU)
mbed_official 121:7f86b4238bec 2728 #define FTFA_FCCOBA_CCOBn_SHIFT (0U)
mbed_official 121:7f86b4238bec 2729 #define FTFA_FCCOBA_CCOBn(x) (((uint8_t)(((uint8_t)(x)) << FTFA_FCCOBA_CCOBn_SHIFT)) & FTFA_FCCOBA_CCOBn_MASK)
mbed_official 121:7f86b4238bec 2730
mbed_official 121:7f86b4238bec 2731 /*! @name FCCOB9 - Flash Common Command Object Registers */
mbed_official 121:7f86b4238bec 2732 #define FTFA_FCCOB9_CCOBn_MASK (0xFFU)
mbed_official 121:7f86b4238bec 2733 #define FTFA_FCCOB9_CCOBn_SHIFT (0U)
mbed_official 121:7f86b4238bec 2734 #define FTFA_FCCOB9_CCOBn(x) (((uint8_t)(((uint8_t)(x)) << FTFA_FCCOB9_CCOBn_SHIFT)) & FTFA_FCCOB9_CCOBn_MASK)
mbed_official 121:7f86b4238bec 2735
mbed_official 121:7f86b4238bec 2736 /*! @name FCCOB8 - Flash Common Command Object Registers */
mbed_official 121:7f86b4238bec 2737 #define FTFA_FCCOB8_CCOBn_MASK (0xFFU)
mbed_official 121:7f86b4238bec 2738 #define FTFA_FCCOB8_CCOBn_SHIFT (0U)
mbed_official 121:7f86b4238bec 2739 #define FTFA_FCCOB8_CCOBn(x) (((uint8_t)(((uint8_t)(x)) << FTFA_FCCOB8_CCOBn_SHIFT)) & FTFA_FCCOB8_CCOBn_MASK)
mbed_official 121:7f86b4238bec 2740
mbed_official 121:7f86b4238bec 2741 /*! @name FPROT3 - Program Flash Protection Registers */
mbed_official 121:7f86b4238bec 2742 #define FTFA_FPROT3_PROT_MASK (0xFFU)
mbed_official 121:7f86b4238bec 2743 #define FTFA_FPROT3_PROT_SHIFT (0U)
mbed_official 121:7f86b4238bec 2744 #define FTFA_FPROT3_PROT(x) (((uint8_t)(((uint8_t)(x)) << FTFA_FPROT3_PROT_SHIFT)) & FTFA_FPROT3_PROT_MASK)
mbed_official 121:7f86b4238bec 2745
mbed_official 121:7f86b4238bec 2746 /*! @name FPROT2 - Program Flash Protection Registers */
mbed_official 121:7f86b4238bec 2747 #define FTFA_FPROT2_PROT_MASK (0xFFU)
mbed_official 121:7f86b4238bec 2748 #define FTFA_FPROT2_PROT_SHIFT (0U)
mbed_official 121:7f86b4238bec 2749 #define FTFA_FPROT2_PROT(x) (((uint8_t)(((uint8_t)(x)) << FTFA_FPROT2_PROT_SHIFT)) & FTFA_FPROT2_PROT_MASK)
mbed_official 121:7f86b4238bec 2750
mbed_official 121:7f86b4238bec 2751 /*! @name FPROT1 - Program Flash Protection Registers */
mbed_official 121:7f86b4238bec 2752 #define FTFA_FPROT1_PROT_MASK (0xFFU)
mbed_official 121:7f86b4238bec 2753 #define FTFA_FPROT1_PROT_SHIFT (0U)
mbed_official 121:7f86b4238bec 2754 #define FTFA_FPROT1_PROT(x) (((uint8_t)(((uint8_t)(x)) << FTFA_FPROT1_PROT_SHIFT)) & FTFA_FPROT1_PROT_MASK)
mbed_official 121:7f86b4238bec 2755
mbed_official 121:7f86b4238bec 2756 /*! @name FPROT0 - Program Flash Protection Registers */
mbed_official 121:7f86b4238bec 2757 #define FTFA_FPROT0_PROT_MASK (0xFFU)
mbed_official 121:7f86b4238bec 2758 #define FTFA_FPROT0_PROT_SHIFT (0U)
mbed_official 121:7f86b4238bec 2759 #define FTFA_FPROT0_PROT(x) (((uint8_t)(((uint8_t)(x)) << FTFA_FPROT0_PROT_SHIFT)) & FTFA_FPROT0_PROT_MASK)
mbed_official 121:7f86b4238bec 2760
mbed_official 121:7f86b4238bec 2761 /*! @name XACCH3 - Execute-only Access Registers */
mbed_official 121:7f86b4238bec 2762 #define FTFA_XACCH3_XA_MASK (0xFFU)
mbed_official 121:7f86b4238bec 2763 #define FTFA_XACCH3_XA_SHIFT (0U)
mbed_official 121:7f86b4238bec 2764 #define FTFA_XACCH3_XA(x) (((uint8_t)(((uint8_t)(x)) << FTFA_XACCH3_XA_SHIFT)) & FTFA_XACCH3_XA_MASK)
mbed_official 121:7f86b4238bec 2765
mbed_official 121:7f86b4238bec 2766 /*! @name XACCH2 - Execute-only Access Registers */
mbed_official 121:7f86b4238bec 2767 #define FTFA_XACCH2_XA_MASK (0xFFU)
mbed_official 121:7f86b4238bec 2768 #define FTFA_XACCH2_XA_SHIFT (0U)
mbed_official 121:7f86b4238bec 2769 #define FTFA_XACCH2_XA(x) (((uint8_t)(((uint8_t)(x)) << FTFA_XACCH2_XA_SHIFT)) & FTFA_XACCH2_XA_MASK)
mbed_official 121:7f86b4238bec 2770
mbed_official 121:7f86b4238bec 2771 /*! @name XACCH1 - Execute-only Access Registers */
mbed_official 121:7f86b4238bec 2772 #define FTFA_XACCH1_XA_MASK (0xFFU)
mbed_official 121:7f86b4238bec 2773 #define FTFA_XACCH1_XA_SHIFT (0U)
mbed_official 121:7f86b4238bec 2774 #define FTFA_XACCH1_XA(x) (((uint8_t)(((uint8_t)(x)) << FTFA_XACCH1_XA_SHIFT)) & FTFA_XACCH1_XA_MASK)
mbed_official 121:7f86b4238bec 2775
mbed_official 121:7f86b4238bec 2776 /*! @name XACCH0 - Execute-only Access Registers */
mbed_official 121:7f86b4238bec 2777 #define FTFA_XACCH0_XA_MASK (0xFFU)
mbed_official 121:7f86b4238bec 2778 #define FTFA_XACCH0_XA_SHIFT (0U)
mbed_official 121:7f86b4238bec 2779 #define FTFA_XACCH0_XA(x) (((uint8_t)(((uint8_t)(x)) << FTFA_XACCH0_XA_SHIFT)) & FTFA_XACCH0_XA_MASK)
mbed_official 121:7f86b4238bec 2780
mbed_official 121:7f86b4238bec 2781 /*! @name XACCL3 - Execute-only Access Registers */
mbed_official 121:7f86b4238bec 2782 #define FTFA_XACCL3_XA_MASK (0xFFU)
mbed_official 121:7f86b4238bec 2783 #define FTFA_XACCL3_XA_SHIFT (0U)
mbed_official 121:7f86b4238bec 2784 #define FTFA_XACCL3_XA(x) (((uint8_t)(((uint8_t)(x)) << FTFA_XACCL3_XA_SHIFT)) & FTFA_XACCL3_XA_MASK)
mbed_official 121:7f86b4238bec 2785
mbed_official 121:7f86b4238bec 2786 /*! @name XACCL2 - Execute-only Access Registers */
mbed_official 121:7f86b4238bec 2787 #define FTFA_XACCL2_XA_MASK (0xFFU)
mbed_official 121:7f86b4238bec 2788 #define FTFA_XACCL2_XA_SHIFT (0U)
mbed_official 121:7f86b4238bec 2789 #define FTFA_XACCL2_XA(x) (((uint8_t)(((uint8_t)(x)) << FTFA_XACCL2_XA_SHIFT)) & FTFA_XACCL2_XA_MASK)
mbed_official 121:7f86b4238bec 2790
mbed_official 121:7f86b4238bec 2791 /*! @name XACCL1 - Execute-only Access Registers */
mbed_official 121:7f86b4238bec 2792 #define FTFA_XACCL1_XA_MASK (0xFFU)
mbed_official 121:7f86b4238bec 2793 #define FTFA_XACCL1_XA_SHIFT (0U)
mbed_official 121:7f86b4238bec 2794 #define FTFA_XACCL1_XA(x) (((uint8_t)(((uint8_t)(x)) << FTFA_XACCL1_XA_SHIFT)) & FTFA_XACCL1_XA_MASK)
mbed_official 121:7f86b4238bec 2795
mbed_official 121:7f86b4238bec 2796 /*! @name XACCL0 - Execute-only Access Registers */
mbed_official 121:7f86b4238bec 2797 #define FTFA_XACCL0_XA_MASK (0xFFU)
mbed_official 121:7f86b4238bec 2798 #define FTFA_XACCL0_XA_SHIFT (0U)
mbed_official 121:7f86b4238bec 2799 #define FTFA_XACCL0_XA(x) (((uint8_t)(((uint8_t)(x)) << FTFA_XACCL0_XA_SHIFT)) & FTFA_XACCL0_XA_MASK)
mbed_official 121:7f86b4238bec 2800
mbed_official 121:7f86b4238bec 2801 /*! @name SACCH3 - Supervisor-only Access Registers */
mbed_official 121:7f86b4238bec 2802 #define FTFA_SACCH3_SA_MASK (0xFFU)
mbed_official 121:7f86b4238bec 2803 #define FTFA_SACCH3_SA_SHIFT (0U)
mbed_official 121:7f86b4238bec 2804 #define FTFA_SACCH3_SA(x) (((uint8_t)(((uint8_t)(x)) << FTFA_SACCH3_SA_SHIFT)) & FTFA_SACCH3_SA_MASK)
mbed_official 121:7f86b4238bec 2805
mbed_official 121:7f86b4238bec 2806 /*! @name SACCH2 - Supervisor-only Access Registers */
mbed_official 121:7f86b4238bec 2807 #define FTFA_SACCH2_SA_MASK (0xFFU)
mbed_official 121:7f86b4238bec 2808 #define FTFA_SACCH2_SA_SHIFT (0U)
mbed_official 121:7f86b4238bec 2809 #define FTFA_SACCH2_SA(x) (((uint8_t)(((uint8_t)(x)) << FTFA_SACCH2_SA_SHIFT)) & FTFA_SACCH2_SA_MASK)
mbed_official 121:7f86b4238bec 2810
mbed_official 121:7f86b4238bec 2811 /*! @name SACCH1 - Supervisor-only Access Registers */
mbed_official 121:7f86b4238bec 2812 #define FTFA_SACCH1_SA_MASK (0xFFU)
mbed_official 121:7f86b4238bec 2813 #define FTFA_SACCH1_SA_SHIFT (0U)
mbed_official 121:7f86b4238bec 2814 #define FTFA_SACCH1_SA(x) (((uint8_t)(((uint8_t)(x)) << FTFA_SACCH1_SA_SHIFT)) & FTFA_SACCH1_SA_MASK)
mbed_official 121:7f86b4238bec 2815
mbed_official 121:7f86b4238bec 2816 /*! @name SACCH0 - Supervisor-only Access Registers */
mbed_official 121:7f86b4238bec 2817 #define FTFA_SACCH0_SA_MASK (0xFFU)
mbed_official 121:7f86b4238bec 2818 #define FTFA_SACCH0_SA_SHIFT (0U)
mbed_official 121:7f86b4238bec 2819 #define FTFA_SACCH0_SA(x) (((uint8_t)(((uint8_t)(x)) << FTFA_SACCH0_SA_SHIFT)) & FTFA_SACCH0_SA_MASK)
mbed_official 121:7f86b4238bec 2820
mbed_official 121:7f86b4238bec 2821 /*! @name SACCL3 - Supervisor-only Access Registers */
mbed_official 121:7f86b4238bec 2822 #define FTFA_SACCL3_SA_MASK (0xFFU)
mbed_official 121:7f86b4238bec 2823 #define FTFA_SACCL3_SA_SHIFT (0U)
mbed_official 121:7f86b4238bec 2824 #define FTFA_SACCL3_SA(x) (((uint8_t)(((uint8_t)(x)) << FTFA_SACCL3_SA_SHIFT)) & FTFA_SACCL3_SA_MASK)
mbed_official 121:7f86b4238bec 2825
mbed_official 121:7f86b4238bec 2826 /*! @name SACCL2 - Supervisor-only Access Registers */
mbed_official 121:7f86b4238bec 2827 #define FTFA_SACCL2_SA_MASK (0xFFU)
mbed_official 121:7f86b4238bec 2828 #define FTFA_SACCL2_SA_SHIFT (0U)
mbed_official 121:7f86b4238bec 2829 #define FTFA_SACCL2_SA(x) (((uint8_t)(((uint8_t)(x)) << FTFA_SACCL2_SA_SHIFT)) & FTFA_SACCL2_SA_MASK)
mbed_official 121:7f86b4238bec 2830
mbed_official 121:7f86b4238bec 2831 /*! @name SACCL1 - Supervisor-only Access Registers */
mbed_official 121:7f86b4238bec 2832 #define FTFA_SACCL1_SA_MASK (0xFFU)
mbed_official 121:7f86b4238bec 2833 #define FTFA_SACCL1_SA_SHIFT (0U)
mbed_official 121:7f86b4238bec 2834 #define FTFA_SACCL1_SA(x) (((uint8_t)(((uint8_t)(x)) << FTFA_SACCL1_SA_SHIFT)) & FTFA_SACCL1_SA_MASK)
mbed_official 121:7f86b4238bec 2835
mbed_official 121:7f86b4238bec 2836 /*! @name SACCL0 - Supervisor-only Access Registers */
mbed_official 121:7f86b4238bec 2837 #define FTFA_SACCL0_SA_MASK (0xFFU)
mbed_official 121:7f86b4238bec 2838 #define FTFA_SACCL0_SA_SHIFT (0U)
mbed_official 121:7f86b4238bec 2839 #define FTFA_SACCL0_SA(x) (((uint8_t)(((uint8_t)(x)) << FTFA_SACCL0_SA_SHIFT)) & FTFA_SACCL0_SA_MASK)
mbed_official 121:7f86b4238bec 2840
mbed_official 121:7f86b4238bec 2841 /*! @name FACSS - Flash Access Segment Size Register */
mbed_official 121:7f86b4238bec 2842 #define FTFA_FACSS_SGSIZE_MASK (0xFFU)
mbed_official 121:7f86b4238bec 2843 #define FTFA_FACSS_SGSIZE_SHIFT (0U)
mbed_official 121:7f86b4238bec 2844 #define FTFA_FACSS_SGSIZE(x) (((uint8_t)(((uint8_t)(x)) << FTFA_FACSS_SGSIZE_SHIFT)) & FTFA_FACSS_SGSIZE_MASK)
mbed_official 121:7f86b4238bec 2845
mbed_official 121:7f86b4238bec 2846 /*! @name FACSN - Flash Access Segment Number Register */
mbed_official 121:7f86b4238bec 2847 #define FTFA_FACSN_NUMSG_MASK (0xFFU)
mbed_official 121:7f86b4238bec 2848 #define FTFA_FACSN_NUMSG_SHIFT (0U)
mbed_official 121:7f86b4238bec 2849 #define FTFA_FACSN_NUMSG(x) (((uint8_t)(((uint8_t)(x)) << FTFA_FACSN_NUMSG_SHIFT)) & FTFA_FACSN_NUMSG_MASK)
mbed_official 121:7f86b4238bec 2850
bogdanm 0:9b334a45a8ff 2851
bogdanm 0:9b334a45a8ff 2852 /*!
bogdanm 0:9b334a45a8ff 2853 * @}
bogdanm 0:9b334a45a8ff 2854 */ /* end of group FTFA_Register_Masks */
bogdanm 0:9b334a45a8ff 2855
bogdanm 0:9b334a45a8ff 2856
bogdanm 0:9b334a45a8ff 2857 /* FTFA - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 2858 /** Peripheral FTFA base address */
bogdanm 0:9b334a45a8ff 2859 #define FTFA_BASE (0x40020000u)
bogdanm 0:9b334a45a8ff 2860 /** Peripheral FTFA base pointer */
bogdanm 0:9b334a45a8ff 2861 #define FTFA ((FTFA_Type *)FTFA_BASE)
bogdanm 0:9b334a45a8ff 2862 /** Array initializer of FTFA peripheral base addresses */
bogdanm 0:9b334a45a8ff 2863 #define FTFA_BASE_ADDRS { FTFA_BASE }
bogdanm 0:9b334a45a8ff 2864 /** Array initializer of FTFA peripheral base pointers */
bogdanm 0:9b334a45a8ff 2865 #define FTFA_BASE_PTRS { FTFA }
bogdanm 0:9b334a45a8ff 2866 /** Interrupt vectors for the FTFA peripheral type */
bogdanm 0:9b334a45a8ff 2867 #define FTFA_COMMAND_COMPLETE_IRQS { FTF_IRQn }
bogdanm 0:9b334a45a8ff 2868 #define FTFA_READ_COLLISION_IRQS { Read_Collision_IRQn }
bogdanm 0:9b334a45a8ff 2869
bogdanm 0:9b334a45a8ff 2870 /*!
bogdanm 0:9b334a45a8ff 2871 * @}
bogdanm 0:9b334a45a8ff 2872 */ /* end of group FTFA_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 2873
bogdanm 0:9b334a45a8ff 2874
bogdanm 0:9b334a45a8ff 2875 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 2876 -- FTM Peripheral Access Layer
bogdanm 0:9b334a45a8ff 2877 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 2878
bogdanm 0:9b334a45a8ff 2879 /*!
bogdanm 0:9b334a45a8ff 2880 * @addtogroup FTM_Peripheral_Access_Layer FTM Peripheral Access Layer
bogdanm 0:9b334a45a8ff 2881 * @{
bogdanm 0:9b334a45a8ff 2882 */
bogdanm 0:9b334a45a8ff 2883
bogdanm 0:9b334a45a8ff 2884 /** FTM - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 2885 typedef struct {
bogdanm 0:9b334a45a8ff 2886 __IO uint32_t SC; /**< Status And Control, offset: 0x0 */
bogdanm 0:9b334a45a8ff 2887 __IO uint32_t CNT; /**< Counter, offset: 0x4 */
bogdanm 0:9b334a45a8ff 2888 __IO uint32_t MOD; /**< Modulo, offset: 0x8 */
bogdanm 0:9b334a45a8ff 2889 struct { /* offset: 0xC, array step: 0x8 */
bogdanm 0:9b334a45a8ff 2890 __IO uint32_t CnSC; /**< Channel (n) Status And Control, array offset: 0xC, array step: 0x8 */
bogdanm 0:9b334a45a8ff 2891 __IO uint32_t CnV; /**< Channel (n) Value, array offset: 0x10, array step: 0x8 */
bogdanm 0:9b334a45a8ff 2892 } CONTROLS[8];
bogdanm 0:9b334a45a8ff 2893 __IO uint32_t CNTIN; /**< Counter Initial Value, offset: 0x4C */
bogdanm 0:9b334a45a8ff 2894 __IO uint32_t STATUS; /**< Capture And Compare Status, offset: 0x50 */
bogdanm 0:9b334a45a8ff 2895 __IO uint32_t MODE; /**< Features Mode Selection, offset: 0x54 */
bogdanm 0:9b334a45a8ff 2896 __IO uint32_t SYNC; /**< Synchronization, offset: 0x58 */
bogdanm 0:9b334a45a8ff 2897 __IO uint32_t OUTINIT; /**< Initial State For Channels Output, offset: 0x5C */
bogdanm 0:9b334a45a8ff 2898 __IO uint32_t OUTMASK; /**< Output Mask, offset: 0x60 */
bogdanm 0:9b334a45a8ff 2899 __IO uint32_t COMBINE; /**< Function For Linked Channels, offset: 0x64 */
bogdanm 0:9b334a45a8ff 2900 __IO uint32_t DEADTIME; /**< Deadtime Insertion Control, offset: 0x68 */
bogdanm 0:9b334a45a8ff 2901 __IO uint32_t EXTTRIG; /**< FTM External Trigger, offset: 0x6C */
bogdanm 0:9b334a45a8ff 2902 __IO uint32_t POL; /**< Channels Polarity, offset: 0x70 */
bogdanm 0:9b334a45a8ff 2903 __IO uint32_t FMS; /**< Fault Mode Status, offset: 0x74 */
bogdanm 0:9b334a45a8ff 2904 __IO uint32_t FILTER; /**< Input Capture Filter Control, offset: 0x78 */
bogdanm 0:9b334a45a8ff 2905 __IO uint32_t FLTCTRL; /**< Fault Control, offset: 0x7C */
bogdanm 0:9b334a45a8ff 2906 __IO uint32_t QDCTRL; /**< Quadrature Decoder Control And Status, offset: 0x80 */
bogdanm 0:9b334a45a8ff 2907 __IO uint32_t CONF; /**< Configuration, offset: 0x84 */
bogdanm 0:9b334a45a8ff 2908 __IO uint32_t FLTPOL; /**< FTM Fault Input Polarity, offset: 0x88 */
bogdanm 0:9b334a45a8ff 2909 __IO uint32_t SYNCONF; /**< Synchronization Configuration, offset: 0x8C */
bogdanm 0:9b334a45a8ff 2910 __IO uint32_t INVCTRL; /**< FTM Inverting Control, offset: 0x90 */
bogdanm 0:9b334a45a8ff 2911 __IO uint32_t SWOCTRL; /**< FTM Software Output Control, offset: 0x94 */
bogdanm 0:9b334a45a8ff 2912 __IO uint32_t PWMLOAD; /**< FTM PWM Load, offset: 0x98 */
mbed_official 121:7f86b4238bec 2913 } FTM_Type;
bogdanm 0:9b334a45a8ff 2914
bogdanm 0:9b334a45a8ff 2915 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 2916 -- FTM Register Masks
bogdanm 0:9b334a45a8ff 2917 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 2918
bogdanm 0:9b334a45a8ff 2919 /*!
bogdanm 0:9b334a45a8ff 2920 * @addtogroup FTM_Register_Masks FTM Register Masks
bogdanm 0:9b334a45a8ff 2921 * @{
bogdanm 0:9b334a45a8ff 2922 */
bogdanm 0:9b334a45a8ff 2923
mbed_official 121:7f86b4238bec 2924 /*! @name SC - Status And Control */
mbed_official 121:7f86b4238bec 2925 #define FTM_SC_PS_MASK (0x7U)
mbed_official 121:7f86b4238bec 2926 #define FTM_SC_PS_SHIFT (0U)
mbed_official 121:7f86b4238bec 2927 #define FTM_SC_PS(x) (((uint32_t)(((uint32_t)(x)) << FTM_SC_PS_SHIFT)) & FTM_SC_PS_MASK)
mbed_official 121:7f86b4238bec 2928 #define FTM_SC_CLKS_MASK (0x18U)
mbed_official 121:7f86b4238bec 2929 #define FTM_SC_CLKS_SHIFT (3U)
mbed_official 121:7f86b4238bec 2930 #define FTM_SC_CLKS(x) (((uint32_t)(((uint32_t)(x)) << FTM_SC_CLKS_SHIFT)) & FTM_SC_CLKS_MASK)
mbed_official 121:7f86b4238bec 2931 #define FTM_SC_CPWMS_MASK (0x20U)
mbed_official 121:7f86b4238bec 2932 #define FTM_SC_CPWMS_SHIFT (5U)
mbed_official 121:7f86b4238bec 2933 #define FTM_SC_CPWMS(x) (((uint32_t)(((uint32_t)(x)) << FTM_SC_CPWMS_SHIFT)) & FTM_SC_CPWMS_MASK)
mbed_official 121:7f86b4238bec 2934 #define FTM_SC_TOIE_MASK (0x40U)
mbed_official 121:7f86b4238bec 2935 #define FTM_SC_TOIE_SHIFT (6U)
mbed_official 121:7f86b4238bec 2936 #define FTM_SC_TOIE(x) (((uint32_t)(((uint32_t)(x)) << FTM_SC_TOIE_SHIFT)) & FTM_SC_TOIE_MASK)
mbed_official 121:7f86b4238bec 2937 #define FTM_SC_TOF_MASK (0x80U)
mbed_official 121:7f86b4238bec 2938 #define FTM_SC_TOF_SHIFT (7U)
mbed_official 121:7f86b4238bec 2939 #define FTM_SC_TOF(x) (((uint32_t)(((uint32_t)(x)) << FTM_SC_TOF_SHIFT)) & FTM_SC_TOF_MASK)
mbed_official 121:7f86b4238bec 2940
mbed_official 121:7f86b4238bec 2941 /*! @name CNT - Counter */
mbed_official 121:7f86b4238bec 2942 #define FTM_CNT_COUNT_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 2943 #define FTM_CNT_COUNT_SHIFT (0U)
mbed_official 121:7f86b4238bec 2944 #define FTM_CNT_COUNT(x) (((uint32_t)(((uint32_t)(x)) << FTM_CNT_COUNT_SHIFT)) & FTM_CNT_COUNT_MASK)
mbed_official 121:7f86b4238bec 2945
mbed_official 121:7f86b4238bec 2946 /*! @name MOD - Modulo */
mbed_official 121:7f86b4238bec 2947 #define FTM_MOD_MOD_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 2948 #define FTM_MOD_MOD_SHIFT (0U)
mbed_official 121:7f86b4238bec 2949 #define FTM_MOD_MOD(x) (((uint32_t)(((uint32_t)(x)) << FTM_MOD_MOD_SHIFT)) & FTM_MOD_MOD_MASK)
mbed_official 121:7f86b4238bec 2950
mbed_official 121:7f86b4238bec 2951 /*! @name CnSC - Channel (n) Status And Control */
mbed_official 121:7f86b4238bec 2952 #define FTM_CnSC_DMA_MASK (0x1U)
mbed_official 121:7f86b4238bec 2953 #define FTM_CnSC_DMA_SHIFT (0U)
mbed_official 121:7f86b4238bec 2954 #define FTM_CnSC_DMA(x) (((uint32_t)(((uint32_t)(x)) << FTM_CnSC_DMA_SHIFT)) & FTM_CnSC_DMA_MASK)
mbed_official 121:7f86b4238bec 2955 #define FTM_CnSC_ICRST_MASK (0x2U)
mbed_official 121:7f86b4238bec 2956 #define FTM_CnSC_ICRST_SHIFT (1U)
mbed_official 121:7f86b4238bec 2957 #define FTM_CnSC_ICRST(x) (((uint32_t)(((uint32_t)(x)) << FTM_CnSC_ICRST_SHIFT)) & FTM_CnSC_ICRST_MASK)
mbed_official 121:7f86b4238bec 2958 #define FTM_CnSC_ELSA_MASK (0x4U)
mbed_official 121:7f86b4238bec 2959 #define FTM_CnSC_ELSA_SHIFT (2U)
mbed_official 121:7f86b4238bec 2960 #define FTM_CnSC_ELSA(x) (((uint32_t)(((uint32_t)(x)) << FTM_CnSC_ELSA_SHIFT)) & FTM_CnSC_ELSA_MASK)
mbed_official 121:7f86b4238bec 2961 #define FTM_CnSC_ELSB_MASK (0x8U)
mbed_official 121:7f86b4238bec 2962 #define FTM_CnSC_ELSB_SHIFT (3U)
mbed_official 121:7f86b4238bec 2963 #define FTM_CnSC_ELSB(x) (((uint32_t)(((uint32_t)(x)) << FTM_CnSC_ELSB_SHIFT)) & FTM_CnSC_ELSB_MASK)
mbed_official 121:7f86b4238bec 2964 #define FTM_CnSC_MSA_MASK (0x10U)
mbed_official 121:7f86b4238bec 2965 #define FTM_CnSC_MSA_SHIFT (4U)
mbed_official 121:7f86b4238bec 2966 #define FTM_CnSC_MSA(x) (((uint32_t)(((uint32_t)(x)) << FTM_CnSC_MSA_SHIFT)) & FTM_CnSC_MSA_MASK)
mbed_official 121:7f86b4238bec 2967 #define FTM_CnSC_MSB_MASK (0x20U)
mbed_official 121:7f86b4238bec 2968 #define FTM_CnSC_MSB_SHIFT (5U)
mbed_official 121:7f86b4238bec 2969 #define FTM_CnSC_MSB(x) (((uint32_t)(((uint32_t)(x)) << FTM_CnSC_MSB_SHIFT)) & FTM_CnSC_MSB_MASK)
mbed_official 121:7f86b4238bec 2970 #define FTM_CnSC_CHIE_MASK (0x40U)
mbed_official 121:7f86b4238bec 2971 #define FTM_CnSC_CHIE_SHIFT (6U)
mbed_official 121:7f86b4238bec 2972 #define FTM_CnSC_CHIE(x) (((uint32_t)(((uint32_t)(x)) << FTM_CnSC_CHIE_SHIFT)) & FTM_CnSC_CHIE_MASK)
mbed_official 121:7f86b4238bec 2973 #define FTM_CnSC_CHF_MASK (0x80U)
mbed_official 121:7f86b4238bec 2974 #define FTM_CnSC_CHF_SHIFT (7U)
mbed_official 121:7f86b4238bec 2975 #define FTM_CnSC_CHF(x) (((uint32_t)(((uint32_t)(x)) << FTM_CnSC_CHF_SHIFT)) & FTM_CnSC_CHF_MASK)
mbed_official 121:7f86b4238bec 2976
mbed_official 121:7f86b4238bec 2977 /* The count of FTM_CnSC */
mbed_official 121:7f86b4238bec 2978 #define FTM_CnSC_COUNT (8U)
mbed_official 121:7f86b4238bec 2979
mbed_official 121:7f86b4238bec 2980 /*! @name CnV - Channel (n) Value */
mbed_official 121:7f86b4238bec 2981 #define FTM_CnV_VAL_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 2982 #define FTM_CnV_VAL_SHIFT (0U)
mbed_official 121:7f86b4238bec 2983 #define FTM_CnV_VAL(x) (((uint32_t)(((uint32_t)(x)) << FTM_CnV_VAL_SHIFT)) & FTM_CnV_VAL_MASK)
mbed_official 121:7f86b4238bec 2984
mbed_official 121:7f86b4238bec 2985 /* The count of FTM_CnV */
mbed_official 121:7f86b4238bec 2986 #define FTM_CnV_COUNT (8U)
mbed_official 121:7f86b4238bec 2987
mbed_official 121:7f86b4238bec 2988 /*! @name CNTIN - Counter Initial Value */
mbed_official 121:7f86b4238bec 2989 #define FTM_CNTIN_INIT_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 2990 #define FTM_CNTIN_INIT_SHIFT (0U)
mbed_official 121:7f86b4238bec 2991 #define FTM_CNTIN_INIT(x) (((uint32_t)(((uint32_t)(x)) << FTM_CNTIN_INIT_SHIFT)) & FTM_CNTIN_INIT_MASK)
mbed_official 121:7f86b4238bec 2992
mbed_official 121:7f86b4238bec 2993 /*! @name STATUS - Capture And Compare Status */
mbed_official 121:7f86b4238bec 2994 #define FTM_STATUS_CH0F_MASK (0x1U)
mbed_official 121:7f86b4238bec 2995 #define FTM_STATUS_CH0F_SHIFT (0U)
mbed_official 121:7f86b4238bec 2996 #define FTM_STATUS_CH0F(x) (((uint32_t)(((uint32_t)(x)) << FTM_STATUS_CH0F_SHIFT)) & FTM_STATUS_CH0F_MASK)
mbed_official 121:7f86b4238bec 2997 #define FTM_STATUS_CH1F_MASK (0x2U)
mbed_official 121:7f86b4238bec 2998 #define FTM_STATUS_CH1F_SHIFT (1U)
mbed_official 121:7f86b4238bec 2999 #define FTM_STATUS_CH1F(x) (((uint32_t)(((uint32_t)(x)) << FTM_STATUS_CH1F_SHIFT)) & FTM_STATUS_CH1F_MASK)
mbed_official 121:7f86b4238bec 3000 #define FTM_STATUS_CH2F_MASK (0x4U)
mbed_official 121:7f86b4238bec 3001 #define FTM_STATUS_CH2F_SHIFT (2U)
mbed_official 121:7f86b4238bec 3002 #define FTM_STATUS_CH2F(x) (((uint32_t)(((uint32_t)(x)) << FTM_STATUS_CH2F_SHIFT)) & FTM_STATUS_CH2F_MASK)
mbed_official 121:7f86b4238bec 3003 #define FTM_STATUS_CH3F_MASK (0x8U)
mbed_official 121:7f86b4238bec 3004 #define FTM_STATUS_CH3F_SHIFT (3U)
mbed_official 121:7f86b4238bec 3005 #define FTM_STATUS_CH3F(x) (((uint32_t)(((uint32_t)(x)) << FTM_STATUS_CH3F_SHIFT)) & FTM_STATUS_CH3F_MASK)
mbed_official 121:7f86b4238bec 3006 #define FTM_STATUS_CH4F_MASK (0x10U)
mbed_official 121:7f86b4238bec 3007 #define FTM_STATUS_CH4F_SHIFT (4U)
mbed_official 121:7f86b4238bec 3008 #define FTM_STATUS_CH4F(x) (((uint32_t)(((uint32_t)(x)) << FTM_STATUS_CH4F_SHIFT)) & FTM_STATUS_CH4F_MASK)
mbed_official 121:7f86b4238bec 3009 #define FTM_STATUS_CH5F_MASK (0x20U)
mbed_official 121:7f86b4238bec 3010 #define FTM_STATUS_CH5F_SHIFT (5U)
mbed_official 121:7f86b4238bec 3011 #define FTM_STATUS_CH5F(x) (((uint32_t)(((uint32_t)(x)) << FTM_STATUS_CH5F_SHIFT)) & FTM_STATUS_CH5F_MASK)
mbed_official 121:7f86b4238bec 3012 #define FTM_STATUS_CH6F_MASK (0x40U)
mbed_official 121:7f86b4238bec 3013 #define FTM_STATUS_CH6F_SHIFT (6U)
mbed_official 121:7f86b4238bec 3014 #define FTM_STATUS_CH6F(x) (((uint32_t)(((uint32_t)(x)) << FTM_STATUS_CH6F_SHIFT)) & FTM_STATUS_CH6F_MASK)
mbed_official 121:7f86b4238bec 3015 #define FTM_STATUS_CH7F_MASK (0x80U)
mbed_official 121:7f86b4238bec 3016 #define FTM_STATUS_CH7F_SHIFT (7U)
mbed_official 121:7f86b4238bec 3017 #define FTM_STATUS_CH7F(x) (((uint32_t)(((uint32_t)(x)) << FTM_STATUS_CH7F_SHIFT)) & FTM_STATUS_CH7F_MASK)
mbed_official 121:7f86b4238bec 3018
mbed_official 121:7f86b4238bec 3019 /*! @name MODE - Features Mode Selection */
mbed_official 121:7f86b4238bec 3020 #define FTM_MODE_FTMEN_MASK (0x1U)
mbed_official 121:7f86b4238bec 3021 #define FTM_MODE_FTMEN_SHIFT (0U)
mbed_official 121:7f86b4238bec 3022 #define FTM_MODE_FTMEN(x) (((uint32_t)(((uint32_t)(x)) << FTM_MODE_FTMEN_SHIFT)) & FTM_MODE_FTMEN_MASK)
mbed_official 121:7f86b4238bec 3023 #define FTM_MODE_INIT_MASK (0x2U)
mbed_official 121:7f86b4238bec 3024 #define FTM_MODE_INIT_SHIFT (1U)
mbed_official 121:7f86b4238bec 3025 #define FTM_MODE_INIT(x) (((uint32_t)(((uint32_t)(x)) << FTM_MODE_INIT_SHIFT)) & FTM_MODE_INIT_MASK)
mbed_official 121:7f86b4238bec 3026 #define FTM_MODE_WPDIS_MASK (0x4U)
mbed_official 121:7f86b4238bec 3027 #define FTM_MODE_WPDIS_SHIFT (2U)
mbed_official 121:7f86b4238bec 3028 #define FTM_MODE_WPDIS(x) (((uint32_t)(((uint32_t)(x)) << FTM_MODE_WPDIS_SHIFT)) & FTM_MODE_WPDIS_MASK)
mbed_official 121:7f86b4238bec 3029 #define FTM_MODE_PWMSYNC_MASK (0x8U)
mbed_official 121:7f86b4238bec 3030 #define FTM_MODE_PWMSYNC_SHIFT (3U)
mbed_official 121:7f86b4238bec 3031 #define FTM_MODE_PWMSYNC(x) (((uint32_t)(((uint32_t)(x)) << FTM_MODE_PWMSYNC_SHIFT)) & FTM_MODE_PWMSYNC_MASK)
mbed_official 121:7f86b4238bec 3032 #define FTM_MODE_CAPTEST_MASK (0x10U)
mbed_official 121:7f86b4238bec 3033 #define FTM_MODE_CAPTEST_SHIFT (4U)
mbed_official 121:7f86b4238bec 3034 #define FTM_MODE_CAPTEST(x) (((uint32_t)(((uint32_t)(x)) << FTM_MODE_CAPTEST_SHIFT)) & FTM_MODE_CAPTEST_MASK)
mbed_official 121:7f86b4238bec 3035 #define FTM_MODE_FAULTM_MASK (0x60U)
mbed_official 121:7f86b4238bec 3036 #define FTM_MODE_FAULTM_SHIFT (5U)
mbed_official 121:7f86b4238bec 3037 #define FTM_MODE_FAULTM(x) (((uint32_t)(((uint32_t)(x)) << FTM_MODE_FAULTM_SHIFT)) & FTM_MODE_FAULTM_MASK)
mbed_official 121:7f86b4238bec 3038 #define FTM_MODE_FAULTIE_MASK (0x80U)
mbed_official 121:7f86b4238bec 3039 #define FTM_MODE_FAULTIE_SHIFT (7U)
mbed_official 121:7f86b4238bec 3040 #define FTM_MODE_FAULTIE(x) (((uint32_t)(((uint32_t)(x)) << FTM_MODE_FAULTIE_SHIFT)) & FTM_MODE_FAULTIE_MASK)
mbed_official 121:7f86b4238bec 3041
mbed_official 121:7f86b4238bec 3042 /*! @name SYNC - Synchronization */
mbed_official 121:7f86b4238bec 3043 #define FTM_SYNC_CNTMIN_MASK (0x1U)
mbed_official 121:7f86b4238bec 3044 #define FTM_SYNC_CNTMIN_SHIFT (0U)
mbed_official 121:7f86b4238bec 3045 #define FTM_SYNC_CNTMIN(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNC_CNTMIN_SHIFT)) & FTM_SYNC_CNTMIN_MASK)
mbed_official 121:7f86b4238bec 3046 #define FTM_SYNC_CNTMAX_MASK (0x2U)
mbed_official 121:7f86b4238bec 3047 #define FTM_SYNC_CNTMAX_SHIFT (1U)
mbed_official 121:7f86b4238bec 3048 #define FTM_SYNC_CNTMAX(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNC_CNTMAX_SHIFT)) & FTM_SYNC_CNTMAX_MASK)
mbed_official 121:7f86b4238bec 3049 #define FTM_SYNC_REINIT_MASK (0x4U)
mbed_official 121:7f86b4238bec 3050 #define FTM_SYNC_REINIT_SHIFT (2U)
mbed_official 121:7f86b4238bec 3051 #define FTM_SYNC_REINIT(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNC_REINIT_SHIFT)) & FTM_SYNC_REINIT_MASK)
mbed_official 121:7f86b4238bec 3052 #define FTM_SYNC_SYNCHOM_MASK (0x8U)
mbed_official 121:7f86b4238bec 3053 #define FTM_SYNC_SYNCHOM_SHIFT (3U)
mbed_official 121:7f86b4238bec 3054 #define FTM_SYNC_SYNCHOM(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNC_SYNCHOM_SHIFT)) & FTM_SYNC_SYNCHOM_MASK)
mbed_official 121:7f86b4238bec 3055 #define FTM_SYNC_TRIG0_MASK (0x10U)
mbed_official 121:7f86b4238bec 3056 #define FTM_SYNC_TRIG0_SHIFT (4U)
mbed_official 121:7f86b4238bec 3057 #define FTM_SYNC_TRIG0(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNC_TRIG0_SHIFT)) & FTM_SYNC_TRIG0_MASK)
mbed_official 121:7f86b4238bec 3058 #define FTM_SYNC_TRIG1_MASK (0x20U)
mbed_official 121:7f86b4238bec 3059 #define FTM_SYNC_TRIG1_SHIFT (5U)
mbed_official 121:7f86b4238bec 3060 #define FTM_SYNC_TRIG1(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNC_TRIG1_SHIFT)) & FTM_SYNC_TRIG1_MASK)
mbed_official 121:7f86b4238bec 3061 #define FTM_SYNC_TRIG2_MASK (0x40U)
mbed_official 121:7f86b4238bec 3062 #define FTM_SYNC_TRIG2_SHIFT (6U)
mbed_official 121:7f86b4238bec 3063 #define FTM_SYNC_TRIG2(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNC_TRIG2_SHIFT)) & FTM_SYNC_TRIG2_MASK)
mbed_official 121:7f86b4238bec 3064 #define FTM_SYNC_SWSYNC_MASK (0x80U)
mbed_official 121:7f86b4238bec 3065 #define FTM_SYNC_SWSYNC_SHIFT (7U)
mbed_official 121:7f86b4238bec 3066 #define FTM_SYNC_SWSYNC(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNC_SWSYNC_SHIFT)) & FTM_SYNC_SWSYNC_MASK)
mbed_official 121:7f86b4238bec 3067
mbed_official 121:7f86b4238bec 3068 /*! @name OUTINIT - Initial State For Channels Output */
mbed_official 121:7f86b4238bec 3069 #define FTM_OUTINIT_CH0OI_MASK (0x1U)
mbed_official 121:7f86b4238bec 3070 #define FTM_OUTINIT_CH0OI_SHIFT (0U)
mbed_official 121:7f86b4238bec 3071 #define FTM_OUTINIT_CH0OI(x) (((uint32_t)(((uint32_t)(x)) << FTM_OUTINIT_CH0OI_SHIFT)) & FTM_OUTINIT_CH0OI_MASK)
mbed_official 121:7f86b4238bec 3072 #define FTM_OUTINIT_CH1OI_MASK (0x2U)
mbed_official 121:7f86b4238bec 3073 #define FTM_OUTINIT_CH1OI_SHIFT (1U)
mbed_official 121:7f86b4238bec 3074 #define FTM_OUTINIT_CH1OI(x) (((uint32_t)(((uint32_t)(x)) << FTM_OUTINIT_CH1OI_SHIFT)) & FTM_OUTINIT_CH1OI_MASK)
mbed_official 121:7f86b4238bec 3075 #define FTM_OUTINIT_CH2OI_MASK (0x4U)
mbed_official 121:7f86b4238bec 3076 #define FTM_OUTINIT_CH2OI_SHIFT (2U)
mbed_official 121:7f86b4238bec 3077 #define FTM_OUTINIT_CH2OI(x) (((uint32_t)(((uint32_t)(x)) << FTM_OUTINIT_CH2OI_SHIFT)) & FTM_OUTINIT_CH2OI_MASK)
mbed_official 121:7f86b4238bec 3078 #define FTM_OUTINIT_CH3OI_MASK (0x8U)
mbed_official 121:7f86b4238bec 3079 #define FTM_OUTINIT_CH3OI_SHIFT (3U)
mbed_official 121:7f86b4238bec 3080 #define FTM_OUTINIT_CH3OI(x) (((uint32_t)(((uint32_t)(x)) << FTM_OUTINIT_CH3OI_SHIFT)) & FTM_OUTINIT_CH3OI_MASK)
mbed_official 121:7f86b4238bec 3081 #define FTM_OUTINIT_CH4OI_MASK (0x10U)
mbed_official 121:7f86b4238bec 3082 #define FTM_OUTINIT_CH4OI_SHIFT (4U)
mbed_official 121:7f86b4238bec 3083 #define FTM_OUTINIT_CH4OI(x) (((uint32_t)(((uint32_t)(x)) << FTM_OUTINIT_CH4OI_SHIFT)) & FTM_OUTINIT_CH4OI_MASK)
mbed_official 121:7f86b4238bec 3084 #define FTM_OUTINIT_CH5OI_MASK (0x20U)
mbed_official 121:7f86b4238bec 3085 #define FTM_OUTINIT_CH5OI_SHIFT (5U)
mbed_official 121:7f86b4238bec 3086 #define FTM_OUTINIT_CH5OI(x) (((uint32_t)(((uint32_t)(x)) << FTM_OUTINIT_CH5OI_SHIFT)) & FTM_OUTINIT_CH5OI_MASK)
mbed_official 121:7f86b4238bec 3087 #define FTM_OUTINIT_CH6OI_MASK (0x40U)
mbed_official 121:7f86b4238bec 3088 #define FTM_OUTINIT_CH6OI_SHIFT (6U)
mbed_official 121:7f86b4238bec 3089 #define FTM_OUTINIT_CH6OI(x) (((uint32_t)(((uint32_t)(x)) << FTM_OUTINIT_CH6OI_SHIFT)) & FTM_OUTINIT_CH6OI_MASK)
mbed_official 121:7f86b4238bec 3090 #define FTM_OUTINIT_CH7OI_MASK (0x80U)
mbed_official 121:7f86b4238bec 3091 #define FTM_OUTINIT_CH7OI_SHIFT (7U)
mbed_official 121:7f86b4238bec 3092 #define FTM_OUTINIT_CH7OI(x) (((uint32_t)(((uint32_t)(x)) << FTM_OUTINIT_CH7OI_SHIFT)) & FTM_OUTINIT_CH7OI_MASK)
mbed_official 121:7f86b4238bec 3093
mbed_official 121:7f86b4238bec 3094 /*! @name OUTMASK - Output Mask */
mbed_official 121:7f86b4238bec 3095 #define FTM_OUTMASK_CH0OM_MASK (0x1U)
mbed_official 121:7f86b4238bec 3096 #define FTM_OUTMASK_CH0OM_SHIFT (0U)
mbed_official 121:7f86b4238bec 3097 #define FTM_OUTMASK_CH0OM(x) (((uint32_t)(((uint32_t)(x)) << FTM_OUTMASK_CH0OM_SHIFT)) & FTM_OUTMASK_CH0OM_MASK)
mbed_official 121:7f86b4238bec 3098 #define FTM_OUTMASK_CH1OM_MASK (0x2U)
mbed_official 121:7f86b4238bec 3099 #define FTM_OUTMASK_CH1OM_SHIFT (1U)
mbed_official 121:7f86b4238bec 3100 #define FTM_OUTMASK_CH1OM(x) (((uint32_t)(((uint32_t)(x)) << FTM_OUTMASK_CH1OM_SHIFT)) & FTM_OUTMASK_CH1OM_MASK)
mbed_official 121:7f86b4238bec 3101 #define FTM_OUTMASK_CH2OM_MASK (0x4U)
mbed_official 121:7f86b4238bec 3102 #define FTM_OUTMASK_CH2OM_SHIFT (2U)
mbed_official 121:7f86b4238bec 3103 #define FTM_OUTMASK_CH2OM(x) (((uint32_t)(((uint32_t)(x)) << FTM_OUTMASK_CH2OM_SHIFT)) & FTM_OUTMASK_CH2OM_MASK)
mbed_official 121:7f86b4238bec 3104 #define FTM_OUTMASK_CH3OM_MASK (0x8U)
mbed_official 121:7f86b4238bec 3105 #define FTM_OUTMASK_CH3OM_SHIFT (3U)
mbed_official 121:7f86b4238bec 3106 #define FTM_OUTMASK_CH3OM(x) (((uint32_t)(((uint32_t)(x)) << FTM_OUTMASK_CH3OM_SHIFT)) & FTM_OUTMASK_CH3OM_MASK)
mbed_official 121:7f86b4238bec 3107 #define FTM_OUTMASK_CH4OM_MASK (0x10U)
mbed_official 121:7f86b4238bec 3108 #define FTM_OUTMASK_CH4OM_SHIFT (4U)
mbed_official 121:7f86b4238bec 3109 #define FTM_OUTMASK_CH4OM(x) (((uint32_t)(((uint32_t)(x)) << FTM_OUTMASK_CH4OM_SHIFT)) & FTM_OUTMASK_CH4OM_MASK)
mbed_official 121:7f86b4238bec 3110 #define FTM_OUTMASK_CH5OM_MASK (0x20U)
mbed_official 121:7f86b4238bec 3111 #define FTM_OUTMASK_CH5OM_SHIFT (5U)
mbed_official 121:7f86b4238bec 3112 #define FTM_OUTMASK_CH5OM(x) (((uint32_t)(((uint32_t)(x)) << FTM_OUTMASK_CH5OM_SHIFT)) & FTM_OUTMASK_CH5OM_MASK)
mbed_official 121:7f86b4238bec 3113 #define FTM_OUTMASK_CH6OM_MASK (0x40U)
mbed_official 121:7f86b4238bec 3114 #define FTM_OUTMASK_CH6OM_SHIFT (6U)
mbed_official 121:7f86b4238bec 3115 #define FTM_OUTMASK_CH6OM(x) (((uint32_t)(((uint32_t)(x)) << FTM_OUTMASK_CH6OM_SHIFT)) & FTM_OUTMASK_CH6OM_MASK)
mbed_official 121:7f86b4238bec 3116 #define FTM_OUTMASK_CH7OM_MASK (0x80U)
mbed_official 121:7f86b4238bec 3117 #define FTM_OUTMASK_CH7OM_SHIFT (7U)
mbed_official 121:7f86b4238bec 3118 #define FTM_OUTMASK_CH7OM(x) (((uint32_t)(((uint32_t)(x)) << FTM_OUTMASK_CH7OM_SHIFT)) & FTM_OUTMASK_CH7OM_MASK)
mbed_official 121:7f86b4238bec 3119
mbed_official 121:7f86b4238bec 3120 /*! @name COMBINE - Function For Linked Channels */
mbed_official 121:7f86b4238bec 3121 #define FTM_COMBINE_COMBINE0_MASK (0x1U)
mbed_official 121:7f86b4238bec 3122 #define FTM_COMBINE_COMBINE0_SHIFT (0U)
mbed_official 121:7f86b4238bec 3123 #define FTM_COMBINE_COMBINE0(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_COMBINE0_SHIFT)) & FTM_COMBINE_COMBINE0_MASK)
mbed_official 121:7f86b4238bec 3124 #define FTM_COMBINE_COMP0_MASK (0x2U)
mbed_official 121:7f86b4238bec 3125 #define FTM_COMBINE_COMP0_SHIFT (1U)
mbed_official 121:7f86b4238bec 3126 #define FTM_COMBINE_COMP0(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_COMP0_SHIFT)) & FTM_COMBINE_COMP0_MASK)
mbed_official 121:7f86b4238bec 3127 #define FTM_COMBINE_DECAPEN0_MASK (0x4U)
mbed_official 121:7f86b4238bec 3128 #define FTM_COMBINE_DECAPEN0_SHIFT (2U)
mbed_official 121:7f86b4238bec 3129 #define FTM_COMBINE_DECAPEN0(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_DECAPEN0_SHIFT)) & FTM_COMBINE_DECAPEN0_MASK)
mbed_official 121:7f86b4238bec 3130 #define FTM_COMBINE_DECAP0_MASK (0x8U)
mbed_official 121:7f86b4238bec 3131 #define FTM_COMBINE_DECAP0_SHIFT (3U)
mbed_official 121:7f86b4238bec 3132 #define FTM_COMBINE_DECAP0(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_DECAP0_SHIFT)) & FTM_COMBINE_DECAP0_MASK)
mbed_official 121:7f86b4238bec 3133 #define FTM_COMBINE_DTEN0_MASK (0x10U)
mbed_official 121:7f86b4238bec 3134 #define FTM_COMBINE_DTEN0_SHIFT (4U)
mbed_official 121:7f86b4238bec 3135 #define FTM_COMBINE_DTEN0(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_DTEN0_SHIFT)) & FTM_COMBINE_DTEN0_MASK)
mbed_official 121:7f86b4238bec 3136 #define FTM_COMBINE_SYNCEN0_MASK (0x20U)
mbed_official 121:7f86b4238bec 3137 #define FTM_COMBINE_SYNCEN0_SHIFT (5U)
mbed_official 121:7f86b4238bec 3138 #define FTM_COMBINE_SYNCEN0(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_SYNCEN0_SHIFT)) & FTM_COMBINE_SYNCEN0_MASK)
mbed_official 121:7f86b4238bec 3139 #define FTM_COMBINE_FAULTEN0_MASK (0x40U)
mbed_official 121:7f86b4238bec 3140 #define FTM_COMBINE_FAULTEN0_SHIFT (6U)
mbed_official 121:7f86b4238bec 3141 #define FTM_COMBINE_FAULTEN0(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_FAULTEN0_SHIFT)) & FTM_COMBINE_FAULTEN0_MASK)
mbed_official 121:7f86b4238bec 3142 #define FTM_COMBINE_COMBINE1_MASK (0x100U)
mbed_official 121:7f86b4238bec 3143 #define FTM_COMBINE_COMBINE1_SHIFT (8U)
mbed_official 121:7f86b4238bec 3144 #define FTM_COMBINE_COMBINE1(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_COMBINE1_SHIFT)) & FTM_COMBINE_COMBINE1_MASK)
mbed_official 121:7f86b4238bec 3145 #define FTM_COMBINE_COMP1_MASK (0x200U)
mbed_official 121:7f86b4238bec 3146 #define FTM_COMBINE_COMP1_SHIFT (9U)
mbed_official 121:7f86b4238bec 3147 #define FTM_COMBINE_COMP1(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_COMP1_SHIFT)) & FTM_COMBINE_COMP1_MASK)
mbed_official 121:7f86b4238bec 3148 #define FTM_COMBINE_DECAPEN1_MASK (0x400U)
mbed_official 121:7f86b4238bec 3149 #define FTM_COMBINE_DECAPEN1_SHIFT (10U)
mbed_official 121:7f86b4238bec 3150 #define FTM_COMBINE_DECAPEN1(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_DECAPEN1_SHIFT)) & FTM_COMBINE_DECAPEN1_MASK)
mbed_official 121:7f86b4238bec 3151 #define FTM_COMBINE_DECAP1_MASK (0x800U)
mbed_official 121:7f86b4238bec 3152 #define FTM_COMBINE_DECAP1_SHIFT (11U)
mbed_official 121:7f86b4238bec 3153 #define FTM_COMBINE_DECAP1(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_DECAP1_SHIFT)) & FTM_COMBINE_DECAP1_MASK)
mbed_official 121:7f86b4238bec 3154 #define FTM_COMBINE_DTEN1_MASK (0x1000U)
mbed_official 121:7f86b4238bec 3155 #define FTM_COMBINE_DTEN1_SHIFT (12U)
mbed_official 121:7f86b4238bec 3156 #define FTM_COMBINE_DTEN1(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_DTEN1_SHIFT)) & FTM_COMBINE_DTEN1_MASK)
mbed_official 121:7f86b4238bec 3157 #define FTM_COMBINE_SYNCEN1_MASK (0x2000U)
mbed_official 121:7f86b4238bec 3158 #define FTM_COMBINE_SYNCEN1_SHIFT (13U)
mbed_official 121:7f86b4238bec 3159 #define FTM_COMBINE_SYNCEN1(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_SYNCEN1_SHIFT)) & FTM_COMBINE_SYNCEN1_MASK)
mbed_official 121:7f86b4238bec 3160 #define FTM_COMBINE_FAULTEN1_MASK (0x4000U)
mbed_official 121:7f86b4238bec 3161 #define FTM_COMBINE_FAULTEN1_SHIFT (14U)
mbed_official 121:7f86b4238bec 3162 #define FTM_COMBINE_FAULTEN1(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_FAULTEN1_SHIFT)) & FTM_COMBINE_FAULTEN1_MASK)
mbed_official 121:7f86b4238bec 3163 #define FTM_COMBINE_COMBINE2_MASK (0x10000U)
mbed_official 121:7f86b4238bec 3164 #define FTM_COMBINE_COMBINE2_SHIFT (16U)
mbed_official 121:7f86b4238bec 3165 #define FTM_COMBINE_COMBINE2(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_COMBINE2_SHIFT)) & FTM_COMBINE_COMBINE2_MASK)
mbed_official 121:7f86b4238bec 3166 #define FTM_COMBINE_COMP2_MASK (0x20000U)
mbed_official 121:7f86b4238bec 3167 #define FTM_COMBINE_COMP2_SHIFT (17U)
mbed_official 121:7f86b4238bec 3168 #define FTM_COMBINE_COMP2(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_COMP2_SHIFT)) & FTM_COMBINE_COMP2_MASK)
mbed_official 121:7f86b4238bec 3169 #define FTM_COMBINE_DECAPEN2_MASK (0x40000U)
mbed_official 121:7f86b4238bec 3170 #define FTM_COMBINE_DECAPEN2_SHIFT (18U)
mbed_official 121:7f86b4238bec 3171 #define FTM_COMBINE_DECAPEN2(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_DECAPEN2_SHIFT)) & FTM_COMBINE_DECAPEN2_MASK)
mbed_official 121:7f86b4238bec 3172 #define FTM_COMBINE_DECAP2_MASK (0x80000U)
mbed_official 121:7f86b4238bec 3173 #define FTM_COMBINE_DECAP2_SHIFT (19U)
mbed_official 121:7f86b4238bec 3174 #define FTM_COMBINE_DECAP2(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_DECAP2_SHIFT)) & FTM_COMBINE_DECAP2_MASK)
mbed_official 121:7f86b4238bec 3175 #define FTM_COMBINE_DTEN2_MASK (0x100000U)
mbed_official 121:7f86b4238bec 3176 #define FTM_COMBINE_DTEN2_SHIFT (20U)
mbed_official 121:7f86b4238bec 3177 #define FTM_COMBINE_DTEN2(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_DTEN2_SHIFT)) & FTM_COMBINE_DTEN2_MASK)
mbed_official 121:7f86b4238bec 3178 #define FTM_COMBINE_SYNCEN2_MASK (0x200000U)
mbed_official 121:7f86b4238bec 3179 #define FTM_COMBINE_SYNCEN2_SHIFT (21U)
mbed_official 121:7f86b4238bec 3180 #define FTM_COMBINE_SYNCEN2(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_SYNCEN2_SHIFT)) & FTM_COMBINE_SYNCEN2_MASK)
mbed_official 121:7f86b4238bec 3181 #define FTM_COMBINE_FAULTEN2_MASK (0x400000U)
mbed_official 121:7f86b4238bec 3182 #define FTM_COMBINE_FAULTEN2_SHIFT (22U)
mbed_official 121:7f86b4238bec 3183 #define FTM_COMBINE_FAULTEN2(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_FAULTEN2_SHIFT)) & FTM_COMBINE_FAULTEN2_MASK)
mbed_official 121:7f86b4238bec 3184 #define FTM_COMBINE_COMBINE3_MASK (0x1000000U)
mbed_official 121:7f86b4238bec 3185 #define FTM_COMBINE_COMBINE3_SHIFT (24U)
mbed_official 121:7f86b4238bec 3186 #define FTM_COMBINE_COMBINE3(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_COMBINE3_SHIFT)) & FTM_COMBINE_COMBINE3_MASK)
mbed_official 121:7f86b4238bec 3187 #define FTM_COMBINE_COMP3_MASK (0x2000000U)
mbed_official 121:7f86b4238bec 3188 #define FTM_COMBINE_COMP3_SHIFT (25U)
mbed_official 121:7f86b4238bec 3189 #define FTM_COMBINE_COMP3(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_COMP3_SHIFT)) & FTM_COMBINE_COMP3_MASK)
mbed_official 121:7f86b4238bec 3190 #define FTM_COMBINE_DECAPEN3_MASK (0x4000000U)
mbed_official 121:7f86b4238bec 3191 #define FTM_COMBINE_DECAPEN3_SHIFT (26U)
mbed_official 121:7f86b4238bec 3192 #define FTM_COMBINE_DECAPEN3(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_DECAPEN3_SHIFT)) & FTM_COMBINE_DECAPEN3_MASK)
mbed_official 121:7f86b4238bec 3193 #define FTM_COMBINE_DECAP3_MASK (0x8000000U)
mbed_official 121:7f86b4238bec 3194 #define FTM_COMBINE_DECAP3_SHIFT (27U)
mbed_official 121:7f86b4238bec 3195 #define FTM_COMBINE_DECAP3(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_DECAP3_SHIFT)) & FTM_COMBINE_DECAP3_MASK)
mbed_official 121:7f86b4238bec 3196 #define FTM_COMBINE_DTEN3_MASK (0x10000000U)
mbed_official 121:7f86b4238bec 3197 #define FTM_COMBINE_DTEN3_SHIFT (28U)
mbed_official 121:7f86b4238bec 3198 #define FTM_COMBINE_DTEN3(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_DTEN3_SHIFT)) & FTM_COMBINE_DTEN3_MASK)
mbed_official 121:7f86b4238bec 3199 #define FTM_COMBINE_SYNCEN3_MASK (0x20000000U)
mbed_official 121:7f86b4238bec 3200 #define FTM_COMBINE_SYNCEN3_SHIFT (29U)
mbed_official 121:7f86b4238bec 3201 #define FTM_COMBINE_SYNCEN3(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_SYNCEN3_SHIFT)) & FTM_COMBINE_SYNCEN3_MASK)
mbed_official 121:7f86b4238bec 3202 #define FTM_COMBINE_FAULTEN3_MASK (0x40000000U)
mbed_official 121:7f86b4238bec 3203 #define FTM_COMBINE_FAULTEN3_SHIFT (30U)
mbed_official 121:7f86b4238bec 3204 #define FTM_COMBINE_FAULTEN3(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_FAULTEN3_SHIFT)) & FTM_COMBINE_FAULTEN3_MASK)
mbed_official 121:7f86b4238bec 3205
mbed_official 121:7f86b4238bec 3206 /*! @name DEADTIME - Deadtime Insertion Control */
mbed_official 121:7f86b4238bec 3207 #define FTM_DEADTIME_DTVAL_MASK (0x3FU)
mbed_official 121:7f86b4238bec 3208 #define FTM_DEADTIME_DTVAL_SHIFT (0U)
mbed_official 121:7f86b4238bec 3209 #define FTM_DEADTIME_DTVAL(x) (((uint32_t)(((uint32_t)(x)) << FTM_DEADTIME_DTVAL_SHIFT)) & FTM_DEADTIME_DTVAL_MASK)
mbed_official 121:7f86b4238bec 3210 #define FTM_DEADTIME_DTPS_MASK (0xC0U)
mbed_official 121:7f86b4238bec 3211 #define FTM_DEADTIME_DTPS_SHIFT (6U)
mbed_official 121:7f86b4238bec 3212 #define FTM_DEADTIME_DTPS(x) (((uint32_t)(((uint32_t)(x)) << FTM_DEADTIME_DTPS_SHIFT)) & FTM_DEADTIME_DTPS_MASK)
mbed_official 121:7f86b4238bec 3213
mbed_official 121:7f86b4238bec 3214 /*! @name EXTTRIG - FTM External Trigger */
mbed_official 121:7f86b4238bec 3215 #define FTM_EXTTRIG_CH2TRIG_MASK (0x1U)
mbed_official 121:7f86b4238bec 3216 #define FTM_EXTTRIG_CH2TRIG_SHIFT (0U)
mbed_official 121:7f86b4238bec 3217 #define FTM_EXTTRIG_CH2TRIG(x) (((uint32_t)(((uint32_t)(x)) << FTM_EXTTRIG_CH2TRIG_SHIFT)) & FTM_EXTTRIG_CH2TRIG_MASK)
mbed_official 121:7f86b4238bec 3218 #define FTM_EXTTRIG_CH3TRIG_MASK (0x2U)
mbed_official 121:7f86b4238bec 3219 #define FTM_EXTTRIG_CH3TRIG_SHIFT (1U)
mbed_official 121:7f86b4238bec 3220 #define FTM_EXTTRIG_CH3TRIG(x) (((uint32_t)(((uint32_t)(x)) << FTM_EXTTRIG_CH3TRIG_SHIFT)) & FTM_EXTTRIG_CH3TRIG_MASK)
mbed_official 121:7f86b4238bec 3221 #define FTM_EXTTRIG_CH4TRIG_MASK (0x4U)
mbed_official 121:7f86b4238bec 3222 #define FTM_EXTTRIG_CH4TRIG_SHIFT (2U)
mbed_official 121:7f86b4238bec 3223 #define FTM_EXTTRIG_CH4TRIG(x) (((uint32_t)(((uint32_t)(x)) << FTM_EXTTRIG_CH4TRIG_SHIFT)) & FTM_EXTTRIG_CH4TRIG_MASK)
mbed_official 121:7f86b4238bec 3224 #define FTM_EXTTRIG_CH5TRIG_MASK (0x8U)
mbed_official 121:7f86b4238bec 3225 #define FTM_EXTTRIG_CH5TRIG_SHIFT (3U)
mbed_official 121:7f86b4238bec 3226 #define FTM_EXTTRIG_CH5TRIG(x) (((uint32_t)(((uint32_t)(x)) << FTM_EXTTRIG_CH5TRIG_SHIFT)) & FTM_EXTTRIG_CH5TRIG_MASK)
mbed_official 121:7f86b4238bec 3227 #define FTM_EXTTRIG_CH0TRIG_MASK (0x10U)
mbed_official 121:7f86b4238bec 3228 #define FTM_EXTTRIG_CH0TRIG_SHIFT (4U)
mbed_official 121:7f86b4238bec 3229 #define FTM_EXTTRIG_CH0TRIG(x) (((uint32_t)(((uint32_t)(x)) << FTM_EXTTRIG_CH0TRIG_SHIFT)) & FTM_EXTTRIG_CH0TRIG_MASK)
mbed_official 121:7f86b4238bec 3230 #define FTM_EXTTRIG_CH1TRIG_MASK (0x20U)
mbed_official 121:7f86b4238bec 3231 #define FTM_EXTTRIG_CH1TRIG_SHIFT (5U)
mbed_official 121:7f86b4238bec 3232 #define FTM_EXTTRIG_CH1TRIG(x) (((uint32_t)(((uint32_t)(x)) << FTM_EXTTRIG_CH1TRIG_SHIFT)) & FTM_EXTTRIG_CH1TRIG_MASK)
mbed_official 121:7f86b4238bec 3233 #define FTM_EXTTRIG_INITTRIGEN_MASK (0x40U)
mbed_official 121:7f86b4238bec 3234 #define FTM_EXTTRIG_INITTRIGEN_SHIFT (6U)
mbed_official 121:7f86b4238bec 3235 #define FTM_EXTTRIG_INITTRIGEN(x) (((uint32_t)(((uint32_t)(x)) << FTM_EXTTRIG_INITTRIGEN_SHIFT)) & FTM_EXTTRIG_INITTRIGEN_MASK)
mbed_official 121:7f86b4238bec 3236 #define FTM_EXTTRIG_TRIGF_MASK (0x80U)
mbed_official 121:7f86b4238bec 3237 #define FTM_EXTTRIG_TRIGF_SHIFT (7U)
mbed_official 121:7f86b4238bec 3238 #define FTM_EXTTRIG_TRIGF(x) (((uint32_t)(((uint32_t)(x)) << FTM_EXTTRIG_TRIGF_SHIFT)) & FTM_EXTTRIG_TRIGF_MASK)
mbed_official 121:7f86b4238bec 3239
mbed_official 121:7f86b4238bec 3240 /*! @name POL - Channels Polarity */
mbed_official 121:7f86b4238bec 3241 #define FTM_POL_POL0_MASK (0x1U)
mbed_official 121:7f86b4238bec 3242 #define FTM_POL_POL0_SHIFT (0U)
mbed_official 121:7f86b4238bec 3243 #define FTM_POL_POL0(x) (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL0_SHIFT)) & FTM_POL_POL0_MASK)
mbed_official 121:7f86b4238bec 3244 #define FTM_POL_POL1_MASK (0x2U)
mbed_official 121:7f86b4238bec 3245 #define FTM_POL_POL1_SHIFT (1U)
mbed_official 121:7f86b4238bec 3246 #define FTM_POL_POL1(x) (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL1_SHIFT)) & FTM_POL_POL1_MASK)
mbed_official 121:7f86b4238bec 3247 #define FTM_POL_POL2_MASK (0x4U)
mbed_official 121:7f86b4238bec 3248 #define FTM_POL_POL2_SHIFT (2U)
mbed_official 121:7f86b4238bec 3249 #define FTM_POL_POL2(x) (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL2_SHIFT)) & FTM_POL_POL2_MASK)
mbed_official 121:7f86b4238bec 3250 #define FTM_POL_POL3_MASK (0x8U)
mbed_official 121:7f86b4238bec 3251 #define FTM_POL_POL3_SHIFT (3U)
mbed_official 121:7f86b4238bec 3252 #define FTM_POL_POL3(x) (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL3_SHIFT)) & FTM_POL_POL3_MASK)
mbed_official 121:7f86b4238bec 3253 #define FTM_POL_POL4_MASK (0x10U)
mbed_official 121:7f86b4238bec 3254 #define FTM_POL_POL4_SHIFT (4U)
mbed_official 121:7f86b4238bec 3255 #define FTM_POL_POL4(x) (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL4_SHIFT)) & FTM_POL_POL4_MASK)
mbed_official 121:7f86b4238bec 3256 #define FTM_POL_POL5_MASK (0x20U)
mbed_official 121:7f86b4238bec 3257 #define FTM_POL_POL5_SHIFT (5U)
mbed_official 121:7f86b4238bec 3258 #define FTM_POL_POL5(x) (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL5_SHIFT)) & FTM_POL_POL5_MASK)
mbed_official 121:7f86b4238bec 3259 #define FTM_POL_POL6_MASK (0x40U)
mbed_official 121:7f86b4238bec 3260 #define FTM_POL_POL6_SHIFT (6U)
mbed_official 121:7f86b4238bec 3261 #define FTM_POL_POL6(x) (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL6_SHIFT)) & FTM_POL_POL6_MASK)
mbed_official 121:7f86b4238bec 3262 #define FTM_POL_POL7_MASK (0x80U)
mbed_official 121:7f86b4238bec 3263 #define FTM_POL_POL7_SHIFT (7U)
mbed_official 121:7f86b4238bec 3264 #define FTM_POL_POL7(x) (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL7_SHIFT)) & FTM_POL_POL7_MASK)
mbed_official 121:7f86b4238bec 3265
mbed_official 121:7f86b4238bec 3266 /*! @name FMS - Fault Mode Status */
mbed_official 121:7f86b4238bec 3267 #define FTM_FMS_FAULTF0_MASK (0x1U)
mbed_official 121:7f86b4238bec 3268 #define FTM_FMS_FAULTF0_SHIFT (0U)
mbed_official 121:7f86b4238bec 3269 #define FTM_FMS_FAULTF0(x) (((uint32_t)(((uint32_t)(x)) << FTM_FMS_FAULTF0_SHIFT)) & FTM_FMS_FAULTF0_MASK)
mbed_official 121:7f86b4238bec 3270 #define FTM_FMS_FAULTF1_MASK (0x2U)
mbed_official 121:7f86b4238bec 3271 #define FTM_FMS_FAULTF1_SHIFT (1U)
mbed_official 121:7f86b4238bec 3272 #define FTM_FMS_FAULTF1(x) (((uint32_t)(((uint32_t)(x)) << FTM_FMS_FAULTF1_SHIFT)) & FTM_FMS_FAULTF1_MASK)
mbed_official 121:7f86b4238bec 3273 #define FTM_FMS_FAULTF2_MASK (0x4U)
mbed_official 121:7f86b4238bec 3274 #define FTM_FMS_FAULTF2_SHIFT (2U)
mbed_official 121:7f86b4238bec 3275 #define FTM_FMS_FAULTF2(x) (((uint32_t)(((uint32_t)(x)) << FTM_FMS_FAULTF2_SHIFT)) & FTM_FMS_FAULTF2_MASK)
mbed_official 121:7f86b4238bec 3276 #define FTM_FMS_FAULTF3_MASK (0x8U)
mbed_official 121:7f86b4238bec 3277 #define FTM_FMS_FAULTF3_SHIFT (3U)
mbed_official 121:7f86b4238bec 3278 #define FTM_FMS_FAULTF3(x) (((uint32_t)(((uint32_t)(x)) << FTM_FMS_FAULTF3_SHIFT)) & FTM_FMS_FAULTF3_MASK)
mbed_official 121:7f86b4238bec 3279 #define FTM_FMS_FAULTIN_MASK (0x20U)
mbed_official 121:7f86b4238bec 3280 #define FTM_FMS_FAULTIN_SHIFT (5U)
mbed_official 121:7f86b4238bec 3281 #define FTM_FMS_FAULTIN(x) (((uint32_t)(((uint32_t)(x)) << FTM_FMS_FAULTIN_SHIFT)) & FTM_FMS_FAULTIN_MASK)
mbed_official 121:7f86b4238bec 3282 #define FTM_FMS_WPEN_MASK (0x40U)
mbed_official 121:7f86b4238bec 3283 #define FTM_FMS_WPEN_SHIFT (6U)
mbed_official 121:7f86b4238bec 3284 #define FTM_FMS_WPEN(x) (((uint32_t)(((uint32_t)(x)) << FTM_FMS_WPEN_SHIFT)) & FTM_FMS_WPEN_MASK)
mbed_official 121:7f86b4238bec 3285 #define FTM_FMS_FAULTF_MASK (0x80U)
mbed_official 121:7f86b4238bec 3286 #define FTM_FMS_FAULTF_SHIFT (7U)
mbed_official 121:7f86b4238bec 3287 #define FTM_FMS_FAULTF(x) (((uint32_t)(((uint32_t)(x)) << FTM_FMS_FAULTF_SHIFT)) & FTM_FMS_FAULTF_MASK)
mbed_official 121:7f86b4238bec 3288
mbed_official 121:7f86b4238bec 3289 /*! @name FILTER - Input Capture Filter Control */
mbed_official 121:7f86b4238bec 3290 #define FTM_FILTER_CH0FVAL_MASK (0xFU)
mbed_official 121:7f86b4238bec 3291 #define FTM_FILTER_CH0FVAL_SHIFT (0U)
mbed_official 121:7f86b4238bec 3292 #define FTM_FILTER_CH0FVAL(x) (((uint32_t)(((uint32_t)(x)) << FTM_FILTER_CH0FVAL_SHIFT)) & FTM_FILTER_CH0FVAL_MASK)
mbed_official 121:7f86b4238bec 3293 #define FTM_FILTER_CH1FVAL_MASK (0xF0U)
mbed_official 121:7f86b4238bec 3294 #define FTM_FILTER_CH1FVAL_SHIFT (4U)
mbed_official 121:7f86b4238bec 3295 #define FTM_FILTER_CH1FVAL(x) (((uint32_t)(((uint32_t)(x)) << FTM_FILTER_CH1FVAL_SHIFT)) & FTM_FILTER_CH1FVAL_MASK)
mbed_official 121:7f86b4238bec 3296 #define FTM_FILTER_CH2FVAL_MASK (0xF00U)
mbed_official 121:7f86b4238bec 3297 #define FTM_FILTER_CH2FVAL_SHIFT (8U)
mbed_official 121:7f86b4238bec 3298 #define FTM_FILTER_CH2FVAL(x) (((uint32_t)(((uint32_t)(x)) << FTM_FILTER_CH2FVAL_SHIFT)) & FTM_FILTER_CH2FVAL_MASK)
mbed_official 121:7f86b4238bec 3299 #define FTM_FILTER_CH3FVAL_MASK (0xF000U)
mbed_official 121:7f86b4238bec 3300 #define FTM_FILTER_CH3FVAL_SHIFT (12U)
mbed_official 121:7f86b4238bec 3301 #define FTM_FILTER_CH3FVAL(x) (((uint32_t)(((uint32_t)(x)) << FTM_FILTER_CH3FVAL_SHIFT)) & FTM_FILTER_CH3FVAL_MASK)
mbed_official 121:7f86b4238bec 3302
mbed_official 121:7f86b4238bec 3303 /*! @name FLTCTRL - Fault Control */
mbed_official 121:7f86b4238bec 3304 #define FTM_FLTCTRL_FAULT0EN_MASK (0x1U)
mbed_official 121:7f86b4238bec 3305 #define FTM_FLTCTRL_FAULT0EN_SHIFT (0U)
mbed_official 121:7f86b4238bec 3306 #define FTM_FLTCTRL_FAULT0EN(x) (((uint32_t)(((uint32_t)(x)) << FTM_FLTCTRL_FAULT0EN_SHIFT)) & FTM_FLTCTRL_FAULT0EN_MASK)
mbed_official 121:7f86b4238bec 3307 #define FTM_FLTCTRL_FAULT1EN_MASK (0x2U)
mbed_official 121:7f86b4238bec 3308 #define FTM_FLTCTRL_FAULT1EN_SHIFT (1U)
mbed_official 121:7f86b4238bec 3309 #define FTM_FLTCTRL_FAULT1EN(x) (((uint32_t)(((uint32_t)(x)) << FTM_FLTCTRL_FAULT1EN_SHIFT)) & FTM_FLTCTRL_FAULT1EN_MASK)
mbed_official 121:7f86b4238bec 3310 #define FTM_FLTCTRL_FAULT2EN_MASK (0x4U)
mbed_official 121:7f86b4238bec 3311 #define FTM_FLTCTRL_FAULT2EN_SHIFT (2U)
mbed_official 121:7f86b4238bec 3312 #define FTM_FLTCTRL_FAULT2EN(x) (((uint32_t)(((uint32_t)(x)) << FTM_FLTCTRL_FAULT2EN_SHIFT)) & FTM_FLTCTRL_FAULT2EN_MASK)
mbed_official 121:7f86b4238bec 3313 #define FTM_FLTCTRL_FAULT3EN_MASK (0x8U)
mbed_official 121:7f86b4238bec 3314 #define FTM_FLTCTRL_FAULT3EN_SHIFT (3U)
mbed_official 121:7f86b4238bec 3315 #define FTM_FLTCTRL_FAULT3EN(x) (((uint32_t)(((uint32_t)(x)) << FTM_FLTCTRL_FAULT3EN_SHIFT)) & FTM_FLTCTRL_FAULT3EN_MASK)
mbed_official 121:7f86b4238bec 3316 #define FTM_FLTCTRL_FFLTR0EN_MASK (0x10U)
mbed_official 121:7f86b4238bec 3317 #define FTM_FLTCTRL_FFLTR0EN_SHIFT (4U)
mbed_official 121:7f86b4238bec 3318 #define FTM_FLTCTRL_FFLTR0EN(x) (((uint32_t)(((uint32_t)(x)) << FTM_FLTCTRL_FFLTR0EN_SHIFT)) & FTM_FLTCTRL_FFLTR0EN_MASK)
mbed_official 121:7f86b4238bec 3319 #define FTM_FLTCTRL_FFLTR1EN_MASK (0x20U)
mbed_official 121:7f86b4238bec 3320 #define FTM_FLTCTRL_FFLTR1EN_SHIFT (5U)
mbed_official 121:7f86b4238bec 3321 #define FTM_FLTCTRL_FFLTR1EN(x) (((uint32_t)(((uint32_t)(x)) << FTM_FLTCTRL_FFLTR1EN_SHIFT)) & FTM_FLTCTRL_FFLTR1EN_MASK)
mbed_official 121:7f86b4238bec 3322 #define FTM_FLTCTRL_FFLTR2EN_MASK (0x40U)
mbed_official 121:7f86b4238bec 3323 #define FTM_FLTCTRL_FFLTR2EN_SHIFT (6U)
mbed_official 121:7f86b4238bec 3324 #define FTM_FLTCTRL_FFLTR2EN(x) (((uint32_t)(((uint32_t)(x)) << FTM_FLTCTRL_FFLTR2EN_SHIFT)) & FTM_FLTCTRL_FFLTR2EN_MASK)
mbed_official 121:7f86b4238bec 3325 #define FTM_FLTCTRL_FFLTR3EN_MASK (0x80U)
mbed_official 121:7f86b4238bec 3326 #define FTM_FLTCTRL_FFLTR3EN_SHIFT (7U)
mbed_official 121:7f86b4238bec 3327 #define FTM_FLTCTRL_FFLTR3EN(x) (((uint32_t)(((uint32_t)(x)) << FTM_FLTCTRL_FFLTR3EN_SHIFT)) & FTM_FLTCTRL_FFLTR3EN_MASK)
mbed_official 121:7f86b4238bec 3328 #define FTM_FLTCTRL_FFVAL_MASK (0xF00U)
mbed_official 121:7f86b4238bec 3329 #define FTM_FLTCTRL_FFVAL_SHIFT (8U)
mbed_official 121:7f86b4238bec 3330 #define FTM_FLTCTRL_FFVAL(x) (((uint32_t)(((uint32_t)(x)) << FTM_FLTCTRL_FFVAL_SHIFT)) & FTM_FLTCTRL_FFVAL_MASK)
mbed_official 121:7f86b4238bec 3331
mbed_official 121:7f86b4238bec 3332 /*! @name QDCTRL - Quadrature Decoder Control And Status */
mbed_official 121:7f86b4238bec 3333 #define FTM_QDCTRL_QUADEN_MASK (0x1U)
mbed_official 121:7f86b4238bec 3334 #define FTM_QDCTRL_QUADEN_SHIFT (0U)
mbed_official 121:7f86b4238bec 3335 #define FTM_QDCTRL_QUADEN(x) (((uint32_t)(((uint32_t)(x)) << FTM_QDCTRL_QUADEN_SHIFT)) & FTM_QDCTRL_QUADEN_MASK)
mbed_official 121:7f86b4238bec 3336 #define FTM_QDCTRL_TOFDIR_MASK (0x2U)
mbed_official 121:7f86b4238bec 3337 #define FTM_QDCTRL_TOFDIR_SHIFT (1U)
mbed_official 121:7f86b4238bec 3338 #define FTM_QDCTRL_TOFDIR(x) (((uint32_t)(((uint32_t)(x)) << FTM_QDCTRL_TOFDIR_SHIFT)) & FTM_QDCTRL_TOFDIR_MASK)
mbed_official 121:7f86b4238bec 3339 #define FTM_QDCTRL_QUADIR_MASK (0x4U)
mbed_official 121:7f86b4238bec 3340 #define FTM_QDCTRL_QUADIR_SHIFT (2U)
mbed_official 121:7f86b4238bec 3341 #define FTM_QDCTRL_QUADIR(x) (((uint32_t)(((uint32_t)(x)) << FTM_QDCTRL_QUADIR_SHIFT)) & FTM_QDCTRL_QUADIR_MASK)
mbed_official 121:7f86b4238bec 3342 #define FTM_QDCTRL_QUADMODE_MASK (0x8U)
mbed_official 121:7f86b4238bec 3343 #define FTM_QDCTRL_QUADMODE_SHIFT (3U)
mbed_official 121:7f86b4238bec 3344 #define FTM_QDCTRL_QUADMODE(x) (((uint32_t)(((uint32_t)(x)) << FTM_QDCTRL_QUADMODE_SHIFT)) & FTM_QDCTRL_QUADMODE_MASK)
mbed_official 121:7f86b4238bec 3345 #define FTM_QDCTRL_PHBPOL_MASK (0x10U)
mbed_official 121:7f86b4238bec 3346 #define FTM_QDCTRL_PHBPOL_SHIFT (4U)
mbed_official 121:7f86b4238bec 3347 #define FTM_QDCTRL_PHBPOL(x) (((uint32_t)(((uint32_t)(x)) << FTM_QDCTRL_PHBPOL_SHIFT)) & FTM_QDCTRL_PHBPOL_MASK)
mbed_official 121:7f86b4238bec 3348 #define FTM_QDCTRL_PHAPOL_MASK (0x20U)
mbed_official 121:7f86b4238bec 3349 #define FTM_QDCTRL_PHAPOL_SHIFT (5U)
mbed_official 121:7f86b4238bec 3350 #define FTM_QDCTRL_PHAPOL(x) (((uint32_t)(((uint32_t)(x)) << FTM_QDCTRL_PHAPOL_SHIFT)) & FTM_QDCTRL_PHAPOL_MASK)
mbed_official 121:7f86b4238bec 3351 #define FTM_QDCTRL_PHBFLTREN_MASK (0x40U)
mbed_official 121:7f86b4238bec 3352 #define FTM_QDCTRL_PHBFLTREN_SHIFT (6U)
mbed_official 121:7f86b4238bec 3353 #define FTM_QDCTRL_PHBFLTREN(x) (((uint32_t)(((uint32_t)(x)) << FTM_QDCTRL_PHBFLTREN_SHIFT)) & FTM_QDCTRL_PHBFLTREN_MASK)
mbed_official 121:7f86b4238bec 3354 #define FTM_QDCTRL_PHAFLTREN_MASK (0x80U)
mbed_official 121:7f86b4238bec 3355 #define FTM_QDCTRL_PHAFLTREN_SHIFT (7U)
mbed_official 121:7f86b4238bec 3356 #define FTM_QDCTRL_PHAFLTREN(x) (((uint32_t)(((uint32_t)(x)) << FTM_QDCTRL_PHAFLTREN_SHIFT)) & FTM_QDCTRL_PHAFLTREN_MASK)
mbed_official 121:7f86b4238bec 3357
mbed_official 121:7f86b4238bec 3358 /*! @name CONF - Configuration */
mbed_official 121:7f86b4238bec 3359 #define FTM_CONF_NUMTOF_MASK (0x1FU)
mbed_official 121:7f86b4238bec 3360 #define FTM_CONF_NUMTOF_SHIFT (0U)
mbed_official 121:7f86b4238bec 3361 #define FTM_CONF_NUMTOF(x) (((uint32_t)(((uint32_t)(x)) << FTM_CONF_NUMTOF_SHIFT)) & FTM_CONF_NUMTOF_MASK)
mbed_official 121:7f86b4238bec 3362 #define FTM_CONF_BDMMODE_MASK (0xC0U)
mbed_official 121:7f86b4238bec 3363 #define FTM_CONF_BDMMODE_SHIFT (6U)
mbed_official 121:7f86b4238bec 3364 #define FTM_CONF_BDMMODE(x) (((uint32_t)(((uint32_t)(x)) << FTM_CONF_BDMMODE_SHIFT)) & FTM_CONF_BDMMODE_MASK)
mbed_official 121:7f86b4238bec 3365 #define FTM_CONF_GTBEEN_MASK (0x200U)
mbed_official 121:7f86b4238bec 3366 #define FTM_CONF_GTBEEN_SHIFT (9U)
mbed_official 121:7f86b4238bec 3367 #define FTM_CONF_GTBEEN(x) (((uint32_t)(((uint32_t)(x)) << FTM_CONF_GTBEEN_SHIFT)) & FTM_CONF_GTBEEN_MASK)
mbed_official 121:7f86b4238bec 3368 #define FTM_CONF_GTBEOUT_MASK (0x400U)
mbed_official 121:7f86b4238bec 3369 #define FTM_CONF_GTBEOUT_SHIFT (10U)
mbed_official 121:7f86b4238bec 3370 #define FTM_CONF_GTBEOUT(x) (((uint32_t)(((uint32_t)(x)) << FTM_CONF_GTBEOUT_SHIFT)) & FTM_CONF_GTBEOUT_MASK)
mbed_official 121:7f86b4238bec 3371
mbed_official 121:7f86b4238bec 3372 /*! @name FLTPOL - FTM Fault Input Polarity */
mbed_official 121:7f86b4238bec 3373 #define FTM_FLTPOL_FLT0POL_MASK (0x1U)
mbed_official 121:7f86b4238bec 3374 #define FTM_FLTPOL_FLT0POL_SHIFT (0U)
mbed_official 121:7f86b4238bec 3375 #define FTM_FLTPOL_FLT0POL(x) (((uint32_t)(((uint32_t)(x)) << FTM_FLTPOL_FLT0POL_SHIFT)) & FTM_FLTPOL_FLT0POL_MASK)
mbed_official 121:7f86b4238bec 3376 #define FTM_FLTPOL_FLT1POL_MASK (0x2U)
mbed_official 121:7f86b4238bec 3377 #define FTM_FLTPOL_FLT1POL_SHIFT (1U)
mbed_official 121:7f86b4238bec 3378 #define FTM_FLTPOL_FLT1POL(x) (((uint32_t)(((uint32_t)(x)) << FTM_FLTPOL_FLT1POL_SHIFT)) & FTM_FLTPOL_FLT1POL_MASK)
mbed_official 121:7f86b4238bec 3379 #define FTM_FLTPOL_FLT2POL_MASK (0x4U)
mbed_official 121:7f86b4238bec 3380 #define FTM_FLTPOL_FLT2POL_SHIFT (2U)
mbed_official 121:7f86b4238bec 3381 #define FTM_FLTPOL_FLT2POL(x) (((uint32_t)(((uint32_t)(x)) << FTM_FLTPOL_FLT2POL_SHIFT)) & FTM_FLTPOL_FLT2POL_MASK)
mbed_official 121:7f86b4238bec 3382 #define FTM_FLTPOL_FLT3POL_MASK (0x8U)
mbed_official 121:7f86b4238bec 3383 #define FTM_FLTPOL_FLT3POL_SHIFT (3U)
mbed_official 121:7f86b4238bec 3384 #define FTM_FLTPOL_FLT3POL(x) (((uint32_t)(((uint32_t)(x)) << FTM_FLTPOL_FLT3POL_SHIFT)) & FTM_FLTPOL_FLT3POL_MASK)
mbed_official 121:7f86b4238bec 3385
mbed_official 121:7f86b4238bec 3386 /*! @name SYNCONF - Synchronization Configuration */
mbed_official 121:7f86b4238bec 3387 #define FTM_SYNCONF_HWTRIGMODE_MASK (0x1U)
mbed_official 121:7f86b4238bec 3388 #define FTM_SYNCONF_HWTRIGMODE_SHIFT (0U)
mbed_official 121:7f86b4238bec 3389 #define FTM_SYNCONF_HWTRIGMODE(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_HWTRIGMODE_SHIFT)) & FTM_SYNCONF_HWTRIGMODE_MASK)
mbed_official 121:7f86b4238bec 3390 #define FTM_SYNCONF_CNTINC_MASK (0x4U)
mbed_official 121:7f86b4238bec 3391 #define FTM_SYNCONF_CNTINC_SHIFT (2U)
mbed_official 121:7f86b4238bec 3392 #define FTM_SYNCONF_CNTINC(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_CNTINC_SHIFT)) & FTM_SYNCONF_CNTINC_MASK)
mbed_official 121:7f86b4238bec 3393 #define FTM_SYNCONF_INVC_MASK (0x10U)
mbed_official 121:7f86b4238bec 3394 #define FTM_SYNCONF_INVC_SHIFT (4U)
mbed_official 121:7f86b4238bec 3395 #define FTM_SYNCONF_INVC(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_INVC_SHIFT)) & FTM_SYNCONF_INVC_MASK)
mbed_official 121:7f86b4238bec 3396 #define FTM_SYNCONF_SWOC_MASK (0x20U)
mbed_official 121:7f86b4238bec 3397 #define FTM_SYNCONF_SWOC_SHIFT (5U)
mbed_official 121:7f86b4238bec 3398 #define FTM_SYNCONF_SWOC(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_SWOC_SHIFT)) & FTM_SYNCONF_SWOC_MASK)
mbed_official 121:7f86b4238bec 3399 #define FTM_SYNCONF_SYNCMODE_MASK (0x80U)
mbed_official 121:7f86b4238bec 3400 #define FTM_SYNCONF_SYNCMODE_SHIFT (7U)
mbed_official 121:7f86b4238bec 3401 #define FTM_SYNCONF_SYNCMODE(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_SYNCMODE_SHIFT)) & FTM_SYNCONF_SYNCMODE_MASK)
mbed_official 121:7f86b4238bec 3402 #define FTM_SYNCONF_SWRSTCNT_MASK (0x100U)
mbed_official 121:7f86b4238bec 3403 #define FTM_SYNCONF_SWRSTCNT_SHIFT (8U)
mbed_official 121:7f86b4238bec 3404 #define FTM_SYNCONF_SWRSTCNT(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_SWRSTCNT_SHIFT)) & FTM_SYNCONF_SWRSTCNT_MASK)
mbed_official 121:7f86b4238bec 3405 #define FTM_SYNCONF_SWWRBUF_MASK (0x200U)
mbed_official 121:7f86b4238bec 3406 #define FTM_SYNCONF_SWWRBUF_SHIFT (9U)
mbed_official 121:7f86b4238bec 3407 #define FTM_SYNCONF_SWWRBUF(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_SWWRBUF_SHIFT)) & FTM_SYNCONF_SWWRBUF_MASK)
mbed_official 121:7f86b4238bec 3408 #define FTM_SYNCONF_SWOM_MASK (0x400U)
mbed_official 121:7f86b4238bec 3409 #define FTM_SYNCONF_SWOM_SHIFT (10U)
mbed_official 121:7f86b4238bec 3410 #define FTM_SYNCONF_SWOM(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_SWOM_SHIFT)) & FTM_SYNCONF_SWOM_MASK)
mbed_official 121:7f86b4238bec 3411 #define FTM_SYNCONF_SWINVC_MASK (0x800U)
mbed_official 121:7f86b4238bec 3412 #define FTM_SYNCONF_SWINVC_SHIFT (11U)
mbed_official 121:7f86b4238bec 3413 #define FTM_SYNCONF_SWINVC(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_SWINVC_SHIFT)) & FTM_SYNCONF_SWINVC_MASK)
mbed_official 121:7f86b4238bec 3414 #define FTM_SYNCONF_SWSOC_MASK (0x1000U)
mbed_official 121:7f86b4238bec 3415 #define FTM_SYNCONF_SWSOC_SHIFT (12U)
mbed_official 121:7f86b4238bec 3416 #define FTM_SYNCONF_SWSOC(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_SWSOC_SHIFT)) & FTM_SYNCONF_SWSOC_MASK)
mbed_official 121:7f86b4238bec 3417 #define FTM_SYNCONF_HWRSTCNT_MASK (0x10000U)
mbed_official 121:7f86b4238bec 3418 #define FTM_SYNCONF_HWRSTCNT_SHIFT (16U)
mbed_official 121:7f86b4238bec 3419 #define FTM_SYNCONF_HWRSTCNT(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_HWRSTCNT_SHIFT)) & FTM_SYNCONF_HWRSTCNT_MASK)
mbed_official 121:7f86b4238bec 3420 #define FTM_SYNCONF_HWWRBUF_MASK (0x20000U)
mbed_official 121:7f86b4238bec 3421 #define FTM_SYNCONF_HWWRBUF_SHIFT (17U)
mbed_official 121:7f86b4238bec 3422 #define FTM_SYNCONF_HWWRBUF(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_HWWRBUF_SHIFT)) & FTM_SYNCONF_HWWRBUF_MASK)
mbed_official 121:7f86b4238bec 3423 #define FTM_SYNCONF_HWOM_MASK (0x40000U)
mbed_official 121:7f86b4238bec 3424 #define FTM_SYNCONF_HWOM_SHIFT (18U)
mbed_official 121:7f86b4238bec 3425 #define FTM_SYNCONF_HWOM(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_HWOM_SHIFT)) & FTM_SYNCONF_HWOM_MASK)
mbed_official 121:7f86b4238bec 3426 #define FTM_SYNCONF_HWINVC_MASK (0x80000U)
mbed_official 121:7f86b4238bec 3427 #define FTM_SYNCONF_HWINVC_SHIFT (19U)
mbed_official 121:7f86b4238bec 3428 #define FTM_SYNCONF_HWINVC(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_HWINVC_SHIFT)) & FTM_SYNCONF_HWINVC_MASK)
mbed_official 121:7f86b4238bec 3429 #define FTM_SYNCONF_HWSOC_MASK (0x100000U)
mbed_official 121:7f86b4238bec 3430 #define FTM_SYNCONF_HWSOC_SHIFT (20U)
mbed_official 121:7f86b4238bec 3431 #define FTM_SYNCONF_HWSOC(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_HWSOC_SHIFT)) & FTM_SYNCONF_HWSOC_MASK)
mbed_official 121:7f86b4238bec 3432
mbed_official 121:7f86b4238bec 3433 /*! @name INVCTRL - FTM Inverting Control */
mbed_official 121:7f86b4238bec 3434 #define FTM_INVCTRL_INV0EN_MASK (0x1U)
mbed_official 121:7f86b4238bec 3435 #define FTM_INVCTRL_INV0EN_SHIFT (0U)
mbed_official 121:7f86b4238bec 3436 #define FTM_INVCTRL_INV0EN(x) (((uint32_t)(((uint32_t)(x)) << FTM_INVCTRL_INV0EN_SHIFT)) & FTM_INVCTRL_INV0EN_MASK)
mbed_official 121:7f86b4238bec 3437 #define FTM_INVCTRL_INV1EN_MASK (0x2U)
mbed_official 121:7f86b4238bec 3438 #define FTM_INVCTRL_INV1EN_SHIFT (1U)
mbed_official 121:7f86b4238bec 3439 #define FTM_INVCTRL_INV1EN(x) (((uint32_t)(((uint32_t)(x)) << FTM_INVCTRL_INV1EN_SHIFT)) & FTM_INVCTRL_INV1EN_MASK)
mbed_official 121:7f86b4238bec 3440 #define FTM_INVCTRL_INV2EN_MASK (0x4U)
mbed_official 121:7f86b4238bec 3441 #define FTM_INVCTRL_INV2EN_SHIFT (2U)
mbed_official 121:7f86b4238bec 3442 #define FTM_INVCTRL_INV2EN(x) (((uint32_t)(((uint32_t)(x)) << FTM_INVCTRL_INV2EN_SHIFT)) & FTM_INVCTRL_INV2EN_MASK)
mbed_official 121:7f86b4238bec 3443 #define FTM_INVCTRL_INV3EN_MASK (0x8U)
mbed_official 121:7f86b4238bec 3444 #define FTM_INVCTRL_INV3EN_SHIFT (3U)
mbed_official 121:7f86b4238bec 3445 #define FTM_INVCTRL_INV3EN(x) (((uint32_t)(((uint32_t)(x)) << FTM_INVCTRL_INV3EN_SHIFT)) & FTM_INVCTRL_INV3EN_MASK)
mbed_official 121:7f86b4238bec 3446
mbed_official 121:7f86b4238bec 3447 /*! @name SWOCTRL - FTM Software Output Control */
mbed_official 121:7f86b4238bec 3448 #define FTM_SWOCTRL_CH0OC_MASK (0x1U)
mbed_official 121:7f86b4238bec 3449 #define FTM_SWOCTRL_CH0OC_SHIFT (0U)
mbed_official 121:7f86b4238bec 3450 #define FTM_SWOCTRL_CH0OC(x) (((uint32_t)(((uint32_t)(x)) << FTM_SWOCTRL_CH0OC_SHIFT)) & FTM_SWOCTRL_CH0OC_MASK)
mbed_official 121:7f86b4238bec 3451 #define FTM_SWOCTRL_CH1OC_MASK (0x2U)
mbed_official 121:7f86b4238bec 3452 #define FTM_SWOCTRL_CH1OC_SHIFT (1U)
mbed_official 121:7f86b4238bec 3453 #define FTM_SWOCTRL_CH1OC(x) (((uint32_t)(((uint32_t)(x)) << FTM_SWOCTRL_CH1OC_SHIFT)) & FTM_SWOCTRL_CH1OC_MASK)
mbed_official 121:7f86b4238bec 3454 #define FTM_SWOCTRL_CH2OC_MASK (0x4U)
mbed_official 121:7f86b4238bec 3455 #define FTM_SWOCTRL_CH2OC_SHIFT (2U)
mbed_official 121:7f86b4238bec 3456 #define FTM_SWOCTRL_CH2OC(x) (((uint32_t)(((uint32_t)(x)) << FTM_SWOCTRL_CH2OC_SHIFT)) & FTM_SWOCTRL_CH2OC_MASK)
mbed_official 121:7f86b4238bec 3457 #define FTM_SWOCTRL_CH3OC_MASK (0x8U)
mbed_official 121:7f86b4238bec 3458 #define FTM_SWOCTRL_CH3OC_SHIFT (3U)
mbed_official 121:7f86b4238bec 3459 #define FTM_SWOCTRL_CH3OC(x) (((uint32_t)(((uint32_t)(x)) << FTM_SWOCTRL_CH3OC_SHIFT)) & FTM_SWOCTRL_CH3OC_MASK)
mbed_official 121:7f86b4238bec 3460 #define FTM_SWOCTRL_CH4OC_MASK (0x10U)
mbed_official 121:7f86b4238bec 3461 #define FTM_SWOCTRL_CH4OC_SHIFT (4U)
mbed_official 121:7f86b4238bec 3462 #define FTM_SWOCTRL_CH4OC(x) (((uint32_t)(((uint32_t)(x)) << FTM_SWOCTRL_CH4OC_SHIFT)) & FTM_SWOCTRL_CH4OC_MASK)
mbed_official 121:7f86b4238bec 3463 #define FTM_SWOCTRL_CH5OC_MASK (0x20U)
mbed_official 121:7f86b4238bec 3464 #define FTM_SWOCTRL_CH5OC_SHIFT (5U)
mbed_official 121:7f86b4238bec 3465 #define FTM_SWOCTRL_CH5OC(x) (((uint32_t)(((uint32_t)(x)) << FTM_SWOCTRL_CH5OC_SHIFT)) & FTM_SWOCTRL_CH5OC_MASK)
mbed_official 121:7f86b4238bec 3466 #define FTM_SWOCTRL_CH6OC_MASK (0x40U)
mbed_official 121:7f86b4238bec 3467 #define FTM_SWOCTRL_CH6OC_SHIFT (6U)
mbed_official 121:7f86b4238bec 3468 #define FTM_SWOCTRL_CH6OC(x) (((uint32_t)(((uint32_t)(x)) << FTM_SWOCTRL_CH6OC_SHIFT)) & FTM_SWOCTRL_CH6OC_MASK)
mbed_official 121:7f86b4238bec 3469 #define FTM_SWOCTRL_CH7OC_MASK (0x80U)
mbed_official 121:7f86b4238bec 3470 #define FTM_SWOCTRL_CH7OC_SHIFT (7U)
mbed_official 121:7f86b4238bec 3471 #define FTM_SWOCTRL_CH7OC(x) (((uint32_t)(((uint32_t)(x)) << FTM_SWOCTRL_CH7OC_SHIFT)) & FTM_SWOCTRL_CH7OC_MASK)
mbed_official 121:7f86b4238bec 3472 #define FTM_SWOCTRL_CH0OCV_MASK (0x100U)
mbed_official 121:7f86b4238bec 3473 #define FTM_SWOCTRL_CH0OCV_SHIFT (8U)
mbed_official 121:7f86b4238bec 3474 #define FTM_SWOCTRL_CH0OCV(x) (((uint32_t)(((uint32_t)(x)) << FTM_SWOCTRL_CH0OCV_SHIFT)) & FTM_SWOCTRL_CH0OCV_MASK)
mbed_official 121:7f86b4238bec 3475 #define FTM_SWOCTRL_CH1OCV_MASK (0x200U)
mbed_official 121:7f86b4238bec 3476 #define FTM_SWOCTRL_CH1OCV_SHIFT (9U)
mbed_official 121:7f86b4238bec 3477 #define FTM_SWOCTRL_CH1OCV(x) (((uint32_t)(((uint32_t)(x)) << FTM_SWOCTRL_CH1OCV_SHIFT)) & FTM_SWOCTRL_CH1OCV_MASK)
mbed_official 121:7f86b4238bec 3478 #define FTM_SWOCTRL_CH2OCV_MASK (0x400U)
mbed_official 121:7f86b4238bec 3479 #define FTM_SWOCTRL_CH2OCV_SHIFT (10U)
mbed_official 121:7f86b4238bec 3480 #define FTM_SWOCTRL_CH2OCV(x) (((uint32_t)(((uint32_t)(x)) << FTM_SWOCTRL_CH2OCV_SHIFT)) & FTM_SWOCTRL_CH2OCV_MASK)
mbed_official 121:7f86b4238bec 3481 #define FTM_SWOCTRL_CH3OCV_MASK (0x800U)
mbed_official 121:7f86b4238bec 3482 #define FTM_SWOCTRL_CH3OCV_SHIFT (11U)
mbed_official 121:7f86b4238bec 3483 #define FTM_SWOCTRL_CH3OCV(x) (((uint32_t)(((uint32_t)(x)) << FTM_SWOCTRL_CH3OCV_SHIFT)) & FTM_SWOCTRL_CH3OCV_MASK)
mbed_official 121:7f86b4238bec 3484 #define FTM_SWOCTRL_CH4OCV_MASK (0x1000U)
mbed_official 121:7f86b4238bec 3485 #define FTM_SWOCTRL_CH4OCV_SHIFT (12U)
mbed_official 121:7f86b4238bec 3486 #define FTM_SWOCTRL_CH4OCV(x) (((uint32_t)(((uint32_t)(x)) << FTM_SWOCTRL_CH4OCV_SHIFT)) & FTM_SWOCTRL_CH4OCV_MASK)
mbed_official 121:7f86b4238bec 3487 #define FTM_SWOCTRL_CH5OCV_MASK (0x2000U)
mbed_official 121:7f86b4238bec 3488 #define FTM_SWOCTRL_CH5OCV_SHIFT (13U)
mbed_official 121:7f86b4238bec 3489 #define FTM_SWOCTRL_CH5OCV(x) (((uint32_t)(((uint32_t)(x)) << FTM_SWOCTRL_CH5OCV_SHIFT)) & FTM_SWOCTRL_CH5OCV_MASK)
mbed_official 121:7f86b4238bec 3490 #define FTM_SWOCTRL_CH6OCV_MASK (0x4000U)
mbed_official 121:7f86b4238bec 3491 #define FTM_SWOCTRL_CH6OCV_SHIFT (14U)
mbed_official 121:7f86b4238bec 3492 #define FTM_SWOCTRL_CH6OCV(x) (((uint32_t)(((uint32_t)(x)) << FTM_SWOCTRL_CH6OCV_SHIFT)) & FTM_SWOCTRL_CH6OCV_MASK)
mbed_official 121:7f86b4238bec 3493 #define FTM_SWOCTRL_CH7OCV_MASK (0x8000U)
mbed_official 121:7f86b4238bec 3494 #define FTM_SWOCTRL_CH7OCV_SHIFT (15U)
mbed_official 121:7f86b4238bec 3495 #define FTM_SWOCTRL_CH7OCV(x) (((uint32_t)(((uint32_t)(x)) << FTM_SWOCTRL_CH7OCV_SHIFT)) & FTM_SWOCTRL_CH7OCV_MASK)
mbed_official 121:7f86b4238bec 3496
mbed_official 121:7f86b4238bec 3497 /*! @name PWMLOAD - FTM PWM Load */
mbed_official 121:7f86b4238bec 3498 #define FTM_PWMLOAD_CH0SEL_MASK (0x1U)
mbed_official 121:7f86b4238bec 3499 #define FTM_PWMLOAD_CH0SEL_SHIFT (0U)
mbed_official 121:7f86b4238bec 3500 #define FTM_PWMLOAD_CH0SEL(x) (((uint32_t)(((uint32_t)(x)) << FTM_PWMLOAD_CH0SEL_SHIFT)) & FTM_PWMLOAD_CH0SEL_MASK)
mbed_official 121:7f86b4238bec 3501 #define FTM_PWMLOAD_CH1SEL_MASK (0x2U)
mbed_official 121:7f86b4238bec 3502 #define FTM_PWMLOAD_CH1SEL_SHIFT (1U)
mbed_official 121:7f86b4238bec 3503 #define FTM_PWMLOAD_CH1SEL(x) (((uint32_t)(((uint32_t)(x)) << FTM_PWMLOAD_CH1SEL_SHIFT)) & FTM_PWMLOAD_CH1SEL_MASK)
mbed_official 121:7f86b4238bec 3504 #define FTM_PWMLOAD_CH2SEL_MASK (0x4U)
mbed_official 121:7f86b4238bec 3505 #define FTM_PWMLOAD_CH2SEL_SHIFT (2U)
mbed_official 121:7f86b4238bec 3506 #define FTM_PWMLOAD_CH2SEL(x) (((uint32_t)(((uint32_t)(x)) << FTM_PWMLOAD_CH2SEL_SHIFT)) & FTM_PWMLOAD_CH2SEL_MASK)
mbed_official 121:7f86b4238bec 3507 #define FTM_PWMLOAD_CH3SEL_MASK (0x8U)
mbed_official 121:7f86b4238bec 3508 #define FTM_PWMLOAD_CH3SEL_SHIFT (3U)
mbed_official 121:7f86b4238bec 3509 #define FTM_PWMLOAD_CH3SEL(x) (((uint32_t)(((uint32_t)(x)) << FTM_PWMLOAD_CH3SEL_SHIFT)) & FTM_PWMLOAD_CH3SEL_MASK)
mbed_official 121:7f86b4238bec 3510 #define FTM_PWMLOAD_CH4SEL_MASK (0x10U)
mbed_official 121:7f86b4238bec 3511 #define FTM_PWMLOAD_CH4SEL_SHIFT (4U)
mbed_official 121:7f86b4238bec 3512 #define FTM_PWMLOAD_CH4SEL(x) (((uint32_t)(((uint32_t)(x)) << FTM_PWMLOAD_CH4SEL_SHIFT)) & FTM_PWMLOAD_CH4SEL_MASK)
mbed_official 121:7f86b4238bec 3513 #define FTM_PWMLOAD_CH5SEL_MASK (0x20U)
mbed_official 121:7f86b4238bec 3514 #define FTM_PWMLOAD_CH5SEL_SHIFT (5U)
mbed_official 121:7f86b4238bec 3515 #define FTM_PWMLOAD_CH5SEL(x) (((uint32_t)(((uint32_t)(x)) << FTM_PWMLOAD_CH5SEL_SHIFT)) & FTM_PWMLOAD_CH5SEL_MASK)
mbed_official 121:7f86b4238bec 3516 #define FTM_PWMLOAD_CH6SEL_MASK (0x40U)
mbed_official 121:7f86b4238bec 3517 #define FTM_PWMLOAD_CH6SEL_SHIFT (6U)
mbed_official 121:7f86b4238bec 3518 #define FTM_PWMLOAD_CH6SEL(x) (((uint32_t)(((uint32_t)(x)) << FTM_PWMLOAD_CH6SEL_SHIFT)) & FTM_PWMLOAD_CH6SEL_MASK)
mbed_official 121:7f86b4238bec 3519 #define FTM_PWMLOAD_CH7SEL_MASK (0x80U)
mbed_official 121:7f86b4238bec 3520 #define FTM_PWMLOAD_CH7SEL_SHIFT (7U)
mbed_official 121:7f86b4238bec 3521 #define FTM_PWMLOAD_CH7SEL(x) (((uint32_t)(((uint32_t)(x)) << FTM_PWMLOAD_CH7SEL_SHIFT)) & FTM_PWMLOAD_CH7SEL_MASK)
mbed_official 121:7f86b4238bec 3522 #define FTM_PWMLOAD_LDOK_MASK (0x200U)
mbed_official 121:7f86b4238bec 3523 #define FTM_PWMLOAD_LDOK_SHIFT (9U)
mbed_official 121:7f86b4238bec 3524 #define FTM_PWMLOAD_LDOK(x) (((uint32_t)(((uint32_t)(x)) << FTM_PWMLOAD_LDOK_SHIFT)) & FTM_PWMLOAD_LDOK_MASK)
mbed_official 121:7f86b4238bec 3525
bogdanm 0:9b334a45a8ff 3526
bogdanm 0:9b334a45a8ff 3527 /*!
bogdanm 0:9b334a45a8ff 3528 * @}
bogdanm 0:9b334a45a8ff 3529 */ /* end of group FTM_Register_Masks */
bogdanm 0:9b334a45a8ff 3530
bogdanm 0:9b334a45a8ff 3531
bogdanm 0:9b334a45a8ff 3532 /* FTM - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 3533 /** Peripheral FTM0 base address */
bogdanm 0:9b334a45a8ff 3534 #define FTM0_BASE (0x40038000u)
bogdanm 0:9b334a45a8ff 3535 /** Peripheral FTM0 base pointer */
bogdanm 0:9b334a45a8ff 3536 #define FTM0 ((FTM_Type *)FTM0_BASE)
bogdanm 0:9b334a45a8ff 3537 /** Peripheral FTM1 base address */
bogdanm 0:9b334a45a8ff 3538 #define FTM1_BASE (0x40039000u)
bogdanm 0:9b334a45a8ff 3539 /** Peripheral FTM1 base pointer */
bogdanm 0:9b334a45a8ff 3540 #define FTM1 ((FTM_Type *)FTM1_BASE)
bogdanm 0:9b334a45a8ff 3541 /** Peripheral FTM2 base address */
bogdanm 0:9b334a45a8ff 3542 #define FTM2_BASE (0x4003A000u)
bogdanm 0:9b334a45a8ff 3543 /** Peripheral FTM2 base pointer */
bogdanm 0:9b334a45a8ff 3544 #define FTM2 ((FTM_Type *)FTM2_BASE)
bogdanm 0:9b334a45a8ff 3545 /** Peripheral FTM3 base address */
bogdanm 0:9b334a45a8ff 3546 #define FTM3_BASE (0x40026000u)
bogdanm 0:9b334a45a8ff 3547 /** Peripheral FTM3 base pointer */
bogdanm 0:9b334a45a8ff 3548 #define FTM3 ((FTM_Type *)FTM3_BASE)
bogdanm 0:9b334a45a8ff 3549 /** Array initializer of FTM peripheral base addresses */
bogdanm 0:9b334a45a8ff 3550 #define FTM_BASE_ADDRS { FTM0_BASE, FTM1_BASE, FTM2_BASE, FTM3_BASE }
bogdanm 0:9b334a45a8ff 3551 /** Array initializer of FTM peripheral base pointers */
bogdanm 0:9b334a45a8ff 3552 #define FTM_BASE_PTRS { FTM0, FTM1, FTM2, FTM3 }
bogdanm 0:9b334a45a8ff 3553 /** Interrupt vectors for the FTM peripheral type */
bogdanm 0:9b334a45a8ff 3554 #define FTM_IRQS { FTM0_IRQn, FTM1_IRQn, FTM2_IRQn, FTM3_IRQn }
bogdanm 0:9b334a45a8ff 3555
bogdanm 0:9b334a45a8ff 3556 /*!
bogdanm 0:9b334a45a8ff 3557 * @}
bogdanm 0:9b334a45a8ff 3558 */ /* end of group FTM_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 3559
bogdanm 0:9b334a45a8ff 3560
bogdanm 0:9b334a45a8ff 3561 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 3562 -- GPIO Peripheral Access Layer
bogdanm 0:9b334a45a8ff 3563 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 3564
bogdanm 0:9b334a45a8ff 3565 /*!
bogdanm 0:9b334a45a8ff 3566 * @addtogroup GPIO_Peripheral_Access_Layer GPIO Peripheral Access Layer
bogdanm 0:9b334a45a8ff 3567 * @{
bogdanm 0:9b334a45a8ff 3568 */
bogdanm 0:9b334a45a8ff 3569
bogdanm 0:9b334a45a8ff 3570 /** GPIO - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 3571 typedef struct {
bogdanm 0:9b334a45a8ff 3572 __IO uint32_t PDOR; /**< Port Data Output Register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 3573 __O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */
bogdanm 0:9b334a45a8ff 3574 __O uint32_t PCOR; /**< Port Clear Output Register, offset: 0x8 */
bogdanm 0:9b334a45a8ff 3575 __O uint32_t PTOR; /**< Port Toggle Output Register, offset: 0xC */
bogdanm 0:9b334a45a8ff 3576 __I uint32_t PDIR; /**< Port Data Input Register, offset: 0x10 */
bogdanm 0:9b334a45a8ff 3577 __IO uint32_t PDDR; /**< Port Data Direction Register, offset: 0x14 */
mbed_official 121:7f86b4238bec 3578 } GPIO_Type;
bogdanm 0:9b334a45a8ff 3579
bogdanm 0:9b334a45a8ff 3580 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 3581 -- GPIO Register Masks
bogdanm 0:9b334a45a8ff 3582 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 3583
bogdanm 0:9b334a45a8ff 3584 /*!
bogdanm 0:9b334a45a8ff 3585 * @addtogroup GPIO_Register_Masks GPIO Register Masks
bogdanm 0:9b334a45a8ff 3586 * @{
bogdanm 0:9b334a45a8ff 3587 */
bogdanm 0:9b334a45a8ff 3588
mbed_official 121:7f86b4238bec 3589 /*! @name PDOR - Port Data Output Register */
mbed_official 121:7f86b4238bec 3590 #define GPIO_PDOR_PDO_MASK (0xFFFFFFFFU)
mbed_official 121:7f86b4238bec 3591 #define GPIO_PDOR_PDO_SHIFT (0U)
mbed_official 121:7f86b4238bec 3592 #define GPIO_PDOR_PDO(x) (((uint32_t)(((uint32_t)(x)) << GPIO_PDOR_PDO_SHIFT)) & GPIO_PDOR_PDO_MASK)
mbed_official 121:7f86b4238bec 3593
mbed_official 121:7f86b4238bec 3594 /*! @name PSOR - Port Set Output Register */
mbed_official 121:7f86b4238bec 3595 #define GPIO_PSOR_PTSO_MASK (0xFFFFFFFFU)
mbed_official 121:7f86b4238bec 3596 #define GPIO_PSOR_PTSO_SHIFT (0U)
mbed_official 121:7f86b4238bec 3597 #define GPIO_PSOR_PTSO(x) (((uint32_t)(((uint32_t)(x)) << GPIO_PSOR_PTSO_SHIFT)) & GPIO_PSOR_PTSO_MASK)
mbed_official 121:7f86b4238bec 3598
mbed_official 121:7f86b4238bec 3599 /*! @name PCOR - Port Clear Output Register */
mbed_official 121:7f86b4238bec 3600 #define GPIO_PCOR_PTCO_MASK (0xFFFFFFFFU)
mbed_official 121:7f86b4238bec 3601 #define GPIO_PCOR_PTCO_SHIFT (0U)
mbed_official 121:7f86b4238bec 3602 #define GPIO_PCOR_PTCO(x) (((uint32_t)(((uint32_t)(x)) << GPIO_PCOR_PTCO_SHIFT)) & GPIO_PCOR_PTCO_MASK)
mbed_official 121:7f86b4238bec 3603
mbed_official 121:7f86b4238bec 3604 /*! @name PTOR - Port Toggle Output Register */
mbed_official 121:7f86b4238bec 3605 #define GPIO_PTOR_PTTO_MASK (0xFFFFFFFFU)
mbed_official 121:7f86b4238bec 3606 #define GPIO_PTOR_PTTO_SHIFT (0U)
mbed_official 121:7f86b4238bec 3607 #define GPIO_PTOR_PTTO(x) (((uint32_t)(((uint32_t)(x)) << GPIO_PTOR_PTTO_SHIFT)) & GPIO_PTOR_PTTO_MASK)
mbed_official 121:7f86b4238bec 3608
mbed_official 121:7f86b4238bec 3609 /*! @name PDIR - Port Data Input Register */
mbed_official 121:7f86b4238bec 3610 #define GPIO_PDIR_PDI_MASK (0xFFFFFFFFU)
mbed_official 121:7f86b4238bec 3611 #define GPIO_PDIR_PDI_SHIFT (0U)
mbed_official 121:7f86b4238bec 3612 #define GPIO_PDIR_PDI(x) (((uint32_t)(((uint32_t)(x)) << GPIO_PDIR_PDI_SHIFT)) & GPIO_PDIR_PDI_MASK)
mbed_official 121:7f86b4238bec 3613
mbed_official 121:7f86b4238bec 3614 /*! @name PDDR - Port Data Direction Register */
mbed_official 121:7f86b4238bec 3615 #define GPIO_PDDR_PDD_MASK (0xFFFFFFFFU)
mbed_official 121:7f86b4238bec 3616 #define GPIO_PDDR_PDD_SHIFT (0U)
mbed_official 121:7f86b4238bec 3617 #define GPIO_PDDR_PDD(x) (((uint32_t)(((uint32_t)(x)) << GPIO_PDDR_PDD_SHIFT)) & GPIO_PDDR_PDD_MASK)
mbed_official 121:7f86b4238bec 3618
bogdanm 0:9b334a45a8ff 3619
bogdanm 0:9b334a45a8ff 3620 /*!
bogdanm 0:9b334a45a8ff 3621 * @}
bogdanm 0:9b334a45a8ff 3622 */ /* end of group GPIO_Register_Masks */
bogdanm 0:9b334a45a8ff 3623
bogdanm 0:9b334a45a8ff 3624
bogdanm 0:9b334a45a8ff 3625 /* GPIO - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 3626 /** Peripheral PTA base address */
bogdanm 0:9b334a45a8ff 3627 #define PTA_BASE (0x400FF000u)
bogdanm 0:9b334a45a8ff 3628 /** Peripheral PTA base pointer */
bogdanm 0:9b334a45a8ff 3629 #define PTA ((GPIO_Type *)PTA_BASE)
bogdanm 0:9b334a45a8ff 3630 /** Peripheral PTB base address */
bogdanm 0:9b334a45a8ff 3631 #define PTB_BASE (0x400FF040u)
bogdanm 0:9b334a45a8ff 3632 /** Peripheral PTB base pointer */
bogdanm 0:9b334a45a8ff 3633 #define PTB ((GPIO_Type *)PTB_BASE)
bogdanm 0:9b334a45a8ff 3634 /** Peripheral PTC base address */
bogdanm 0:9b334a45a8ff 3635 #define PTC_BASE (0x400FF080u)
bogdanm 0:9b334a45a8ff 3636 /** Peripheral PTC base pointer */
bogdanm 0:9b334a45a8ff 3637 #define PTC ((GPIO_Type *)PTC_BASE)
bogdanm 0:9b334a45a8ff 3638 /** Peripheral PTD base address */
bogdanm 0:9b334a45a8ff 3639 #define PTD_BASE (0x400FF0C0u)
bogdanm 0:9b334a45a8ff 3640 /** Peripheral PTD base pointer */
bogdanm 0:9b334a45a8ff 3641 #define PTD ((GPIO_Type *)PTD_BASE)
bogdanm 0:9b334a45a8ff 3642 /** Peripheral PTE base address */
bogdanm 0:9b334a45a8ff 3643 #define PTE_BASE (0x400FF100u)
bogdanm 0:9b334a45a8ff 3644 /** Peripheral PTE base pointer */
bogdanm 0:9b334a45a8ff 3645 #define PTE ((GPIO_Type *)PTE_BASE)
bogdanm 0:9b334a45a8ff 3646 /** Array initializer of GPIO peripheral base addresses */
bogdanm 0:9b334a45a8ff 3647 #define GPIO_BASE_ADDRS { PTA_BASE, PTB_BASE, PTC_BASE, PTD_BASE, PTE_BASE }
bogdanm 0:9b334a45a8ff 3648 /** Array initializer of GPIO peripheral base pointers */
bogdanm 0:9b334a45a8ff 3649 #define GPIO_BASE_PTRS { PTA, PTB, PTC, PTD, PTE }
bogdanm 0:9b334a45a8ff 3650
bogdanm 0:9b334a45a8ff 3651 /*!
bogdanm 0:9b334a45a8ff 3652 * @}
bogdanm 0:9b334a45a8ff 3653 */ /* end of group GPIO_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 3654
bogdanm 0:9b334a45a8ff 3655
bogdanm 0:9b334a45a8ff 3656 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 3657 -- I2C Peripheral Access Layer
bogdanm 0:9b334a45a8ff 3658 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 3659
bogdanm 0:9b334a45a8ff 3660 /*!
bogdanm 0:9b334a45a8ff 3661 * @addtogroup I2C_Peripheral_Access_Layer I2C Peripheral Access Layer
bogdanm 0:9b334a45a8ff 3662 * @{
bogdanm 0:9b334a45a8ff 3663 */
bogdanm 0:9b334a45a8ff 3664
bogdanm 0:9b334a45a8ff 3665 /** I2C - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 3666 typedef struct {
bogdanm 0:9b334a45a8ff 3667 __IO uint8_t A1; /**< I2C Address Register 1, offset: 0x0 */
bogdanm 0:9b334a45a8ff 3668 __IO uint8_t F; /**< I2C Frequency Divider register, offset: 0x1 */
bogdanm 0:9b334a45a8ff 3669 __IO uint8_t C1; /**< I2C Control Register 1, offset: 0x2 */
bogdanm 0:9b334a45a8ff 3670 __IO uint8_t S; /**< I2C Status register, offset: 0x3 */
bogdanm 0:9b334a45a8ff 3671 __IO uint8_t D; /**< I2C Data I/O register, offset: 0x4 */
bogdanm 0:9b334a45a8ff 3672 __IO uint8_t C2; /**< I2C Control Register 2, offset: 0x5 */
bogdanm 0:9b334a45a8ff 3673 __IO uint8_t FLT; /**< I2C Programmable Input Glitch Filter register, offset: 0x6 */
bogdanm 0:9b334a45a8ff 3674 __IO uint8_t RA; /**< I2C Range Address register, offset: 0x7 */
bogdanm 0:9b334a45a8ff 3675 __IO uint8_t SMB; /**< I2C SMBus Control and Status register, offset: 0x8 */
bogdanm 0:9b334a45a8ff 3676 __IO uint8_t A2; /**< I2C Address Register 2, offset: 0x9 */
bogdanm 0:9b334a45a8ff 3677 __IO uint8_t SLTH; /**< I2C SCL Low Timeout Register High, offset: 0xA */
bogdanm 0:9b334a45a8ff 3678 __IO uint8_t SLTL; /**< I2C SCL Low Timeout Register Low, offset: 0xB */
mbed_official 121:7f86b4238bec 3679 } I2C_Type;
bogdanm 0:9b334a45a8ff 3680
bogdanm 0:9b334a45a8ff 3681 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 3682 -- I2C Register Masks
bogdanm 0:9b334a45a8ff 3683 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 3684
bogdanm 0:9b334a45a8ff 3685 /*!
bogdanm 0:9b334a45a8ff 3686 * @addtogroup I2C_Register_Masks I2C Register Masks
bogdanm 0:9b334a45a8ff 3687 * @{
bogdanm 0:9b334a45a8ff 3688 */
bogdanm 0:9b334a45a8ff 3689
mbed_official 121:7f86b4238bec 3690 /*! @name A1 - I2C Address Register 1 */
mbed_official 121:7f86b4238bec 3691 #define I2C_A1_AD_MASK (0xFEU)
mbed_official 121:7f86b4238bec 3692 #define I2C_A1_AD_SHIFT (1U)
mbed_official 121:7f86b4238bec 3693 #define I2C_A1_AD(x) (((uint8_t)(((uint8_t)(x)) << I2C_A1_AD_SHIFT)) & I2C_A1_AD_MASK)
mbed_official 121:7f86b4238bec 3694
mbed_official 121:7f86b4238bec 3695 /*! @name F - I2C Frequency Divider register */
mbed_official 121:7f86b4238bec 3696 #define I2C_F_ICR_MASK (0x3FU)
mbed_official 121:7f86b4238bec 3697 #define I2C_F_ICR_SHIFT (0U)
mbed_official 121:7f86b4238bec 3698 #define I2C_F_ICR(x) (((uint8_t)(((uint8_t)(x)) << I2C_F_ICR_SHIFT)) & I2C_F_ICR_MASK)
mbed_official 121:7f86b4238bec 3699 #define I2C_F_MULT_MASK (0xC0U)
mbed_official 121:7f86b4238bec 3700 #define I2C_F_MULT_SHIFT (6U)
mbed_official 121:7f86b4238bec 3701 #define I2C_F_MULT(x) (((uint8_t)(((uint8_t)(x)) << I2C_F_MULT_SHIFT)) & I2C_F_MULT_MASK)
mbed_official 121:7f86b4238bec 3702
mbed_official 121:7f86b4238bec 3703 /*! @name C1 - I2C Control Register 1 */
mbed_official 121:7f86b4238bec 3704 #define I2C_C1_DMAEN_MASK (0x1U)
mbed_official 121:7f86b4238bec 3705 #define I2C_C1_DMAEN_SHIFT (0U)
mbed_official 121:7f86b4238bec 3706 #define I2C_C1_DMAEN(x) (((uint8_t)(((uint8_t)(x)) << I2C_C1_DMAEN_SHIFT)) & I2C_C1_DMAEN_MASK)
mbed_official 121:7f86b4238bec 3707 #define I2C_C1_WUEN_MASK (0x2U)
mbed_official 121:7f86b4238bec 3708 #define I2C_C1_WUEN_SHIFT (1U)
mbed_official 121:7f86b4238bec 3709 #define I2C_C1_WUEN(x) (((uint8_t)(((uint8_t)(x)) << I2C_C1_WUEN_SHIFT)) & I2C_C1_WUEN_MASK)
mbed_official 121:7f86b4238bec 3710 #define I2C_C1_RSTA_MASK (0x4U)
mbed_official 121:7f86b4238bec 3711 #define I2C_C1_RSTA_SHIFT (2U)
mbed_official 121:7f86b4238bec 3712 #define I2C_C1_RSTA(x) (((uint8_t)(((uint8_t)(x)) << I2C_C1_RSTA_SHIFT)) & I2C_C1_RSTA_MASK)
mbed_official 121:7f86b4238bec 3713 #define I2C_C1_TXAK_MASK (0x8U)
mbed_official 121:7f86b4238bec 3714 #define I2C_C1_TXAK_SHIFT (3U)
mbed_official 121:7f86b4238bec 3715 #define I2C_C1_TXAK(x) (((uint8_t)(((uint8_t)(x)) << I2C_C1_TXAK_SHIFT)) & I2C_C1_TXAK_MASK)
mbed_official 121:7f86b4238bec 3716 #define I2C_C1_TX_MASK (0x10U)
mbed_official 121:7f86b4238bec 3717 #define I2C_C1_TX_SHIFT (4U)
mbed_official 121:7f86b4238bec 3718 #define I2C_C1_TX(x) (((uint8_t)(((uint8_t)(x)) << I2C_C1_TX_SHIFT)) & I2C_C1_TX_MASK)
mbed_official 121:7f86b4238bec 3719 #define I2C_C1_MST_MASK (0x20U)
mbed_official 121:7f86b4238bec 3720 #define I2C_C1_MST_SHIFT (5U)
mbed_official 121:7f86b4238bec 3721 #define I2C_C1_MST(x) (((uint8_t)(((uint8_t)(x)) << I2C_C1_MST_SHIFT)) & I2C_C1_MST_MASK)
mbed_official 121:7f86b4238bec 3722 #define I2C_C1_IICIE_MASK (0x40U)
mbed_official 121:7f86b4238bec 3723 #define I2C_C1_IICIE_SHIFT (6U)
mbed_official 121:7f86b4238bec 3724 #define I2C_C1_IICIE(x) (((uint8_t)(((uint8_t)(x)) << I2C_C1_IICIE_SHIFT)) & I2C_C1_IICIE_MASK)
mbed_official 121:7f86b4238bec 3725 #define I2C_C1_IICEN_MASK (0x80U)
mbed_official 121:7f86b4238bec 3726 #define I2C_C1_IICEN_SHIFT (7U)
mbed_official 121:7f86b4238bec 3727 #define I2C_C1_IICEN(x) (((uint8_t)(((uint8_t)(x)) << I2C_C1_IICEN_SHIFT)) & I2C_C1_IICEN_MASK)
mbed_official 121:7f86b4238bec 3728
mbed_official 121:7f86b4238bec 3729 /*! @name S - I2C Status register */
mbed_official 121:7f86b4238bec 3730 #define I2C_S_RXAK_MASK (0x1U)
mbed_official 121:7f86b4238bec 3731 #define I2C_S_RXAK_SHIFT (0U)
mbed_official 121:7f86b4238bec 3732 #define I2C_S_RXAK(x) (((uint8_t)(((uint8_t)(x)) << I2C_S_RXAK_SHIFT)) & I2C_S_RXAK_MASK)
mbed_official 121:7f86b4238bec 3733 #define I2C_S_IICIF_MASK (0x2U)
mbed_official 121:7f86b4238bec 3734 #define I2C_S_IICIF_SHIFT (1U)
mbed_official 121:7f86b4238bec 3735 #define I2C_S_IICIF(x) (((uint8_t)(((uint8_t)(x)) << I2C_S_IICIF_SHIFT)) & I2C_S_IICIF_MASK)
mbed_official 121:7f86b4238bec 3736 #define I2C_S_SRW_MASK (0x4U)
mbed_official 121:7f86b4238bec 3737 #define I2C_S_SRW_SHIFT (2U)
mbed_official 121:7f86b4238bec 3738 #define I2C_S_SRW(x) (((uint8_t)(((uint8_t)(x)) << I2C_S_SRW_SHIFT)) & I2C_S_SRW_MASK)
mbed_official 121:7f86b4238bec 3739 #define I2C_S_RAM_MASK (0x8U)
mbed_official 121:7f86b4238bec 3740 #define I2C_S_RAM_SHIFT (3U)
mbed_official 121:7f86b4238bec 3741 #define I2C_S_RAM(x) (((uint8_t)(((uint8_t)(x)) << I2C_S_RAM_SHIFT)) & I2C_S_RAM_MASK)
mbed_official 121:7f86b4238bec 3742 #define I2C_S_ARBL_MASK (0x10U)
mbed_official 121:7f86b4238bec 3743 #define I2C_S_ARBL_SHIFT (4U)
mbed_official 121:7f86b4238bec 3744 #define I2C_S_ARBL(x) (((uint8_t)(((uint8_t)(x)) << I2C_S_ARBL_SHIFT)) & I2C_S_ARBL_MASK)
mbed_official 121:7f86b4238bec 3745 #define I2C_S_BUSY_MASK (0x20U)
mbed_official 121:7f86b4238bec 3746 #define I2C_S_BUSY_SHIFT (5U)
mbed_official 121:7f86b4238bec 3747 #define I2C_S_BUSY(x) (((uint8_t)(((uint8_t)(x)) << I2C_S_BUSY_SHIFT)) & I2C_S_BUSY_MASK)
mbed_official 121:7f86b4238bec 3748 #define I2C_S_IAAS_MASK (0x40U)
mbed_official 121:7f86b4238bec 3749 #define I2C_S_IAAS_SHIFT (6U)
mbed_official 121:7f86b4238bec 3750 #define I2C_S_IAAS(x) (((uint8_t)(((uint8_t)(x)) << I2C_S_IAAS_SHIFT)) & I2C_S_IAAS_MASK)
mbed_official 121:7f86b4238bec 3751 #define I2C_S_TCF_MASK (0x80U)
mbed_official 121:7f86b4238bec 3752 #define I2C_S_TCF_SHIFT (7U)
mbed_official 121:7f86b4238bec 3753 #define I2C_S_TCF(x) (((uint8_t)(((uint8_t)(x)) << I2C_S_TCF_SHIFT)) & I2C_S_TCF_MASK)
mbed_official 121:7f86b4238bec 3754
mbed_official 121:7f86b4238bec 3755 /*! @name D - I2C Data I/O register */
mbed_official 121:7f86b4238bec 3756 #define I2C_D_DATA_MASK (0xFFU)
mbed_official 121:7f86b4238bec 3757 #define I2C_D_DATA_SHIFT (0U)
mbed_official 121:7f86b4238bec 3758 #define I2C_D_DATA(x) (((uint8_t)(((uint8_t)(x)) << I2C_D_DATA_SHIFT)) & I2C_D_DATA_MASK)
mbed_official 121:7f86b4238bec 3759
mbed_official 121:7f86b4238bec 3760 /*! @name C2 - I2C Control Register 2 */
mbed_official 121:7f86b4238bec 3761 #define I2C_C2_AD_MASK (0x7U)
mbed_official 121:7f86b4238bec 3762 #define I2C_C2_AD_SHIFT (0U)
mbed_official 121:7f86b4238bec 3763 #define I2C_C2_AD(x) (((uint8_t)(((uint8_t)(x)) << I2C_C2_AD_SHIFT)) & I2C_C2_AD_MASK)
mbed_official 121:7f86b4238bec 3764 #define I2C_C2_RMEN_MASK (0x8U)
mbed_official 121:7f86b4238bec 3765 #define I2C_C2_RMEN_SHIFT (3U)
mbed_official 121:7f86b4238bec 3766 #define I2C_C2_RMEN(x) (((uint8_t)(((uint8_t)(x)) << I2C_C2_RMEN_SHIFT)) & I2C_C2_RMEN_MASK)
mbed_official 121:7f86b4238bec 3767 #define I2C_C2_SBRC_MASK (0x10U)
mbed_official 121:7f86b4238bec 3768 #define I2C_C2_SBRC_SHIFT (4U)
mbed_official 121:7f86b4238bec 3769 #define I2C_C2_SBRC(x) (((uint8_t)(((uint8_t)(x)) << I2C_C2_SBRC_SHIFT)) & I2C_C2_SBRC_MASK)
mbed_official 121:7f86b4238bec 3770 #define I2C_C2_HDRS_MASK (0x20U)
mbed_official 121:7f86b4238bec 3771 #define I2C_C2_HDRS_SHIFT (5U)
mbed_official 121:7f86b4238bec 3772 #define I2C_C2_HDRS(x) (((uint8_t)(((uint8_t)(x)) << I2C_C2_HDRS_SHIFT)) & I2C_C2_HDRS_MASK)
mbed_official 121:7f86b4238bec 3773 #define I2C_C2_ADEXT_MASK (0x40U)
mbed_official 121:7f86b4238bec 3774 #define I2C_C2_ADEXT_SHIFT (6U)
mbed_official 121:7f86b4238bec 3775 #define I2C_C2_ADEXT(x) (((uint8_t)(((uint8_t)(x)) << I2C_C2_ADEXT_SHIFT)) & I2C_C2_ADEXT_MASK)
mbed_official 121:7f86b4238bec 3776 #define I2C_C2_GCAEN_MASK (0x80U)
mbed_official 121:7f86b4238bec 3777 #define I2C_C2_GCAEN_SHIFT (7U)
mbed_official 121:7f86b4238bec 3778 #define I2C_C2_GCAEN(x) (((uint8_t)(((uint8_t)(x)) << I2C_C2_GCAEN_SHIFT)) & I2C_C2_GCAEN_MASK)
mbed_official 121:7f86b4238bec 3779
mbed_official 121:7f86b4238bec 3780 /*! @name FLT - I2C Programmable Input Glitch Filter register */
mbed_official 121:7f86b4238bec 3781 #define I2C_FLT_FLT_MASK (0xFU)
mbed_official 121:7f86b4238bec 3782 #define I2C_FLT_FLT_SHIFT (0U)
mbed_official 121:7f86b4238bec 3783 #define I2C_FLT_FLT(x) (((uint8_t)(((uint8_t)(x)) << I2C_FLT_FLT_SHIFT)) & I2C_FLT_FLT_MASK)
mbed_official 121:7f86b4238bec 3784 #define I2C_FLT_STARTF_MASK (0x10U)
mbed_official 121:7f86b4238bec 3785 #define I2C_FLT_STARTF_SHIFT (4U)
mbed_official 121:7f86b4238bec 3786 #define I2C_FLT_STARTF(x) (((uint8_t)(((uint8_t)(x)) << I2C_FLT_STARTF_SHIFT)) & I2C_FLT_STARTF_MASK)
mbed_official 121:7f86b4238bec 3787 #define I2C_FLT_SSIE_MASK (0x20U)
mbed_official 121:7f86b4238bec 3788 #define I2C_FLT_SSIE_SHIFT (5U)
mbed_official 121:7f86b4238bec 3789 #define I2C_FLT_SSIE(x) (((uint8_t)(((uint8_t)(x)) << I2C_FLT_SSIE_SHIFT)) & I2C_FLT_SSIE_MASK)
mbed_official 121:7f86b4238bec 3790 #define I2C_FLT_STOPF_MASK (0x40U)
mbed_official 121:7f86b4238bec 3791 #define I2C_FLT_STOPF_SHIFT (6U)
mbed_official 121:7f86b4238bec 3792 #define I2C_FLT_STOPF(x) (((uint8_t)(((uint8_t)(x)) << I2C_FLT_STOPF_SHIFT)) & I2C_FLT_STOPF_MASK)
mbed_official 121:7f86b4238bec 3793 #define I2C_FLT_SHEN_MASK (0x80U)
mbed_official 121:7f86b4238bec 3794 #define I2C_FLT_SHEN_SHIFT (7U)
mbed_official 121:7f86b4238bec 3795 #define I2C_FLT_SHEN(x) (((uint8_t)(((uint8_t)(x)) << I2C_FLT_SHEN_SHIFT)) & I2C_FLT_SHEN_MASK)
mbed_official 121:7f86b4238bec 3796
mbed_official 121:7f86b4238bec 3797 /*! @name RA - I2C Range Address register */
mbed_official 121:7f86b4238bec 3798 #define I2C_RA_RAD_MASK (0xFEU)
mbed_official 121:7f86b4238bec 3799 #define I2C_RA_RAD_SHIFT (1U)
mbed_official 121:7f86b4238bec 3800 #define I2C_RA_RAD(x) (((uint8_t)(((uint8_t)(x)) << I2C_RA_RAD_SHIFT)) & I2C_RA_RAD_MASK)
mbed_official 121:7f86b4238bec 3801
mbed_official 121:7f86b4238bec 3802 /*! @name SMB - I2C SMBus Control and Status register */
mbed_official 121:7f86b4238bec 3803 #define I2C_SMB_SHTF2IE_MASK (0x1U)
mbed_official 121:7f86b4238bec 3804 #define I2C_SMB_SHTF2IE_SHIFT (0U)
mbed_official 121:7f86b4238bec 3805 #define I2C_SMB_SHTF2IE(x) (((uint8_t)(((uint8_t)(x)) << I2C_SMB_SHTF2IE_SHIFT)) & I2C_SMB_SHTF2IE_MASK)
mbed_official 121:7f86b4238bec 3806 #define I2C_SMB_SHTF2_MASK (0x2U)
mbed_official 121:7f86b4238bec 3807 #define I2C_SMB_SHTF2_SHIFT (1U)
mbed_official 121:7f86b4238bec 3808 #define I2C_SMB_SHTF2(x) (((uint8_t)(((uint8_t)(x)) << I2C_SMB_SHTF2_SHIFT)) & I2C_SMB_SHTF2_MASK)
mbed_official 121:7f86b4238bec 3809 #define I2C_SMB_SHTF1_MASK (0x4U)
mbed_official 121:7f86b4238bec 3810 #define I2C_SMB_SHTF1_SHIFT (2U)
mbed_official 121:7f86b4238bec 3811 #define I2C_SMB_SHTF1(x) (((uint8_t)(((uint8_t)(x)) << I2C_SMB_SHTF1_SHIFT)) & I2C_SMB_SHTF1_MASK)
mbed_official 121:7f86b4238bec 3812 #define I2C_SMB_SLTF_MASK (0x8U)
mbed_official 121:7f86b4238bec 3813 #define I2C_SMB_SLTF_SHIFT (3U)
mbed_official 121:7f86b4238bec 3814 #define I2C_SMB_SLTF(x) (((uint8_t)(((uint8_t)(x)) << I2C_SMB_SLTF_SHIFT)) & I2C_SMB_SLTF_MASK)
mbed_official 121:7f86b4238bec 3815 #define I2C_SMB_TCKSEL_MASK (0x10U)
mbed_official 121:7f86b4238bec 3816 #define I2C_SMB_TCKSEL_SHIFT (4U)
mbed_official 121:7f86b4238bec 3817 #define I2C_SMB_TCKSEL(x) (((uint8_t)(((uint8_t)(x)) << I2C_SMB_TCKSEL_SHIFT)) & I2C_SMB_TCKSEL_MASK)
mbed_official 121:7f86b4238bec 3818 #define I2C_SMB_SIICAEN_MASK (0x20U)
mbed_official 121:7f86b4238bec 3819 #define I2C_SMB_SIICAEN_SHIFT (5U)
mbed_official 121:7f86b4238bec 3820 #define I2C_SMB_SIICAEN(x) (((uint8_t)(((uint8_t)(x)) << I2C_SMB_SIICAEN_SHIFT)) & I2C_SMB_SIICAEN_MASK)
mbed_official 121:7f86b4238bec 3821 #define I2C_SMB_ALERTEN_MASK (0x40U)
mbed_official 121:7f86b4238bec 3822 #define I2C_SMB_ALERTEN_SHIFT (6U)
mbed_official 121:7f86b4238bec 3823 #define I2C_SMB_ALERTEN(x) (((uint8_t)(((uint8_t)(x)) << I2C_SMB_ALERTEN_SHIFT)) & I2C_SMB_ALERTEN_MASK)
mbed_official 121:7f86b4238bec 3824 #define I2C_SMB_FACK_MASK (0x80U)
mbed_official 121:7f86b4238bec 3825 #define I2C_SMB_FACK_SHIFT (7U)
mbed_official 121:7f86b4238bec 3826 #define I2C_SMB_FACK(x) (((uint8_t)(((uint8_t)(x)) << I2C_SMB_FACK_SHIFT)) & I2C_SMB_FACK_MASK)
mbed_official 121:7f86b4238bec 3827
mbed_official 121:7f86b4238bec 3828 /*! @name A2 - I2C Address Register 2 */
mbed_official 121:7f86b4238bec 3829 #define I2C_A2_SAD_MASK (0xFEU)
mbed_official 121:7f86b4238bec 3830 #define I2C_A2_SAD_SHIFT (1U)
mbed_official 121:7f86b4238bec 3831 #define I2C_A2_SAD(x) (((uint8_t)(((uint8_t)(x)) << I2C_A2_SAD_SHIFT)) & I2C_A2_SAD_MASK)
mbed_official 121:7f86b4238bec 3832
mbed_official 121:7f86b4238bec 3833 /*! @name SLTH - I2C SCL Low Timeout Register High */
mbed_official 121:7f86b4238bec 3834 #define I2C_SLTH_SSLT_MASK (0xFFU)
mbed_official 121:7f86b4238bec 3835 #define I2C_SLTH_SSLT_SHIFT (0U)
mbed_official 121:7f86b4238bec 3836 #define I2C_SLTH_SSLT(x) (((uint8_t)(((uint8_t)(x)) << I2C_SLTH_SSLT_SHIFT)) & I2C_SLTH_SSLT_MASK)
mbed_official 121:7f86b4238bec 3837
mbed_official 121:7f86b4238bec 3838 /*! @name SLTL - I2C SCL Low Timeout Register Low */
mbed_official 121:7f86b4238bec 3839 #define I2C_SLTL_SSLT_MASK (0xFFU)
mbed_official 121:7f86b4238bec 3840 #define I2C_SLTL_SSLT_SHIFT (0U)
mbed_official 121:7f86b4238bec 3841 #define I2C_SLTL_SSLT(x) (((uint8_t)(((uint8_t)(x)) << I2C_SLTL_SSLT_SHIFT)) & I2C_SLTL_SSLT_MASK)
mbed_official 121:7f86b4238bec 3842
bogdanm 0:9b334a45a8ff 3843
bogdanm 0:9b334a45a8ff 3844 /*!
bogdanm 0:9b334a45a8ff 3845 * @}
bogdanm 0:9b334a45a8ff 3846 */ /* end of group I2C_Register_Masks */
bogdanm 0:9b334a45a8ff 3847
bogdanm 0:9b334a45a8ff 3848
bogdanm 0:9b334a45a8ff 3849 /* I2C - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 3850 /** Peripheral I2C0 base address */
bogdanm 0:9b334a45a8ff 3851 #define I2C0_BASE (0x40066000u)
bogdanm 0:9b334a45a8ff 3852 /** Peripheral I2C0 base pointer */
bogdanm 0:9b334a45a8ff 3853 #define I2C0 ((I2C_Type *)I2C0_BASE)
bogdanm 0:9b334a45a8ff 3854 /** Peripheral I2C1 base address */
bogdanm 0:9b334a45a8ff 3855 #define I2C1_BASE (0x40067000u)
bogdanm 0:9b334a45a8ff 3856 /** Peripheral I2C1 base pointer */
bogdanm 0:9b334a45a8ff 3857 #define I2C1 ((I2C_Type *)I2C1_BASE)
bogdanm 0:9b334a45a8ff 3858 /** Array initializer of I2C peripheral base addresses */
bogdanm 0:9b334a45a8ff 3859 #define I2C_BASE_ADDRS { I2C0_BASE, I2C1_BASE }
bogdanm 0:9b334a45a8ff 3860 /** Array initializer of I2C peripheral base pointers */
bogdanm 0:9b334a45a8ff 3861 #define I2C_BASE_PTRS { I2C0, I2C1 }
bogdanm 0:9b334a45a8ff 3862 /** Interrupt vectors for the I2C peripheral type */
bogdanm 0:9b334a45a8ff 3863 #define I2C_IRQS { I2C0_IRQn, I2C1_IRQn }
bogdanm 0:9b334a45a8ff 3864
bogdanm 0:9b334a45a8ff 3865 /*!
bogdanm 0:9b334a45a8ff 3866 * @}
bogdanm 0:9b334a45a8ff 3867 */ /* end of group I2C_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 3868
bogdanm 0:9b334a45a8ff 3869
bogdanm 0:9b334a45a8ff 3870 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 3871 -- I2S Peripheral Access Layer
bogdanm 0:9b334a45a8ff 3872 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 3873
bogdanm 0:9b334a45a8ff 3874 /*!
bogdanm 0:9b334a45a8ff 3875 * @addtogroup I2S_Peripheral_Access_Layer I2S Peripheral Access Layer
bogdanm 0:9b334a45a8ff 3876 * @{
bogdanm 0:9b334a45a8ff 3877 */
bogdanm 0:9b334a45a8ff 3878
bogdanm 0:9b334a45a8ff 3879 /** I2S - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 3880 typedef struct {
bogdanm 0:9b334a45a8ff 3881 __IO uint32_t TCSR; /**< SAI Transmit Control Register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 3882 __IO uint32_t TCR1; /**< SAI Transmit Configuration 1 Register, offset: 0x4 */
bogdanm 0:9b334a45a8ff 3883 __IO uint32_t TCR2; /**< SAI Transmit Configuration 2 Register, offset: 0x8 */
bogdanm 0:9b334a45a8ff 3884 __IO uint32_t TCR3; /**< SAI Transmit Configuration 3 Register, offset: 0xC */
bogdanm 0:9b334a45a8ff 3885 __IO uint32_t TCR4; /**< SAI Transmit Configuration 4 Register, offset: 0x10 */
bogdanm 0:9b334a45a8ff 3886 __IO uint32_t TCR5; /**< SAI Transmit Configuration 5 Register, offset: 0x14 */
bogdanm 0:9b334a45a8ff 3887 uint8_t RESERVED_0[8];
bogdanm 0:9b334a45a8ff 3888 __O uint32_t TDR[1]; /**< SAI Transmit Data Register, array offset: 0x20, array step: 0x4 */
bogdanm 0:9b334a45a8ff 3889 uint8_t RESERVED_1[28];
bogdanm 0:9b334a45a8ff 3890 __I uint32_t TFR[1]; /**< SAI Transmit FIFO Register, array offset: 0x40, array step: 0x4 */
bogdanm 0:9b334a45a8ff 3891 uint8_t RESERVED_2[28];
bogdanm 0:9b334a45a8ff 3892 __IO uint32_t TMR; /**< SAI Transmit Mask Register, offset: 0x60 */
bogdanm 0:9b334a45a8ff 3893 uint8_t RESERVED_3[28];
bogdanm 0:9b334a45a8ff 3894 __IO uint32_t RCSR; /**< SAI Receive Control Register, offset: 0x80 */
bogdanm 0:9b334a45a8ff 3895 __IO uint32_t RCR1; /**< SAI Receive Configuration 1 Register, offset: 0x84 */
bogdanm 0:9b334a45a8ff 3896 __IO uint32_t RCR2; /**< SAI Receive Configuration 2 Register, offset: 0x88 */
bogdanm 0:9b334a45a8ff 3897 __IO uint32_t RCR3; /**< SAI Receive Configuration 3 Register, offset: 0x8C */
bogdanm 0:9b334a45a8ff 3898 __IO uint32_t RCR4; /**< SAI Receive Configuration 4 Register, offset: 0x90 */
bogdanm 0:9b334a45a8ff 3899 __IO uint32_t RCR5; /**< SAI Receive Configuration 5 Register, offset: 0x94 */
bogdanm 0:9b334a45a8ff 3900 uint8_t RESERVED_4[8];
bogdanm 0:9b334a45a8ff 3901 __I uint32_t RDR[1]; /**< SAI Receive Data Register, array offset: 0xA0, array step: 0x4 */
bogdanm 0:9b334a45a8ff 3902 uint8_t RESERVED_5[28];
bogdanm 0:9b334a45a8ff 3903 __I uint32_t RFR[1]; /**< SAI Receive FIFO Register, array offset: 0xC0, array step: 0x4 */
bogdanm 0:9b334a45a8ff 3904 uint8_t RESERVED_6[28];
bogdanm 0:9b334a45a8ff 3905 __IO uint32_t RMR; /**< SAI Receive Mask Register, offset: 0xE0 */
bogdanm 0:9b334a45a8ff 3906 uint8_t RESERVED_7[28];
bogdanm 0:9b334a45a8ff 3907 __IO uint32_t MCR; /**< SAI MCLK Control Register, offset: 0x100 */
bogdanm 0:9b334a45a8ff 3908 __IO uint32_t MDR; /**< SAI MCLK Divide Register, offset: 0x104 */
mbed_official 121:7f86b4238bec 3909 } I2S_Type;
bogdanm 0:9b334a45a8ff 3910
bogdanm 0:9b334a45a8ff 3911 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 3912 -- I2S Register Masks
bogdanm 0:9b334a45a8ff 3913 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 3914
bogdanm 0:9b334a45a8ff 3915 /*!
bogdanm 0:9b334a45a8ff 3916 * @addtogroup I2S_Register_Masks I2S Register Masks
bogdanm 0:9b334a45a8ff 3917 * @{
bogdanm 0:9b334a45a8ff 3918 */
bogdanm 0:9b334a45a8ff 3919
mbed_official 121:7f86b4238bec 3920 /*! @name TCSR - SAI Transmit Control Register */
mbed_official 121:7f86b4238bec 3921 #define I2S_TCSR_FRDE_MASK (0x1U)
mbed_official 121:7f86b4238bec 3922 #define I2S_TCSR_FRDE_SHIFT (0U)
mbed_official 121:7f86b4238bec 3923 #define I2S_TCSR_FRDE(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_FRDE_SHIFT)) & I2S_TCSR_FRDE_MASK)
mbed_official 121:7f86b4238bec 3924 #define I2S_TCSR_FWDE_MASK (0x2U)
mbed_official 121:7f86b4238bec 3925 #define I2S_TCSR_FWDE_SHIFT (1U)
mbed_official 121:7f86b4238bec 3926 #define I2S_TCSR_FWDE(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_FWDE_SHIFT)) & I2S_TCSR_FWDE_MASK)
mbed_official 121:7f86b4238bec 3927 #define I2S_TCSR_FRIE_MASK (0x100U)
mbed_official 121:7f86b4238bec 3928 #define I2S_TCSR_FRIE_SHIFT (8U)
mbed_official 121:7f86b4238bec 3929 #define I2S_TCSR_FRIE(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_FRIE_SHIFT)) & I2S_TCSR_FRIE_MASK)
mbed_official 121:7f86b4238bec 3930 #define I2S_TCSR_FWIE_MASK (0x200U)
mbed_official 121:7f86b4238bec 3931 #define I2S_TCSR_FWIE_SHIFT (9U)
mbed_official 121:7f86b4238bec 3932 #define I2S_TCSR_FWIE(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_FWIE_SHIFT)) & I2S_TCSR_FWIE_MASK)
mbed_official 121:7f86b4238bec 3933 #define I2S_TCSR_FEIE_MASK (0x400U)
mbed_official 121:7f86b4238bec 3934 #define I2S_TCSR_FEIE_SHIFT (10U)
mbed_official 121:7f86b4238bec 3935 #define I2S_TCSR_FEIE(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_FEIE_SHIFT)) & I2S_TCSR_FEIE_MASK)
mbed_official 121:7f86b4238bec 3936 #define I2S_TCSR_SEIE_MASK (0x800U)
mbed_official 121:7f86b4238bec 3937 #define I2S_TCSR_SEIE_SHIFT (11U)
mbed_official 121:7f86b4238bec 3938 #define I2S_TCSR_SEIE(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_SEIE_SHIFT)) & I2S_TCSR_SEIE_MASK)
mbed_official 121:7f86b4238bec 3939 #define I2S_TCSR_WSIE_MASK (0x1000U)
mbed_official 121:7f86b4238bec 3940 #define I2S_TCSR_WSIE_SHIFT (12U)
mbed_official 121:7f86b4238bec 3941 #define I2S_TCSR_WSIE(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_WSIE_SHIFT)) & I2S_TCSR_WSIE_MASK)
mbed_official 121:7f86b4238bec 3942 #define I2S_TCSR_FRF_MASK (0x10000U)
mbed_official 121:7f86b4238bec 3943 #define I2S_TCSR_FRF_SHIFT (16U)
mbed_official 121:7f86b4238bec 3944 #define I2S_TCSR_FRF(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_FRF_SHIFT)) & I2S_TCSR_FRF_MASK)
mbed_official 121:7f86b4238bec 3945 #define I2S_TCSR_FWF_MASK (0x20000U)
mbed_official 121:7f86b4238bec 3946 #define I2S_TCSR_FWF_SHIFT (17U)
mbed_official 121:7f86b4238bec 3947 #define I2S_TCSR_FWF(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_FWF_SHIFT)) & I2S_TCSR_FWF_MASK)
mbed_official 121:7f86b4238bec 3948 #define I2S_TCSR_FEF_MASK (0x40000U)
mbed_official 121:7f86b4238bec 3949 #define I2S_TCSR_FEF_SHIFT (18U)
mbed_official 121:7f86b4238bec 3950 #define I2S_TCSR_FEF(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_FEF_SHIFT)) & I2S_TCSR_FEF_MASK)
mbed_official 121:7f86b4238bec 3951 #define I2S_TCSR_SEF_MASK (0x80000U)
mbed_official 121:7f86b4238bec 3952 #define I2S_TCSR_SEF_SHIFT (19U)
mbed_official 121:7f86b4238bec 3953 #define I2S_TCSR_SEF(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_SEF_SHIFT)) & I2S_TCSR_SEF_MASK)
mbed_official 121:7f86b4238bec 3954 #define I2S_TCSR_WSF_MASK (0x100000U)
mbed_official 121:7f86b4238bec 3955 #define I2S_TCSR_WSF_SHIFT (20U)
mbed_official 121:7f86b4238bec 3956 #define I2S_TCSR_WSF(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_WSF_SHIFT)) & I2S_TCSR_WSF_MASK)
mbed_official 121:7f86b4238bec 3957 #define I2S_TCSR_SR_MASK (0x1000000U)
mbed_official 121:7f86b4238bec 3958 #define I2S_TCSR_SR_SHIFT (24U)
mbed_official 121:7f86b4238bec 3959 #define I2S_TCSR_SR(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_SR_SHIFT)) & I2S_TCSR_SR_MASK)
mbed_official 121:7f86b4238bec 3960 #define I2S_TCSR_FR_MASK (0x2000000U)
mbed_official 121:7f86b4238bec 3961 #define I2S_TCSR_FR_SHIFT (25U)
mbed_official 121:7f86b4238bec 3962 #define I2S_TCSR_FR(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_FR_SHIFT)) & I2S_TCSR_FR_MASK)
mbed_official 121:7f86b4238bec 3963 #define I2S_TCSR_BCE_MASK (0x10000000U)
mbed_official 121:7f86b4238bec 3964 #define I2S_TCSR_BCE_SHIFT (28U)
mbed_official 121:7f86b4238bec 3965 #define I2S_TCSR_BCE(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_BCE_SHIFT)) & I2S_TCSR_BCE_MASK)
mbed_official 121:7f86b4238bec 3966 #define I2S_TCSR_DBGE_MASK (0x20000000U)
mbed_official 121:7f86b4238bec 3967 #define I2S_TCSR_DBGE_SHIFT (29U)
mbed_official 121:7f86b4238bec 3968 #define I2S_TCSR_DBGE(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_DBGE_SHIFT)) & I2S_TCSR_DBGE_MASK)
mbed_official 121:7f86b4238bec 3969 #define I2S_TCSR_STOPE_MASK (0x40000000U)
mbed_official 121:7f86b4238bec 3970 #define I2S_TCSR_STOPE_SHIFT (30U)
mbed_official 121:7f86b4238bec 3971 #define I2S_TCSR_STOPE(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_STOPE_SHIFT)) & I2S_TCSR_STOPE_MASK)
mbed_official 121:7f86b4238bec 3972 #define I2S_TCSR_TE_MASK (0x80000000U)
mbed_official 121:7f86b4238bec 3973 #define I2S_TCSR_TE_SHIFT (31U)
mbed_official 121:7f86b4238bec 3974 #define I2S_TCSR_TE(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_TE_SHIFT)) & I2S_TCSR_TE_MASK)
mbed_official 121:7f86b4238bec 3975
mbed_official 121:7f86b4238bec 3976 /*! @name TCR1 - SAI Transmit Configuration 1 Register */
mbed_official 121:7f86b4238bec 3977 #define I2S_TCR1_TFW_MASK (0x7U)
mbed_official 121:7f86b4238bec 3978 #define I2S_TCR1_TFW_SHIFT (0U)
mbed_official 121:7f86b4238bec 3979 #define I2S_TCR1_TFW(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR1_TFW_SHIFT)) & I2S_TCR1_TFW_MASK)
mbed_official 121:7f86b4238bec 3980
mbed_official 121:7f86b4238bec 3981 /*! @name TCR2 - SAI Transmit Configuration 2 Register */
mbed_official 121:7f86b4238bec 3982 #define I2S_TCR2_DIV_MASK (0xFFU)
mbed_official 121:7f86b4238bec 3983 #define I2S_TCR2_DIV_SHIFT (0U)
mbed_official 121:7f86b4238bec 3984 #define I2S_TCR2_DIV(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR2_DIV_SHIFT)) & I2S_TCR2_DIV_MASK)
mbed_official 121:7f86b4238bec 3985 #define I2S_TCR2_BCD_MASK (0x1000000U)
mbed_official 121:7f86b4238bec 3986 #define I2S_TCR2_BCD_SHIFT (24U)
mbed_official 121:7f86b4238bec 3987 #define I2S_TCR2_BCD(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR2_BCD_SHIFT)) & I2S_TCR2_BCD_MASK)
mbed_official 121:7f86b4238bec 3988 #define I2S_TCR2_BCP_MASK (0x2000000U)
mbed_official 121:7f86b4238bec 3989 #define I2S_TCR2_BCP_SHIFT (25U)
mbed_official 121:7f86b4238bec 3990 #define I2S_TCR2_BCP(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR2_BCP_SHIFT)) & I2S_TCR2_BCP_MASK)
mbed_official 121:7f86b4238bec 3991 #define I2S_TCR2_MSEL_MASK (0xC000000U)
mbed_official 121:7f86b4238bec 3992 #define I2S_TCR2_MSEL_SHIFT (26U)
mbed_official 121:7f86b4238bec 3993 #define I2S_TCR2_MSEL(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR2_MSEL_SHIFT)) & I2S_TCR2_MSEL_MASK)
mbed_official 121:7f86b4238bec 3994 #define I2S_TCR2_BCI_MASK (0x10000000U)
mbed_official 121:7f86b4238bec 3995 #define I2S_TCR2_BCI_SHIFT (28U)
mbed_official 121:7f86b4238bec 3996 #define I2S_TCR2_BCI(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR2_BCI_SHIFT)) & I2S_TCR2_BCI_MASK)
mbed_official 121:7f86b4238bec 3997 #define I2S_TCR2_BCS_MASK (0x20000000U)
mbed_official 121:7f86b4238bec 3998 #define I2S_TCR2_BCS_SHIFT (29U)
mbed_official 121:7f86b4238bec 3999 #define I2S_TCR2_BCS(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR2_BCS_SHIFT)) & I2S_TCR2_BCS_MASK)
mbed_official 121:7f86b4238bec 4000 #define I2S_TCR2_SYNC_MASK (0xC0000000U)
mbed_official 121:7f86b4238bec 4001 #define I2S_TCR2_SYNC_SHIFT (30U)
mbed_official 121:7f86b4238bec 4002 #define I2S_TCR2_SYNC(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR2_SYNC_SHIFT)) & I2S_TCR2_SYNC_MASK)
mbed_official 121:7f86b4238bec 4003
mbed_official 121:7f86b4238bec 4004 /*! @name TCR3 - SAI Transmit Configuration 3 Register */
mbed_official 121:7f86b4238bec 4005 #define I2S_TCR3_WDFL_MASK (0xFU)
mbed_official 121:7f86b4238bec 4006 #define I2S_TCR3_WDFL_SHIFT (0U)
mbed_official 121:7f86b4238bec 4007 #define I2S_TCR3_WDFL(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR3_WDFL_SHIFT)) & I2S_TCR3_WDFL_MASK)
mbed_official 121:7f86b4238bec 4008 #define I2S_TCR3_TCE_MASK (0x10000U)
mbed_official 121:7f86b4238bec 4009 #define I2S_TCR3_TCE_SHIFT (16U)
mbed_official 121:7f86b4238bec 4010 #define I2S_TCR3_TCE(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR3_TCE_SHIFT)) & I2S_TCR3_TCE_MASK)
mbed_official 121:7f86b4238bec 4011
mbed_official 121:7f86b4238bec 4012 /*! @name TCR4 - SAI Transmit Configuration 4 Register */
mbed_official 121:7f86b4238bec 4013 #define I2S_TCR4_FSD_MASK (0x1U)
mbed_official 121:7f86b4238bec 4014 #define I2S_TCR4_FSD_SHIFT (0U)
mbed_official 121:7f86b4238bec 4015 #define I2S_TCR4_FSD(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR4_FSD_SHIFT)) & I2S_TCR4_FSD_MASK)
mbed_official 121:7f86b4238bec 4016 #define I2S_TCR4_FSP_MASK (0x2U)
mbed_official 121:7f86b4238bec 4017 #define I2S_TCR4_FSP_SHIFT (1U)
mbed_official 121:7f86b4238bec 4018 #define I2S_TCR4_FSP(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR4_FSP_SHIFT)) & I2S_TCR4_FSP_MASK)
mbed_official 121:7f86b4238bec 4019 #define I2S_TCR4_ONDEM_MASK (0x4U)
mbed_official 121:7f86b4238bec 4020 #define I2S_TCR4_ONDEM_SHIFT (2U)
mbed_official 121:7f86b4238bec 4021 #define I2S_TCR4_ONDEM(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR4_ONDEM_SHIFT)) & I2S_TCR4_ONDEM_MASK)
mbed_official 121:7f86b4238bec 4022 #define I2S_TCR4_FSE_MASK (0x8U)
mbed_official 121:7f86b4238bec 4023 #define I2S_TCR4_FSE_SHIFT (3U)
mbed_official 121:7f86b4238bec 4024 #define I2S_TCR4_FSE(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR4_FSE_SHIFT)) & I2S_TCR4_FSE_MASK)
mbed_official 121:7f86b4238bec 4025 #define I2S_TCR4_MF_MASK (0x10U)
mbed_official 121:7f86b4238bec 4026 #define I2S_TCR4_MF_SHIFT (4U)
mbed_official 121:7f86b4238bec 4027 #define I2S_TCR4_MF(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR4_MF_SHIFT)) & I2S_TCR4_MF_MASK)
mbed_official 121:7f86b4238bec 4028 #define I2S_TCR4_SYWD_MASK (0x1F00U)
mbed_official 121:7f86b4238bec 4029 #define I2S_TCR4_SYWD_SHIFT (8U)
mbed_official 121:7f86b4238bec 4030 #define I2S_TCR4_SYWD(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR4_SYWD_SHIFT)) & I2S_TCR4_SYWD_MASK)
mbed_official 121:7f86b4238bec 4031 #define I2S_TCR4_FRSZ_MASK (0xF0000U)
mbed_official 121:7f86b4238bec 4032 #define I2S_TCR4_FRSZ_SHIFT (16U)
mbed_official 121:7f86b4238bec 4033 #define I2S_TCR4_FRSZ(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR4_FRSZ_SHIFT)) & I2S_TCR4_FRSZ_MASK)
mbed_official 121:7f86b4238bec 4034 #define I2S_TCR4_FPACK_MASK (0x3000000U)
mbed_official 121:7f86b4238bec 4035 #define I2S_TCR4_FPACK_SHIFT (24U)
mbed_official 121:7f86b4238bec 4036 #define I2S_TCR4_FPACK(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR4_FPACK_SHIFT)) & I2S_TCR4_FPACK_MASK)
mbed_official 121:7f86b4238bec 4037 #define I2S_TCR4_FCONT_MASK (0x10000000U)
mbed_official 121:7f86b4238bec 4038 #define I2S_TCR4_FCONT_SHIFT (28U)
mbed_official 121:7f86b4238bec 4039 #define I2S_TCR4_FCONT(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR4_FCONT_SHIFT)) & I2S_TCR4_FCONT_MASK)
mbed_official 121:7f86b4238bec 4040
mbed_official 121:7f86b4238bec 4041 /*! @name TCR5 - SAI Transmit Configuration 5 Register */
mbed_official 121:7f86b4238bec 4042 #define I2S_TCR5_FBT_MASK (0x1F00U)
mbed_official 121:7f86b4238bec 4043 #define I2S_TCR5_FBT_SHIFT (8U)
mbed_official 121:7f86b4238bec 4044 #define I2S_TCR5_FBT(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR5_FBT_SHIFT)) & I2S_TCR5_FBT_MASK)
mbed_official 121:7f86b4238bec 4045 #define I2S_TCR5_W0W_MASK (0x1F0000U)
mbed_official 121:7f86b4238bec 4046 #define I2S_TCR5_W0W_SHIFT (16U)
mbed_official 121:7f86b4238bec 4047 #define I2S_TCR5_W0W(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR5_W0W_SHIFT)) & I2S_TCR5_W0W_MASK)
mbed_official 121:7f86b4238bec 4048 #define I2S_TCR5_WNW_MASK (0x1F000000U)
mbed_official 121:7f86b4238bec 4049 #define I2S_TCR5_WNW_SHIFT (24U)
mbed_official 121:7f86b4238bec 4050 #define I2S_TCR5_WNW(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR5_WNW_SHIFT)) & I2S_TCR5_WNW_MASK)
mbed_official 121:7f86b4238bec 4051
mbed_official 121:7f86b4238bec 4052 /*! @name TDR - SAI Transmit Data Register */
mbed_official 121:7f86b4238bec 4053 #define I2S_TDR_TDR_MASK (0xFFFFFFFFU)
mbed_official 121:7f86b4238bec 4054 #define I2S_TDR_TDR_SHIFT (0U)
mbed_official 121:7f86b4238bec 4055 #define I2S_TDR_TDR(x) (((uint32_t)(((uint32_t)(x)) << I2S_TDR_TDR_SHIFT)) & I2S_TDR_TDR_MASK)
mbed_official 121:7f86b4238bec 4056
mbed_official 121:7f86b4238bec 4057 /* The count of I2S_TDR */
mbed_official 121:7f86b4238bec 4058 #define I2S_TDR_COUNT (1U)
mbed_official 121:7f86b4238bec 4059
mbed_official 121:7f86b4238bec 4060 /*! @name TFR - SAI Transmit FIFO Register */
mbed_official 121:7f86b4238bec 4061 #define I2S_TFR_RFP_MASK (0xFU)
mbed_official 121:7f86b4238bec 4062 #define I2S_TFR_RFP_SHIFT (0U)
mbed_official 121:7f86b4238bec 4063 #define I2S_TFR_RFP(x) (((uint32_t)(((uint32_t)(x)) << I2S_TFR_RFP_SHIFT)) & I2S_TFR_RFP_MASK)
mbed_official 121:7f86b4238bec 4064 #define I2S_TFR_WFP_MASK (0xF0000U)
mbed_official 121:7f86b4238bec 4065 #define I2S_TFR_WFP_SHIFT (16U)
mbed_official 121:7f86b4238bec 4066 #define I2S_TFR_WFP(x) (((uint32_t)(((uint32_t)(x)) << I2S_TFR_WFP_SHIFT)) & I2S_TFR_WFP_MASK)
mbed_official 121:7f86b4238bec 4067
mbed_official 121:7f86b4238bec 4068 /* The count of I2S_TFR */
mbed_official 121:7f86b4238bec 4069 #define I2S_TFR_COUNT (1U)
mbed_official 121:7f86b4238bec 4070
mbed_official 121:7f86b4238bec 4071 /*! @name TMR - SAI Transmit Mask Register */
mbed_official 121:7f86b4238bec 4072 #define I2S_TMR_TWM_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 4073 #define I2S_TMR_TWM_SHIFT (0U)
mbed_official 121:7f86b4238bec 4074 #define I2S_TMR_TWM(x) (((uint32_t)(((uint32_t)(x)) << I2S_TMR_TWM_SHIFT)) & I2S_TMR_TWM_MASK)
mbed_official 121:7f86b4238bec 4075
mbed_official 121:7f86b4238bec 4076 /*! @name RCSR - SAI Receive Control Register */
mbed_official 121:7f86b4238bec 4077 #define I2S_RCSR_FRDE_MASK (0x1U)
mbed_official 121:7f86b4238bec 4078 #define I2S_RCSR_FRDE_SHIFT (0U)
mbed_official 121:7f86b4238bec 4079 #define I2S_RCSR_FRDE(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_FRDE_SHIFT)) & I2S_RCSR_FRDE_MASK)
mbed_official 121:7f86b4238bec 4080 #define I2S_RCSR_FWDE_MASK (0x2U)
mbed_official 121:7f86b4238bec 4081 #define I2S_RCSR_FWDE_SHIFT (1U)
mbed_official 121:7f86b4238bec 4082 #define I2S_RCSR_FWDE(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_FWDE_SHIFT)) & I2S_RCSR_FWDE_MASK)
mbed_official 121:7f86b4238bec 4083 #define I2S_RCSR_FRIE_MASK (0x100U)
mbed_official 121:7f86b4238bec 4084 #define I2S_RCSR_FRIE_SHIFT (8U)
mbed_official 121:7f86b4238bec 4085 #define I2S_RCSR_FRIE(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_FRIE_SHIFT)) & I2S_RCSR_FRIE_MASK)
mbed_official 121:7f86b4238bec 4086 #define I2S_RCSR_FWIE_MASK (0x200U)
mbed_official 121:7f86b4238bec 4087 #define I2S_RCSR_FWIE_SHIFT (9U)
mbed_official 121:7f86b4238bec 4088 #define I2S_RCSR_FWIE(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_FWIE_SHIFT)) & I2S_RCSR_FWIE_MASK)
mbed_official 121:7f86b4238bec 4089 #define I2S_RCSR_FEIE_MASK (0x400U)
mbed_official 121:7f86b4238bec 4090 #define I2S_RCSR_FEIE_SHIFT (10U)
mbed_official 121:7f86b4238bec 4091 #define I2S_RCSR_FEIE(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_FEIE_SHIFT)) & I2S_RCSR_FEIE_MASK)
mbed_official 121:7f86b4238bec 4092 #define I2S_RCSR_SEIE_MASK (0x800U)
mbed_official 121:7f86b4238bec 4093 #define I2S_RCSR_SEIE_SHIFT (11U)
mbed_official 121:7f86b4238bec 4094 #define I2S_RCSR_SEIE(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_SEIE_SHIFT)) & I2S_RCSR_SEIE_MASK)
mbed_official 121:7f86b4238bec 4095 #define I2S_RCSR_WSIE_MASK (0x1000U)
mbed_official 121:7f86b4238bec 4096 #define I2S_RCSR_WSIE_SHIFT (12U)
mbed_official 121:7f86b4238bec 4097 #define I2S_RCSR_WSIE(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_WSIE_SHIFT)) & I2S_RCSR_WSIE_MASK)
mbed_official 121:7f86b4238bec 4098 #define I2S_RCSR_FRF_MASK (0x10000U)
mbed_official 121:7f86b4238bec 4099 #define I2S_RCSR_FRF_SHIFT (16U)
mbed_official 121:7f86b4238bec 4100 #define I2S_RCSR_FRF(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_FRF_SHIFT)) & I2S_RCSR_FRF_MASK)
mbed_official 121:7f86b4238bec 4101 #define I2S_RCSR_FWF_MASK (0x20000U)
mbed_official 121:7f86b4238bec 4102 #define I2S_RCSR_FWF_SHIFT (17U)
mbed_official 121:7f86b4238bec 4103 #define I2S_RCSR_FWF(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_FWF_SHIFT)) & I2S_RCSR_FWF_MASK)
mbed_official 121:7f86b4238bec 4104 #define I2S_RCSR_FEF_MASK (0x40000U)
mbed_official 121:7f86b4238bec 4105 #define I2S_RCSR_FEF_SHIFT (18U)
mbed_official 121:7f86b4238bec 4106 #define I2S_RCSR_FEF(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_FEF_SHIFT)) & I2S_RCSR_FEF_MASK)
mbed_official 121:7f86b4238bec 4107 #define I2S_RCSR_SEF_MASK (0x80000U)
mbed_official 121:7f86b4238bec 4108 #define I2S_RCSR_SEF_SHIFT (19U)
mbed_official 121:7f86b4238bec 4109 #define I2S_RCSR_SEF(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_SEF_SHIFT)) & I2S_RCSR_SEF_MASK)
mbed_official 121:7f86b4238bec 4110 #define I2S_RCSR_WSF_MASK (0x100000U)
mbed_official 121:7f86b4238bec 4111 #define I2S_RCSR_WSF_SHIFT (20U)
mbed_official 121:7f86b4238bec 4112 #define I2S_RCSR_WSF(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_WSF_SHIFT)) & I2S_RCSR_WSF_MASK)
mbed_official 121:7f86b4238bec 4113 #define I2S_RCSR_SR_MASK (0x1000000U)
mbed_official 121:7f86b4238bec 4114 #define I2S_RCSR_SR_SHIFT (24U)
mbed_official 121:7f86b4238bec 4115 #define I2S_RCSR_SR(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_SR_SHIFT)) & I2S_RCSR_SR_MASK)
mbed_official 121:7f86b4238bec 4116 #define I2S_RCSR_FR_MASK (0x2000000U)
mbed_official 121:7f86b4238bec 4117 #define I2S_RCSR_FR_SHIFT (25U)
mbed_official 121:7f86b4238bec 4118 #define I2S_RCSR_FR(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_FR_SHIFT)) & I2S_RCSR_FR_MASK)
mbed_official 121:7f86b4238bec 4119 #define I2S_RCSR_BCE_MASK (0x10000000U)
mbed_official 121:7f86b4238bec 4120 #define I2S_RCSR_BCE_SHIFT (28U)
mbed_official 121:7f86b4238bec 4121 #define I2S_RCSR_BCE(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_BCE_SHIFT)) & I2S_RCSR_BCE_MASK)
mbed_official 121:7f86b4238bec 4122 #define I2S_RCSR_DBGE_MASK (0x20000000U)
mbed_official 121:7f86b4238bec 4123 #define I2S_RCSR_DBGE_SHIFT (29U)
mbed_official 121:7f86b4238bec 4124 #define I2S_RCSR_DBGE(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_DBGE_SHIFT)) & I2S_RCSR_DBGE_MASK)
mbed_official 121:7f86b4238bec 4125 #define I2S_RCSR_STOPE_MASK (0x40000000U)
mbed_official 121:7f86b4238bec 4126 #define I2S_RCSR_STOPE_SHIFT (30U)
mbed_official 121:7f86b4238bec 4127 #define I2S_RCSR_STOPE(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_STOPE_SHIFT)) & I2S_RCSR_STOPE_MASK)
mbed_official 121:7f86b4238bec 4128 #define I2S_RCSR_RE_MASK (0x80000000U)
mbed_official 121:7f86b4238bec 4129 #define I2S_RCSR_RE_SHIFT (31U)
mbed_official 121:7f86b4238bec 4130 #define I2S_RCSR_RE(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_RE_SHIFT)) & I2S_RCSR_RE_MASK)
mbed_official 121:7f86b4238bec 4131
mbed_official 121:7f86b4238bec 4132 /*! @name RCR1 - SAI Receive Configuration 1 Register */
mbed_official 121:7f86b4238bec 4133 #define I2S_RCR1_RFW_MASK (0x7U)
mbed_official 121:7f86b4238bec 4134 #define I2S_RCR1_RFW_SHIFT (0U)
mbed_official 121:7f86b4238bec 4135 #define I2S_RCR1_RFW(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR1_RFW_SHIFT)) & I2S_RCR1_RFW_MASK)
mbed_official 121:7f86b4238bec 4136
mbed_official 121:7f86b4238bec 4137 /*! @name RCR2 - SAI Receive Configuration 2 Register */
mbed_official 121:7f86b4238bec 4138 #define I2S_RCR2_DIV_MASK (0xFFU)
mbed_official 121:7f86b4238bec 4139 #define I2S_RCR2_DIV_SHIFT (0U)
mbed_official 121:7f86b4238bec 4140 #define I2S_RCR2_DIV(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR2_DIV_SHIFT)) & I2S_RCR2_DIV_MASK)
mbed_official 121:7f86b4238bec 4141 #define I2S_RCR2_BCD_MASK (0x1000000U)
mbed_official 121:7f86b4238bec 4142 #define I2S_RCR2_BCD_SHIFT (24U)
mbed_official 121:7f86b4238bec 4143 #define I2S_RCR2_BCD(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR2_BCD_SHIFT)) & I2S_RCR2_BCD_MASK)
mbed_official 121:7f86b4238bec 4144 #define I2S_RCR2_BCP_MASK (0x2000000U)
mbed_official 121:7f86b4238bec 4145 #define I2S_RCR2_BCP_SHIFT (25U)
mbed_official 121:7f86b4238bec 4146 #define I2S_RCR2_BCP(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR2_BCP_SHIFT)) & I2S_RCR2_BCP_MASK)
mbed_official 121:7f86b4238bec 4147 #define I2S_RCR2_MSEL_MASK (0xC000000U)
mbed_official 121:7f86b4238bec 4148 #define I2S_RCR2_MSEL_SHIFT (26U)
mbed_official 121:7f86b4238bec 4149 #define I2S_RCR2_MSEL(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR2_MSEL_SHIFT)) & I2S_RCR2_MSEL_MASK)
mbed_official 121:7f86b4238bec 4150 #define I2S_RCR2_BCI_MASK (0x10000000U)
mbed_official 121:7f86b4238bec 4151 #define I2S_RCR2_BCI_SHIFT (28U)
mbed_official 121:7f86b4238bec 4152 #define I2S_RCR2_BCI(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR2_BCI_SHIFT)) & I2S_RCR2_BCI_MASK)
mbed_official 121:7f86b4238bec 4153 #define I2S_RCR2_BCS_MASK (0x20000000U)
mbed_official 121:7f86b4238bec 4154 #define I2S_RCR2_BCS_SHIFT (29U)
mbed_official 121:7f86b4238bec 4155 #define I2S_RCR2_BCS(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR2_BCS_SHIFT)) & I2S_RCR2_BCS_MASK)
mbed_official 121:7f86b4238bec 4156 #define I2S_RCR2_SYNC_MASK (0xC0000000U)
mbed_official 121:7f86b4238bec 4157 #define I2S_RCR2_SYNC_SHIFT (30U)
mbed_official 121:7f86b4238bec 4158 #define I2S_RCR2_SYNC(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR2_SYNC_SHIFT)) & I2S_RCR2_SYNC_MASK)
mbed_official 121:7f86b4238bec 4159
mbed_official 121:7f86b4238bec 4160 /*! @name RCR3 - SAI Receive Configuration 3 Register */
mbed_official 121:7f86b4238bec 4161 #define I2S_RCR3_WDFL_MASK (0xFU)
mbed_official 121:7f86b4238bec 4162 #define I2S_RCR3_WDFL_SHIFT (0U)
mbed_official 121:7f86b4238bec 4163 #define I2S_RCR3_WDFL(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR3_WDFL_SHIFT)) & I2S_RCR3_WDFL_MASK)
mbed_official 121:7f86b4238bec 4164 #define I2S_RCR3_RCE_MASK (0x10000U)
mbed_official 121:7f86b4238bec 4165 #define I2S_RCR3_RCE_SHIFT (16U)
mbed_official 121:7f86b4238bec 4166 #define I2S_RCR3_RCE(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR3_RCE_SHIFT)) & I2S_RCR3_RCE_MASK)
mbed_official 121:7f86b4238bec 4167
mbed_official 121:7f86b4238bec 4168 /*! @name RCR4 - SAI Receive Configuration 4 Register */
mbed_official 121:7f86b4238bec 4169 #define I2S_RCR4_FSD_MASK (0x1U)
mbed_official 121:7f86b4238bec 4170 #define I2S_RCR4_FSD_SHIFT (0U)
mbed_official 121:7f86b4238bec 4171 #define I2S_RCR4_FSD(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR4_FSD_SHIFT)) & I2S_RCR4_FSD_MASK)
mbed_official 121:7f86b4238bec 4172 #define I2S_RCR4_FSP_MASK (0x2U)
mbed_official 121:7f86b4238bec 4173 #define I2S_RCR4_FSP_SHIFT (1U)
mbed_official 121:7f86b4238bec 4174 #define I2S_RCR4_FSP(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR4_FSP_SHIFT)) & I2S_RCR4_FSP_MASK)
mbed_official 121:7f86b4238bec 4175 #define I2S_RCR4_ONDEM_MASK (0x4U)
mbed_official 121:7f86b4238bec 4176 #define I2S_RCR4_ONDEM_SHIFT (2U)
mbed_official 121:7f86b4238bec 4177 #define I2S_RCR4_ONDEM(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR4_ONDEM_SHIFT)) & I2S_RCR4_ONDEM_MASK)
mbed_official 121:7f86b4238bec 4178 #define I2S_RCR4_FSE_MASK (0x8U)
mbed_official 121:7f86b4238bec 4179 #define I2S_RCR4_FSE_SHIFT (3U)
mbed_official 121:7f86b4238bec 4180 #define I2S_RCR4_FSE(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR4_FSE_SHIFT)) & I2S_RCR4_FSE_MASK)
mbed_official 121:7f86b4238bec 4181 #define I2S_RCR4_MF_MASK (0x10U)
mbed_official 121:7f86b4238bec 4182 #define I2S_RCR4_MF_SHIFT (4U)
mbed_official 121:7f86b4238bec 4183 #define I2S_RCR4_MF(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR4_MF_SHIFT)) & I2S_RCR4_MF_MASK)
mbed_official 121:7f86b4238bec 4184 #define I2S_RCR4_SYWD_MASK (0x1F00U)
mbed_official 121:7f86b4238bec 4185 #define I2S_RCR4_SYWD_SHIFT (8U)
mbed_official 121:7f86b4238bec 4186 #define I2S_RCR4_SYWD(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR4_SYWD_SHIFT)) & I2S_RCR4_SYWD_MASK)
mbed_official 121:7f86b4238bec 4187 #define I2S_RCR4_FRSZ_MASK (0xF0000U)
mbed_official 121:7f86b4238bec 4188 #define I2S_RCR4_FRSZ_SHIFT (16U)
mbed_official 121:7f86b4238bec 4189 #define I2S_RCR4_FRSZ(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR4_FRSZ_SHIFT)) & I2S_RCR4_FRSZ_MASK)
mbed_official 121:7f86b4238bec 4190 #define I2S_RCR4_FPACK_MASK (0x3000000U)
mbed_official 121:7f86b4238bec 4191 #define I2S_RCR4_FPACK_SHIFT (24U)
mbed_official 121:7f86b4238bec 4192 #define I2S_RCR4_FPACK(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR4_FPACK_SHIFT)) & I2S_RCR4_FPACK_MASK)
mbed_official 121:7f86b4238bec 4193 #define I2S_RCR4_FCONT_MASK (0x10000000U)
mbed_official 121:7f86b4238bec 4194 #define I2S_RCR4_FCONT_SHIFT (28U)
mbed_official 121:7f86b4238bec 4195 #define I2S_RCR4_FCONT(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR4_FCONT_SHIFT)) & I2S_RCR4_FCONT_MASK)
mbed_official 121:7f86b4238bec 4196
mbed_official 121:7f86b4238bec 4197 /*! @name RCR5 - SAI Receive Configuration 5 Register */
mbed_official 121:7f86b4238bec 4198 #define I2S_RCR5_FBT_MASK (0x1F00U)
mbed_official 121:7f86b4238bec 4199 #define I2S_RCR5_FBT_SHIFT (8U)
mbed_official 121:7f86b4238bec 4200 #define I2S_RCR5_FBT(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR5_FBT_SHIFT)) & I2S_RCR5_FBT_MASK)
mbed_official 121:7f86b4238bec 4201 #define I2S_RCR5_W0W_MASK (0x1F0000U)
mbed_official 121:7f86b4238bec 4202 #define I2S_RCR5_W0W_SHIFT (16U)
mbed_official 121:7f86b4238bec 4203 #define I2S_RCR5_W0W(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR5_W0W_SHIFT)) & I2S_RCR5_W0W_MASK)
mbed_official 121:7f86b4238bec 4204 #define I2S_RCR5_WNW_MASK (0x1F000000U)
mbed_official 121:7f86b4238bec 4205 #define I2S_RCR5_WNW_SHIFT (24U)
mbed_official 121:7f86b4238bec 4206 #define I2S_RCR5_WNW(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR5_WNW_SHIFT)) & I2S_RCR5_WNW_MASK)
mbed_official 121:7f86b4238bec 4207
mbed_official 121:7f86b4238bec 4208 /*! @name RDR - SAI Receive Data Register */
mbed_official 121:7f86b4238bec 4209 #define I2S_RDR_RDR_MASK (0xFFFFFFFFU)
mbed_official 121:7f86b4238bec 4210 #define I2S_RDR_RDR_SHIFT (0U)
mbed_official 121:7f86b4238bec 4211 #define I2S_RDR_RDR(x) (((uint32_t)(((uint32_t)(x)) << I2S_RDR_RDR_SHIFT)) & I2S_RDR_RDR_MASK)
mbed_official 121:7f86b4238bec 4212
mbed_official 121:7f86b4238bec 4213 /* The count of I2S_RDR */
mbed_official 121:7f86b4238bec 4214 #define I2S_RDR_COUNT (1U)
mbed_official 121:7f86b4238bec 4215
mbed_official 121:7f86b4238bec 4216 /*! @name RFR - SAI Receive FIFO Register */
mbed_official 121:7f86b4238bec 4217 #define I2S_RFR_RFP_MASK (0xFU)
mbed_official 121:7f86b4238bec 4218 #define I2S_RFR_RFP_SHIFT (0U)
mbed_official 121:7f86b4238bec 4219 #define I2S_RFR_RFP(x) (((uint32_t)(((uint32_t)(x)) << I2S_RFR_RFP_SHIFT)) & I2S_RFR_RFP_MASK)
mbed_official 121:7f86b4238bec 4220 #define I2S_RFR_WFP_MASK (0xF0000U)
mbed_official 121:7f86b4238bec 4221 #define I2S_RFR_WFP_SHIFT (16U)
mbed_official 121:7f86b4238bec 4222 #define I2S_RFR_WFP(x) (((uint32_t)(((uint32_t)(x)) << I2S_RFR_WFP_SHIFT)) & I2S_RFR_WFP_MASK)
mbed_official 121:7f86b4238bec 4223
mbed_official 121:7f86b4238bec 4224 /* The count of I2S_RFR */
mbed_official 121:7f86b4238bec 4225 #define I2S_RFR_COUNT (1U)
mbed_official 121:7f86b4238bec 4226
mbed_official 121:7f86b4238bec 4227 /*! @name RMR - SAI Receive Mask Register */
mbed_official 121:7f86b4238bec 4228 #define I2S_RMR_RWM_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 4229 #define I2S_RMR_RWM_SHIFT (0U)
mbed_official 121:7f86b4238bec 4230 #define I2S_RMR_RWM(x) (((uint32_t)(((uint32_t)(x)) << I2S_RMR_RWM_SHIFT)) & I2S_RMR_RWM_MASK)
mbed_official 121:7f86b4238bec 4231
mbed_official 121:7f86b4238bec 4232 /*! @name MCR - SAI MCLK Control Register */
mbed_official 121:7f86b4238bec 4233 #define I2S_MCR_MICS_MASK (0x3000000U)
mbed_official 121:7f86b4238bec 4234 #define I2S_MCR_MICS_SHIFT (24U)
mbed_official 121:7f86b4238bec 4235 #define I2S_MCR_MICS(x) (((uint32_t)(((uint32_t)(x)) << I2S_MCR_MICS_SHIFT)) & I2S_MCR_MICS_MASK)
mbed_official 121:7f86b4238bec 4236 #define I2S_MCR_MOE_MASK (0x40000000U)
mbed_official 121:7f86b4238bec 4237 #define I2S_MCR_MOE_SHIFT (30U)
mbed_official 121:7f86b4238bec 4238 #define I2S_MCR_MOE(x) (((uint32_t)(((uint32_t)(x)) << I2S_MCR_MOE_SHIFT)) & I2S_MCR_MOE_MASK)
mbed_official 121:7f86b4238bec 4239 #define I2S_MCR_DUF_MASK (0x80000000U)
mbed_official 121:7f86b4238bec 4240 #define I2S_MCR_DUF_SHIFT (31U)
mbed_official 121:7f86b4238bec 4241 #define I2S_MCR_DUF(x) (((uint32_t)(((uint32_t)(x)) << I2S_MCR_DUF_SHIFT)) & I2S_MCR_DUF_MASK)
mbed_official 121:7f86b4238bec 4242
mbed_official 121:7f86b4238bec 4243 /*! @name MDR - SAI MCLK Divide Register */
mbed_official 121:7f86b4238bec 4244 #define I2S_MDR_DIVIDE_MASK (0xFFFU)
mbed_official 121:7f86b4238bec 4245 #define I2S_MDR_DIVIDE_SHIFT (0U)
mbed_official 121:7f86b4238bec 4246 #define I2S_MDR_DIVIDE(x) (((uint32_t)(((uint32_t)(x)) << I2S_MDR_DIVIDE_SHIFT)) & I2S_MDR_DIVIDE_MASK)
mbed_official 121:7f86b4238bec 4247 #define I2S_MDR_FRACT_MASK (0xFF000U)
mbed_official 121:7f86b4238bec 4248 #define I2S_MDR_FRACT_SHIFT (12U)
mbed_official 121:7f86b4238bec 4249 #define I2S_MDR_FRACT(x) (((uint32_t)(((uint32_t)(x)) << I2S_MDR_FRACT_SHIFT)) & I2S_MDR_FRACT_MASK)
mbed_official 121:7f86b4238bec 4250
bogdanm 0:9b334a45a8ff 4251
bogdanm 0:9b334a45a8ff 4252 /*!
bogdanm 0:9b334a45a8ff 4253 * @}
bogdanm 0:9b334a45a8ff 4254 */ /* end of group I2S_Register_Masks */
bogdanm 0:9b334a45a8ff 4255
bogdanm 0:9b334a45a8ff 4256
bogdanm 0:9b334a45a8ff 4257 /* I2S - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 4258 /** Peripheral I2S0 base address */
bogdanm 0:9b334a45a8ff 4259 #define I2S0_BASE (0x4002F000u)
bogdanm 0:9b334a45a8ff 4260 /** Peripheral I2S0 base pointer */
bogdanm 0:9b334a45a8ff 4261 #define I2S0 ((I2S_Type *)I2S0_BASE)
bogdanm 0:9b334a45a8ff 4262 /** Array initializer of I2S peripheral base addresses */
bogdanm 0:9b334a45a8ff 4263 #define I2S_BASE_ADDRS { I2S0_BASE }
bogdanm 0:9b334a45a8ff 4264 /** Array initializer of I2S peripheral base pointers */
bogdanm 0:9b334a45a8ff 4265 #define I2S_BASE_PTRS { I2S0 }
bogdanm 0:9b334a45a8ff 4266 /** Interrupt vectors for the I2S peripheral type */
bogdanm 0:9b334a45a8ff 4267 #define I2S_RX_IRQS { I2S0_Rx_IRQn }
bogdanm 0:9b334a45a8ff 4268 #define I2S_TX_IRQS { I2S0_Tx_IRQn }
bogdanm 0:9b334a45a8ff 4269
bogdanm 0:9b334a45a8ff 4270 /*!
bogdanm 0:9b334a45a8ff 4271 * @}
bogdanm 0:9b334a45a8ff 4272 */ /* end of group I2S_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 4273
bogdanm 0:9b334a45a8ff 4274
bogdanm 0:9b334a45a8ff 4275 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 4276 -- LLWU Peripheral Access Layer
bogdanm 0:9b334a45a8ff 4277 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 4278
bogdanm 0:9b334a45a8ff 4279 /*!
bogdanm 0:9b334a45a8ff 4280 * @addtogroup LLWU_Peripheral_Access_Layer LLWU Peripheral Access Layer
bogdanm 0:9b334a45a8ff 4281 * @{
bogdanm 0:9b334a45a8ff 4282 */
bogdanm 0:9b334a45a8ff 4283
bogdanm 0:9b334a45a8ff 4284 /** LLWU - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 4285 typedef struct {
bogdanm 0:9b334a45a8ff 4286 __IO uint8_t PE1; /**< LLWU Pin Enable 1 register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 4287 __IO uint8_t PE2; /**< LLWU Pin Enable 2 register, offset: 0x1 */
bogdanm 0:9b334a45a8ff 4288 __IO uint8_t PE3; /**< LLWU Pin Enable 3 register, offset: 0x2 */
bogdanm 0:9b334a45a8ff 4289 __IO uint8_t PE4; /**< LLWU Pin Enable 4 register, offset: 0x3 */
bogdanm 0:9b334a45a8ff 4290 __IO uint8_t ME; /**< LLWU Module Enable register, offset: 0x4 */
bogdanm 0:9b334a45a8ff 4291 __IO uint8_t F1; /**< LLWU Flag 1 register, offset: 0x5 */
bogdanm 0:9b334a45a8ff 4292 __IO uint8_t F2; /**< LLWU Flag 2 register, offset: 0x6 */
bogdanm 0:9b334a45a8ff 4293 __I uint8_t F3; /**< LLWU Flag 3 register, offset: 0x7 */
bogdanm 0:9b334a45a8ff 4294 __IO uint8_t FILT1; /**< LLWU Pin Filter 1 register, offset: 0x8 */
bogdanm 0:9b334a45a8ff 4295 __IO uint8_t FILT2; /**< LLWU Pin Filter 2 register, offset: 0x9 */
mbed_official 121:7f86b4238bec 4296 } LLWU_Type;
bogdanm 0:9b334a45a8ff 4297
bogdanm 0:9b334a45a8ff 4298 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 4299 -- LLWU Register Masks
bogdanm 0:9b334a45a8ff 4300 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 4301
bogdanm 0:9b334a45a8ff 4302 /*!
bogdanm 0:9b334a45a8ff 4303 * @addtogroup LLWU_Register_Masks LLWU Register Masks
bogdanm 0:9b334a45a8ff 4304 * @{
bogdanm 0:9b334a45a8ff 4305 */
bogdanm 0:9b334a45a8ff 4306
mbed_official 121:7f86b4238bec 4307 /*! @name PE1 - LLWU Pin Enable 1 register */
mbed_official 121:7f86b4238bec 4308 #define LLWU_PE1_WUPE0_MASK (0x3U)
mbed_official 121:7f86b4238bec 4309 #define LLWU_PE1_WUPE0_SHIFT (0U)
mbed_official 121:7f86b4238bec 4310 #define LLWU_PE1_WUPE0(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE1_WUPE0_SHIFT)) & LLWU_PE1_WUPE0_MASK)
mbed_official 121:7f86b4238bec 4311 #define LLWU_PE1_WUPE1_MASK (0xCU)
mbed_official 121:7f86b4238bec 4312 #define LLWU_PE1_WUPE1_SHIFT (2U)
mbed_official 121:7f86b4238bec 4313 #define LLWU_PE1_WUPE1(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE1_WUPE1_SHIFT)) & LLWU_PE1_WUPE1_MASK)
mbed_official 121:7f86b4238bec 4314 #define LLWU_PE1_WUPE2_MASK (0x30U)
mbed_official 121:7f86b4238bec 4315 #define LLWU_PE1_WUPE2_SHIFT (4U)
mbed_official 121:7f86b4238bec 4316 #define LLWU_PE1_WUPE2(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE1_WUPE2_SHIFT)) & LLWU_PE1_WUPE2_MASK)
mbed_official 121:7f86b4238bec 4317 #define LLWU_PE1_WUPE3_MASK (0xC0U)
mbed_official 121:7f86b4238bec 4318 #define LLWU_PE1_WUPE3_SHIFT (6U)
mbed_official 121:7f86b4238bec 4319 #define LLWU_PE1_WUPE3(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE1_WUPE3_SHIFT)) & LLWU_PE1_WUPE3_MASK)
mbed_official 121:7f86b4238bec 4320
mbed_official 121:7f86b4238bec 4321 /*! @name PE2 - LLWU Pin Enable 2 register */
mbed_official 121:7f86b4238bec 4322 #define LLWU_PE2_WUPE4_MASK (0x3U)
mbed_official 121:7f86b4238bec 4323 #define LLWU_PE2_WUPE4_SHIFT (0U)
mbed_official 121:7f86b4238bec 4324 #define LLWU_PE2_WUPE4(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE2_WUPE4_SHIFT)) & LLWU_PE2_WUPE4_MASK)
mbed_official 121:7f86b4238bec 4325 #define LLWU_PE2_WUPE5_MASK (0xCU)
mbed_official 121:7f86b4238bec 4326 #define LLWU_PE2_WUPE5_SHIFT (2U)
mbed_official 121:7f86b4238bec 4327 #define LLWU_PE2_WUPE5(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE2_WUPE5_SHIFT)) & LLWU_PE2_WUPE5_MASK)
mbed_official 121:7f86b4238bec 4328 #define LLWU_PE2_WUPE6_MASK (0x30U)
mbed_official 121:7f86b4238bec 4329 #define LLWU_PE2_WUPE6_SHIFT (4U)
mbed_official 121:7f86b4238bec 4330 #define LLWU_PE2_WUPE6(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE2_WUPE6_SHIFT)) & LLWU_PE2_WUPE6_MASK)
mbed_official 121:7f86b4238bec 4331 #define LLWU_PE2_WUPE7_MASK (0xC0U)
mbed_official 121:7f86b4238bec 4332 #define LLWU_PE2_WUPE7_SHIFT (6U)
mbed_official 121:7f86b4238bec 4333 #define LLWU_PE2_WUPE7(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE2_WUPE7_SHIFT)) & LLWU_PE2_WUPE7_MASK)
mbed_official 121:7f86b4238bec 4334
mbed_official 121:7f86b4238bec 4335 /*! @name PE3 - LLWU Pin Enable 3 register */
mbed_official 121:7f86b4238bec 4336 #define LLWU_PE3_WUPE8_MASK (0x3U)
mbed_official 121:7f86b4238bec 4337 #define LLWU_PE3_WUPE8_SHIFT (0U)
mbed_official 121:7f86b4238bec 4338 #define LLWU_PE3_WUPE8(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE3_WUPE8_SHIFT)) & LLWU_PE3_WUPE8_MASK)
mbed_official 121:7f86b4238bec 4339 #define LLWU_PE3_WUPE9_MASK (0xCU)
mbed_official 121:7f86b4238bec 4340 #define LLWU_PE3_WUPE9_SHIFT (2U)
mbed_official 121:7f86b4238bec 4341 #define LLWU_PE3_WUPE9(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE3_WUPE9_SHIFT)) & LLWU_PE3_WUPE9_MASK)
mbed_official 121:7f86b4238bec 4342 #define LLWU_PE3_WUPE10_MASK (0x30U)
mbed_official 121:7f86b4238bec 4343 #define LLWU_PE3_WUPE10_SHIFT (4U)
mbed_official 121:7f86b4238bec 4344 #define LLWU_PE3_WUPE10(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE3_WUPE10_SHIFT)) & LLWU_PE3_WUPE10_MASK)
mbed_official 121:7f86b4238bec 4345 #define LLWU_PE3_WUPE11_MASK (0xC0U)
mbed_official 121:7f86b4238bec 4346 #define LLWU_PE3_WUPE11_SHIFT (6U)
mbed_official 121:7f86b4238bec 4347 #define LLWU_PE3_WUPE11(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE3_WUPE11_SHIFT)) & LLWU_PE3_WUPE11_MASK)
mbed_official 121:7f86b4238bec 4348
mbed_official 121:7f86b4238bec 4349 /*! @name PE4 - LLWU Pin Enable 4 register */
mbed_official 121:7f86b4238bec 4350 #define LLWU_PE4_WUPE12_MASK (0x3U)
mbed_official 121:7f86b4238bec 4351 #define LLWU_PE4_WUPE12_SHIFT (0U)
mbed_official 121:7f86b4238bec 4352 #define LLWU_PE4_WUPE12(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE4_WUPE12_SHIFT)) & LLWU_PE4_WUPE12_MASK)
mbed_official 121:7f86b4238bec 4353 #define LLWU_PE4_WUPE13_MASK (0xCU)
mbed_official 121:7f86b4238bec 4354 #define LLWU_PE4_WUPE13_SHIFT (2U)
mbed_official 121:7f86b4238bec 4355 #define LLWU_PE4_WUPE13(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE4_WUPE13_SHIFT)) & LLWU_PE4_WUPE13_MASK)
mbed_official 121:7f86b4238bec 4356 #define LLWU_PE4_WUPE14_MASK (0x30U)
mbed_official 121:7f86b4238bec 4357 #define LLWU_PE4_WUPE14_SHIFT (4U)
mbed_official 121:7f86b4238bec 4358 #define LLWU_PE4_WUPE14(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE4_WUPE14_SHIFT)) & LLWU_PE4_WUPE14_MASK)
mbed_official 121:7f86b4238bec 4359 #define LLWU_PE4_WUPE15_MASK (0xC0U)
mbed_official 121:7f86b4238bec 4360 #define LLWU_PE4_WUPE15_SHIFT (6U)
mbed_official 121:7f86b4238bec 4361 #define LLWU_PE4_WUPE15(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE4_WUPE15_SHIFT)) & LLWU_PE4_WUPE15_MASK)
mbed_official 121:7f86b4238bec 4362
mbed_official 121:7f86b4238bec 4363 /*! @name ME - LLWU Module Enable register */
mbed_official 121:7f86b4238bec 4364 #define LLWU_ME_WUME0_MASK (0x1U)
mbed_official 121:7f86b4238bec 4365 #define LLWU_ME_WUME0_SHIFT (0U)
mbed_official 121:7f86b4238bec 4366 #define LLWU_ME_WUME0(x) (((uint8_t)(((uint8_t)(x)) << LLWU_ME_WUME0_SHIFT)) & LLWU_ME_WUME0_MASK)
mbed_official 121:7f86b4238bec 4367 #define LLWU_ME_WUME1_MASK (0x2U)
mbed_official 121:7f86b4238bec 4368 #define LLWU_ME_WUME1_SHIFT (1U)
mbed_official 121:7f86b4238bec 4369 #define LLWU_ME_WUME1(x) (((uint8_t)(((uint8_t)(x)) << LLWU_ME_WUME1_SHIFT)) & LLWU_ME_WUME1_MASK)
mbed_official 121:7f86b4238bec 4370 #define LLWU_ME_WUME2_MASK (0x4U)
mbed_official 121:7f86b4238bec 4371 #define LLWU_ME_WUME2_SHIFT (2U)
mbed_official 121:7f86b4238bec 4372 #define LLWU_ME_WUME2(x) (((uint8_t)(((uint8_t)(x)) << LLWU_ME_WUME2_SHIFT)) & LLWU_ME_WUME2_MASK)
mbed_official 121:7f86b4238bec 4373 #define LLWU_ME_WUME3_MASK (0x8U)
mbed_official 121:7f86b4238bec 4374 #define LLWU_ME_WUME3_SHIFT (3U)
mbed_official 121:7f86b4238bec 4375 #define LLWU_ME_WUME3(x) (((uint8_t)(((uint8_t)(x)) << LLWU_ME_WUME3_SHIFT)) & LLWU_ME_WUME3_MASK)
mbed_official 121:7f86b4238bec 4376 #define LLWU_ME_WUME4_MASK (0x10U)
mbed_official 121:7f86b4238bec 4377 #define LLWU_ME_WUME4_SHIFT (4U)
mbed_official 121:7f86b4238bec 4378 #define LLWU_ME_WUME4(x) (((uint8_t)(((uint8_t)(x)) << LLWU_ME_WUME4_SHIFT)) & LLWU_ME_WUME4_MASK)
mbed_official 121:7f86b4238bec 4379 #define LLWU_ME_WUME5_MASK (0x20U)
mbed_official 121:7f86b4238bec 4380 #define LLWU_ME_WUME5_SHIFT (5U)
mbed_official 121:7f86b4238bec 4381 #define LLWU_ME_WUME5(x) (((uint8_t)(((uint8_t)(x)) << LLWU_ME_WUME5_SHIFT)) & LLWU_ME_WUME5_MASK)
mbed_official 121:7f86b4238bec 4382 #define LLWU_ME_WUME6_MASK (0x40U)
mbed_official 121:7f86b4238bec 4383 #define LLWU_ME_WUME6_SHIFT (6U)
mbed_official 121:7f86b4238bec 4384 #define LLWU_ME_WUME6(x) (((uint8_t)(((uint8_t)(x)) << LLWU_ME_WUME6_SHIFT)) & LLWU_ME_WUME6_MASK)
mbed_official 121:7f86b4238bec 4385 #define LLWU_ME_WUME7_MASK (0x80U)
mbed_official 121:7f86b4238bec 4386 #define LLWU_ME_WUME7_SHIFT (7U)
mbed_official 121:7f86b4238bec 4387 #define LLWU_ME_WUME7(x) (((uint8_t)(((uint8_t)(x)) << LLWU_ME_WUME7_SHIFT)) & LLWU_ME_WUME7_MASK)
mbed_official 121:7f86b4238bec 4388
mbed_official 121:7f86b4238bec 4389 /*! @name F1 - LLWU Flag 1 register */
mbed_official 121:7f86b4238bec 4390 #define LLWU_F1_WUF0_MASK (0x1U)
mbed_official 121:7f86b4238bec 4391 #define LLWU_F1_WUF0_SHIFT (0U)
mbed_official 121:7f86b4238bec 4392 #define LLWU_F1_WUF0(x) (((uint8_t)(((uint8_t)(x)) << LLWU_F1_WUF0_SHIFT)) & LLWU_F1_WUF0_MASK)
mbed_official 121:7f86b4238bec 4393 #define LLWU_F1_WUF1_MASK (0x2U)
mbed_official 121:7f86b4238bec 4394 #define LLWU_F1_WUF1_SHIFT (1U)
mbed_official 121:7f86b4238bec 4395 #define LLWU_F1_WUF1(x) (((uint8_t)(((uint8_t)(x)) << LLWU_F1_WUF1_SHIFT)) & LLWU_F1_WUF1_MASK)
mbed_official 121:7f86b4238bec 4396 #define LLWU_F1_WUF2_MASK (0x4U)
mbed_official 121:7f86b4238bec 4397 #define LLWU_F1_WUF2_SHIFT (2U)
mbed_official 121:7f86b4238bec 4398 #define LLWU_F1_WUF2(x) (((uint8_t)(((uint8_t)(x)) << LLWU_F1_WUF2_SHIFT)) & LLWU_F1_WUF2_MASK)
mbed_official 121:7f86b4238bec 4399 #define LLWU_F1_WUF3_MASK (0x8U)
mbed_official 121:7f86b4238bec 4400 #define LLWU_F1_WUF3_SHIFT (3U)
mbed_official 121:7f86b4238bec 4401 #define LLWU_F1_WUF3(x) (((uint8_t)(((uint8_t)(x)) << LLWU_F1_WUF3_SHIFT)) & LLWU_F1_WUF3_MASK)
mbed_official 121:7f86b4238bec 4402 #define LLWU_F1_WUF4_MASK (0x10U)
mbed_official 121:7f86b4238bec 4403 #define LLWU_F1_WUF4_SHIFT (4U)
mbed_official 121:7f86b4238bec 4404 #define LLWU_F1_WUF4(x) (((uint8_t)(((uint8_t)(x)) << LLWU_F1_WUF4_SHIFT)) & LLWU_F1_WUF4_MASK)
mbed_official 121:7f86b4238bec 4405 #define LLWU_F1_WUF5_MASK (0x20U)
mbed_official 121:7f86b4238bec 4406 #define LLWU_F1_WUF5_SHIFT (5U)
mbed_official 121:7f86b4238bec 4407 #define LLWU_F1_WUF5(x) (((uint8_t)(((uint8_t)(x)) << LLWU_F1_WUF5_SHIFT)) & LLWU_F1_WUF5_MASK)
mbed_official 121:7f86b4238bec 4408 #define LLWU_F1_WUF6_MASK (0x40U)
mbed_official 121:7f86b4238bec 4409 #define LLWU_F1_WUF6_SHIFT (6U)
mbed_official 121:7f86b4238bec 4410 #define LLWU_F1_WUF6(x) (((uint8_t)(((uint8_t)(x)) << LLWU_F1_WUF6_SHIFT)) & LLWU_F1_WUF6_MASK)
mbed_official 121:7f86b4238bec 4411 #define LLWU_F1_WUF7_MASK (0x80U)
mbed_official 121:7f86b4238bec 4412 #define LLWU_F1_WUF7_SHIFT (7U)
mbed_official 121:7f86b4238bec 4413 #define LLWU_F1_WUF7(x) (((uint8_t)(((uint8_t)(x)) << LLWU_F1_WUF7_SHIFT)) & LLWU_F1_WUF7_MASK)
mbed_official 121:7f86b4238bec 4414
mbed_official 121:7f86b4238bec 4415 /*! @name F2 - LLWU Flag 2 register */
mbed_official 121:7f86b4238bec 4416 #define LLWU_F2_WUF8_MASK (0x1U)
mbed_official 121:7f86b4238bec 4417 #define LLWU_F2_WUF8_SHIFT (0U)
mbed_official 121:7f86b4238bec 4418 #define LLWU_F2_WUF8(x) (((uint8_t)(((uint8_t)(x)) << LLWU_F2_WUF8_SHIFT)) & LLWU_F2_WUF8_MASK)
mbed_official 121:7f86b4238bec 4419 #define LLWU_F2_WUF9_MASK (0x2U)
mbed_official 121:7f86b4238bec 4420 #define LLWU_F2_WUF9_SHIFT (1U)
mbed_official 121:7f86b4238bec 4421 #define LLWU_F2_WUF9(x) (((uint8_t)(((uint8_t)(x)) << LLWU_F2_WUF9_SHIFT)) & LLWU_F2_WUF9_MASK)
mbed_official 121:7f86b4238bec 4422 #define LLWU_F2_WUF10_MASK (0x4U)
mbed_official 121:7f86b4238bec 4423 #define LLWU_F2_WUF10_SHIFT (2U)
mbed_official 121:7f86b4238bec 4424 #define LLWU_F2_WUF10(x) (((uint8_t)(((uint8_t)(x)) << LLWU_F2_WUF10_SHIFT)) & LLWU_F2_WUF10_MASK)
mbed_official 121:7f86b4238bec 4425 #define LLWU_F2_WUF11_MASK (0x8U)
mbed_official 121:7f86b4238bec 4426 #define LLWU_F2_WUF11_SHIFT (3U)
mbed_official 121:7f86b4238bec 4427 #define LLWU_F2_WUF11(x) (((uint8_t)(((uint8_t)(x)) << LLWU_F2_WUF11_SHIFT)) & LLWU_F2_WUF11_MASK)
mbed_official 121:7f86b4238bec 4428 #define LLWU_F2_WUF12_MASK (0x10U)
mbed_official 121:7f86b4238bec 4429 #define LLWU_F2_WUF12_SHIFT (4U)
mbed_official 121:7f86b4238bec 4430 #define LLWU_F2_WUF12(x) (((uint8_t)(((uint8_t)(x)) << LLWU_F2_WUF12_SHIFT)) & LLWU_F2_WUF12_MASK)
mbed_official 121:7f86b4238bec 4431 #define LLWU_F2_WUF13_MASK (0x20U)
mbed_official 121:7f86b4238bec 4432 #define LLWU_F2_WUF13_SHIFT (5U)
mbed_official 121:7f86b4238bec 4433 #define LLWU_F2_WUF13(x) (((uint8_t)(((uint8_t)(x)) << LLWU_F2_WUF13_SHIFT)) & LLWU_F2_WUF13_MASK)
mbed_official 121:7f86b4238bec 4434 #define LLWU_F2_WUF14_MASK (0x40U)
mbed_official 121:7f86b4238bec 4435 #define LLWU_F2_WUF14_SHIFT (6U)
mbed_official 121:7f86b4238bec 4436 #define LLWU_F2_WUF14(x) (((uint8_t)(((uint8_t)(x)) << LLWU_F2_WUF14_SHIFT)) & LLWU_F2_WUF14_MASK)
mbed_official 121:7f86b4238bec 4437 #define LLWU_F2_WUF15_MASK (0x80U)
mbed_official 121:7f86b4238bec 4438 #define LLWU_F2_WUF15_SHIFT (7U)
mbed_official 121:7f86b4238bec 4439 #define LLWU_F2_WUF15(x) (((uint8_t)(((uint8_t)(x)) << LLWU_F2_WUF15_SHIFT)) & LLWU_F2_WUF15_MASK)
mbed_official 121:7f86b4238bec 4440
mbed_official 121:7f86b4238bec 4441 /*! @name F3 - LLWU Flag 3 register */
mbed_official 121:7f86b4238bec 4442 #define LLWU_F3_MWUF0_MASK (0x1U)
mbed_official 121:7f86b4238bec 4443 #define LLWU_F3_MWUF0_SHIFT (0U)
mbed_official 121:7f86b4238bec 4444 #define LLWU_F3_MWUF0(x) (((uint8_t)(((uint8_t)(x)) << LLWU_F3_MWUF0_SHIFT)) & LLWU_F3_MWUF0_MASK)
mbed_official 121:7f86b4238bec 4445 #define LLWU_F3_MWUF1_MASK (0x2U)
mbed_official 121:7f86b4238bec 4446 #define LLWU_F3_MWUF1_SHIFT (1U)
mbed_official 121:7f86b4238bec 4447 #define LLWU_F3_MWUF1(x) (((uint8_t)(((uint8_t)(x)) << LLWU_F3_MWUF1_SHIFT)) & LLWU_F3_MWUF1_MASK)
mbed_official 121:7f86b4238bec 4448 #define LLWU_F3_MWUF2_MASK (0x4U)
mbed_official 121:7f86b4238bec 4449 #define LLWU_F3_MWUF2_SHIFT (2U)
mbed_official 121:7f86b4238bec 4450 #define LLWU_F3_MWUF2(x) (((uint8_t)(((uint8_t)(x)) << LLWU_F3_MWUF2_SHIFT)) & LLWU_F3_MWUF2_MASK)
mbed_official 121:7f86b4238bec 4451 #define LLWU_F3_MWUF3_MASK (0x8U)
mbed_official 121:7f86b4238bec 4452 #define LLWU_F3_MWUF3_SHIFT (3U)
mbed_official 121:7f86b4238bec 4453 #define LLWU_F3_MWUF3(x) (((uint8_t)(((uint8_t)(x)) << LLWU_F3_MWUF3_SHIFT)) & LLWU_F3_MWUF3_MASK)
mbed_official 121:7f86b4238bec 4454 #define LLWU_F3_MWUF4_MASK (0x10U)
mbed_official 121:7f86b4238bec 4455 #define LLWU_F3_MWUF4_SHIFT (4U)
mbed_official 121:7f86b4238bec 4456 #define LLWU_F3_MWUF4(x) (((uint8_t)(((uint8_t)(x)) << LLWU_F3_MWUF4_SHIFT)) & LLWU_F3_MWUF4_MASK)
mbed_official 121:7f86b4238bec 4457 #define LLWU_F3_MWUF5_MASK (0x20U)
mbed_official 121:7f86b4238bec 4458 #define LLWU_F3_MWUF5_SHIFT (5U)
mbed_official 121:7f86b4238bec 4459 #define LLWU_F3_MWUF5(x) (((uint8_t)(((uint8_t)(x)) << LLWU_F3_MWUF5_SHIFT)) & LLWU_F3_MWUF5_MASK)
mbed_official 121:7f86b4238bec 4460 #define LLWU_F3_MWUF6_MASK (0x40U)
mbed_official 121:7f86b4238bec 4461 #define LLWU_F3_MWUF6_SHIFT (6U)
mbed_official 121:7f86b4238bec 4462 #define LLWU_F3_MWUF6(x) (((uint8_t)(((uint8_t)(x)) << LLWU_F3_MWUF6_SHIFT)) & LLWU_F3_MWUF6_MASK)
mbed_official 121:7f86b4238bec 4463 #define LLWU_F3_MWUF7_MASK (0x80U)
mbed_official 121:7f86b4238bec 4464 #define LLWU_F3_MWUF7_SHIFT (7U)
mbed_official 121:7f86b4238bec 4465 #define LLWU_F3_MWUF7(x) (((uint8_t)(((uint8_t)(x)) << LLWU_F3_MWUF7_SHIFT)) & LLWU_F3_MWUF7_MASK)
mbed_official 121:7f86b4238bec 4466
mbed_official 121:7f86b4238bec 4467 /*! @name FILT1 - LLWU Pin Filter 1 register */
mbed_official 121:7f86b4238bec 4468 #define LLWU_FILT1_FILTSEL_MASK (0xFU)
mbed_official 121:7f86b4238bec 4469 #define LLWU_FILT1_FILTSEL_SHIFT (0U)
mbed_official 121:7f86b4238bec 4470 #define LLWU_FILT1_FILTSEL(x) (((uint8_t)(((uint8_t)(x)) << LLWU_FILT1_FILTSEL_SHIFT)) & LLWU_FILT1_FILTSEL_MASK)
mbed_official 121:7f86b4238bec 4471 #define LLWU_FILT1_FILTE_MASK (0x60U)
mbed_official 121:7f86b4238bec 4472 #define LLWU_FILT1_FILTE_SHIFT (5U)
mbed_official 121:7f86b4238bec 4473 #define LLWU_FILT1_FILTE(x) (((uint8_t)(((uint8_t)(x)) << LLWU_FILT1_FILTE_SHIFT)) & LLWU_FILT1_FILTE_MASK)
mbed_official 121:7f86b4238bec 4474 #define LLWU_FILT1_FILTF_MASK (0x80U)
mbed_official 121:7f86b4238bec 4475 #define LLWU_FILT1_FILTF_SHIFT (7U)
mbed_official 121:7f86b4238bec 4476 #define LLWU_FILT1_FILTF(x) (((uint8_t)(((uint8_t)(x)) << LLWU_FILT1_FILTF_SHIFT)) & LLWU_FILT1_FILTF_MASK)
mbed_official 121:7f86b4238bec 4477
mbed_official 121:7f86b4238bec 4478 /*! @name FILT2 - LLWU Pin Filter 2 register */
mbed_official 121:7f86b4238bec 4479 #define LLWU_FILT2_FILTSEL_MASK (0xFU)
mbed_official 121:7f86b4238bec 4480 #define LLWU_FILT2_FILTSEL_SHIFT (0U)
mbed_official 121:7f86b4238bec 4481 #define LLWU_FILT2_FILTSEL(x) (((uint8_t)(((uint8_t)(x)) << LLWU_FILT2_FILTSEL_SHIFT)) & LLWU_FILT2_FILTSEL_MASK)
mbed_official 121:7f86b4238bec 4482 #define LLWU_FILT2_FILTE_MASK (0x60U)
mbed_official 121:7f86b4238bec 4483 #define LLWU_FILT2_FILTE_SHIFT (5U)
mbed_official 121:7f86b4238bec 4484 #define LLWU_FILT2_FILTE(x) (((uint8_t)(((uint8_t)(x)) << LLWU_FILT2_FILTE_SHIFT)) & LLWU_FILT2_FILTE_MASK)
mbed_official 121:7f86b4238bec 4485 #define LLWU_FILT2_FILTF_MASK (0x80U)
mbed_official 121:7f86b4238bec 4486 #define LLWU_FILT2_FILTF_SHIFT (7U)
mbed_official 121:7f86b4238bec 4487 #define LLWU_FILT2_FILTF(x) (((uint8_t)(((uint8_t)(x)) << LLWU_FILT2_FILTF_SHIFT)) & LLWU_FILT2_FILTF_MASK)
mbed_official 121:7f86b4238bec 4488
bogdanm 0:9b334a45a8ff 4489
bogdanm 0:9b334a45a8ff 4490 /*!
bogdanm 0:9b334a45a8ff 4491 * @}
bogdanm 0:9b334a45a8ff 4492 */ /* end of group LLWU_Register_Masks */
bogdanm 0:9b334a45a8ff 4493
bogdanm 0:9b334a45a8ff 4494
bogdanm 0:9b334a45a8ff 4495 /* LLWU - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 4496 /** Peripheral LLWU base address */
bogdanm 0:9b334a45a8ff 4497 #define LLWU_BASE (0x4007C000u)
bogdanm 0:9b334a45a8ff 4498 /** Peripheral LLWU base pointer */
bogdanm 0:9b334a45a8ff 4499 #define LLWU ((LLWU_Type *)LLWU_BASE)
bogdanm 0:9b334a45a8ff 4500 /** Array initializer of LLWU peripheral base addresses */
bogdanm 0:9b334a45a8ff 4501 #define LLWU_BASE_ADDRS { LLWU_BASE }
bogdanm 0:9b334a45a8ff 4502 /** Array initializer of LLWU peripheral base pointers */
bogdanm 0:9b334a45a8ff 4503 #define LLWU_BASE_PTRS { LLWU }
bogdanm 0:9b334a45a8ff 4504 /** Interrupt vectors for the LLWU peripheral type */
mbed_official 121:7f86b4238bec 4505 #define LLWU_IRQS { LLWU_IRQn }
bogdanm 0:9b334a45a8ff 4506
bogdanm 0:9b334a45a8ff 4507 /*!
bogdanm 0:9b334a45a8ff 4508 * @}
bogdanm 0:9b334a45a8ff 4509 */ /* end of group LLWU_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 4510
bogdanm 0:9b334a45a8ff 4511
bogdanm 0:9b334a45a8ff 4512 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 4513 -- LPTMR Peripheral Access Layer
bogdanm 0:9b334a45a8ff 4514 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 4515
bogdanm 0:9b334a45a8ff 4516 /*!
bogdanm 0:9b334a45a8ff 4517 * @addtogroup LPTMR_Peripheral_Access_Layer LPTMR Peripheral Access Layer
bogdanm 0:9b334a45a8ff 4518 * @{
bogdanm 0:9b334a45a8ff 4519 */
bogdanm 0:9b334a45a8ff 4520
bogdanm 0:9b334a45a8ff 4521 /** LPTMR - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 4522 typedef struct {
bogdanm 0:9b334a45a8ff 4523 __IO uint32_t CSR; /**< Low Power Timer Control Status Register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 4524 __IO uint32_t PSR; /**< Low Power Timer Prescale Register, offset: 0x4 */
bogdanm 0:9b334a45a8ff 4525 __IO uint32_t CMR; /**< Low Power Timer Compare Register, offset: 0x8 */
bogdanm 0:9b334a45a8ff 4526 __IO uint32_t CNR; /**< Low Power Timer Counter Register, offset: 0xC */
mbed_official 121:7f86b4238bec 4527 } LPTMR_Type;
bogdanm 0:9b334a45a8ff 4528
bogdanm 0:9b334a45a8ff 4529 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 4530 -- LPTMR Register Masks
bogdanm 0:9b334a45a8ff 4531 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 4532
bogdanm 0:9b334a45a8ff 4533 /*!
bogdanm 0:9b334a45a8ff 4534 * @addtogroup LPTMR_Register_Masks LPTMR Register Masks
bogdanm 0:9b334a45a8ff 4535 * @{
bogdanm 0:9b334a45a8ff 4536 */
bogdanm 0:9b334a45a8ff 4537
mbed_official 121:7f86b4238bec 4538 /*! @name CSR - Low Power Timer Control Status Register */
mbed_official 121:7f86b4238bec 4539 #define LPTMR_CSR_TEN_MASK (0x1U)
mbed_official 121:7f86b4238bec 4540 #define LPTMR_CSR_TEN_SHIFT (0U)
mbed_official 121:7f86b4238bec 4541 #define LPTMR_CSR_TEN(x) (((uint32_t)(((uint32_t)(x)) << LPTMR_CSR_TEN_SHIFT)) & LPTMR_CSR_TEN_MASK)
mbed_official 121:7f86b4238bec 4542 #define LPTMR_CSR_TMS_MASK (0x2U)
mbed_official 121:7f86b4238bec 4543 #define LPTMR_CSR_TMS_SHIFT (1U)
mbed_official 121:7f86b4238bec 4544 #define LPTMR_CSR_TMS(x) (((uint32_t)(((uint32_t)(x)) << LPTMR_CSR_TMS_SHIFT)) & LPTMR_CSR_TMS_MASK)
mbed_official 121:7f86b4238bec 4545 #define LPTMR_CSR_TFC_MASK (0x4U)
mbed_official 121:7f86b4238bec 4546 #define LPTMR_CSR_TFC_SHIFT (2U)
mbed_official 121:7f86b4238bec 4547 #define LPTMR_CSR_TFC(x) (((uint32_t)(((uint32_t)(x)) << LPTMR_CSR_TFC_SHIFT)) & LPTMR_CSR_TFC_MASK)
mbed_official 121:7f86b4238bec 4548 #define LPTMR_CSR_TPP_MASK (0x8U)
mbed_official 121:7f86b4238bec 4549 #define LPTMR_CSR_TPP_SHIFT (3U)
mbed_official 121:7f86b4238bec 4550 #define LPTMR_CSR_TPP(x) (((uint32_t)(((uint32_t)(x)) << LPTMR_CSR_TPP_SHIFT)) & LPTMR_CSR_TPP_MASK)
mbed_official 121:7f86b4238bec 4551 #define LPTMR_CSR_TPS_MASK (0x30U)
mbed_official 121:7f86b4238bec 4552 #define LPTMR_CSR_TPS_SHIFT (4U)
mbed_official 121:7f86b4238bec 4553 #define LPTMR_CSR_TPS(x) (((uint32_t)(((uint32_t)(x)) << LPTMR_CSR_TPS_SHIFT)) & LPTMR_CSR_TPS_MASK)
mbed_official 121:7f86b4238bec 4554 #define LPTMR_CSR_TIE_MASK (0x40U)
mbed_official 121:7f86b4238bec 4555 #define LPTMR_CSR_TIE_SHIFT (6U)
mbed_official 121:7f86b4238bec 4556 #define LPTMR_CSR_TIE(x) (((uint32_t)(((uint32_t)(x)) << LPTMR_CSR_TIE_SHIFT)) & LPTMR_CSR_TIE_MASK)
mbed_official 121:7f86b4238bec 4557 #define LPTMR_CSR_TCF_MASK (0x80U)
mbed_official 121:7f86b4238bec 4558 #define LPTMR_CSR_TCF_SHIFT (7U)
mbed_official 121:7f86b4238bec 4559 #define LPTMR_CSR_TCF(x) (((uint32_t)(((uint32_t)(x)) << LPTMR_CSR_TCF_SHIFT)) & LPTMR_CSR_TCF_MASK)
mbed_official 121:7f86b4238bec 4560
mbed_official 121:7f86b4238bec 4561 /*! @name PSR - Low Power Timer Prescale Register */
mbed_official 121:7f86b4238bec 4562 #define LPTMR_PSR_PCS_MASK (0x3U)
mbed_official 121:7f86b4238bec 4563 #define LPTMR_PSR_PCS_SHIFT (0U)
mbed_official 121:7f86b4238bec 4564 #define LPTMR_PSR_PCS(x) (((uint32_t)(((uint32_t)(x)) << LPTMR_PSR_PCS_SHIFT)) & LPTMR_PSR_PCS_MASK)
mbed_official 121:7f86b4238bec 4565 #define LPTMR_PSR_PBYP_MASK (0x4U)
mbed_official 121:7f86b4238bec 4566 #define LPTMR_PSR_PBYP_SHIFT (2U)
mbed_official 121:7f86b4238bec 4567 #define LPTMR_PSR_PBYP(x) (((uint32_t)(((uint32_t)(x)) << LPTMR_PSR_PBYP_SHIFT)) & LPTMR_PSR_PBYP_MASK)
mbed_official 121:7f86b4238bec 4568 #define LPTMR_PSR_PRESCALE_MASK (0x78U)
mbed_official 121:7f86b4238bec 4569 #define LPTMR_PSR_PRESCALE_SHIFT (3U)
mbed_official 121:7f86b4238bec 4570 #define LPTMR_PSR_PRESCALE(x) (((uint32_t)(((uint32_t)(x)) << LPTMR_PSR_PRESCALE_SHIFT)) & LPTMR_PSR_PRESCALE_MASK)
mbed_official 121:7f86b4238bec 4571
mbed_official 121:7f86b4238bec 4572 /*! @name CMR - Low Power Timer Compare Register */
mbed_official 121:7f86b4238bec 4573 #define LPTMR_CMR_COMPARE_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 4574 #define LPTMR_CMR_COMPARE_SHIFT (0U)
mbed_official 121:7f86b4238bec 4575 #define LPTMR_CMR_COMPARE(x) (((uint32_t)(((uint32_t)(x)) << LPTMR_CMR_COMPARE_SHIFT)) & LPTMR_CMR_COMPARE_MASK)
mbed_official 121:7f86b4238bec 4576
mbed_official 121:7f86b4238bec 4577 /*! @name CNR - Low Power Timer Counter Register */
mbed_official 121:7f86b4238bec 4578 #define LPTMR_CNR_COUNTER_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 4579 #define LPTMR_CNR_COUNTER_SHIFT (0U)
mbed_official 121:7f86b4238bec 4580 #define LPTMR_CNR_COUNTER(x) (((uint32_t)(((uint32_t)(x)) << LPTMR_CNR_COUNTER_SHIFT)) & LPTMR_CNR_COUNTER_MASK)
mbed_official 121:7f86b4238bec 4581
bogdanm 0:9b334a45a8ff 4582
bogdanm 0:9b334a45a8ff 4583 /*!
bogdanm 0:9b334a45a8ff 4584 * @}
bogdanm 0:9b334a45a8ff 4585 */ /* end of group LPTMR_Register_Masks */
bogdanm 0:9b334a45a8ff 4586
bogdanm 0:9b334a45a8ff 4587
bogdanm 0:9b334a45a8ff 4588 /* LPTMR - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 4589 /** Peripheral LPTMR0 base address */
bogdanm 0:9b334a45a8ff 4590 #define LPTMR0_BASE (0x40040000u)
bogdanm 0:9b334a45a8ff 4591 /** Peripheral LPTMR0 base pointer */
bogdanm 0:9b334a45a8ff 4592 #define LPTMR0 ((LPTMR_Type *)LPTMR0_BASE)
bogdanm 0:9b334a45a8ff 4593 /** Array initializer of LPTMR peripheral base addresses */
bogdanm 0:9b334a45a8ff 4594 #define LPTMR_BASE_ADDRS { LPTMR0_BASE }
bogdanm 0:9b334a45a8ff 4595 /** Array initializer of LPTMR peripheral base pointers */
bogdanm 0:9b334a45a8ff 4596 #define LPTMR_BASE_PTRS { LPTMR0 }
bogdanm 0:9b334a45a8ff 4597 /** Interrupt vectors for the LPTMR peripheral type */
mbed_official 121:7f86b4238bec 4598 #define LPTMR_IRQS { LPTMR0_IRQn }
bogdanm 0:9b334a45a8ff 4599
bogdanm 0:9b334a45a8ff 4600 /*!
bogdanm 0:9b334a45a8ff 4601 * @}
bogdanm 0:9b334a45a8ff 4602 */ /* end of group LPTMR_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 4603
bogdanm 0:9b334a45a8ff 4604
bogdanm 0:9b334a45a8ff 4605 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 4606 -- LPUART Peripheral Access Layer
bogdanm 0:9b334a45a8ff 4607 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 4608
bogdanm 0:9b334a45a8ff 4609 /*!
bogdanm 0:9b334a45a8ff 4610 * @addtogroup LPUART_Peripheral_Access_Layer LPUART Peripheral Access Layer
bogdanm 0:9b334a45a8ff 4611 * @{
bogdanm 0:9b334a45a8ff 4612 */
bogdanm 0:9b334a45a8ff 4613
bogdanm 0:9b334a45a8ff 4614 /** LPUART - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 4615 typedef struct {
bogdanm 0:9b334a45a8ff 4616 __IO uint32_t BAUD; /**< LPUART Baud Rate Register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 4617 __IO uint32_t STAT; /**< LPUART Status Register, offset: 0x4 */
bogdanm 0:9b334a45a8ff 4618 __IO uint32_t CTRL; /**< LPUART Control Register, offset: 0x8 */
bogdanm 0:9b334a45a8ff 4619 __IO uint32_t DATA; /**< LPUART Data Register, offset: 0xC */
bogdanm 0:9b334a45a8ff 4620 __IO uint32_t MATCH; /**< LPUART Match Address Register, offset: 0x10 */
bogdanm 0:9b334a45a8ff 4621 __IO uint32_t MODIR; /**< LPUART Modem IrDA Register, offset: 0x14 */
mbed_official 121:7f86b4238bec 4622 } LPUART_Type;
bogdanm 0:9b334a45a8ff 4623
bogdanm 0:9b334a45a8ff 4624 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 4625 -- LPUART Register Masks
bogdanm 0:9b334a45a8ff 4626 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 4627
bogdanm 0:9b334a45a8ff 4628 /*!
bogdanm 0:9b334a45a8ff 4629 * @addtogroup LPUART_Register_Masks LPUART Register Masks
bogdanm 0:9b334a45a8ff 4630 * @{
bogdanm 0:9b334a45a8ff 4631 */
bogdanm 0:9b334a45a8ff 4632
mbed_official 121:7f86b4238bec 4633 /*! @name BAUD - LPUART Baud Rate Register */
mbed_official 121:7f86b4238bec 4634 #define LPUART_BAUD_SBR_MASK (0x1FFFU)
mbed_official 121:7f86b4238bec 4635 #define LPUART_BAUD_SBR_SHIFT (0U)
mbed_official 121:7f86b4238bec 4636 #define LPUART_BAUD_SBR(x) (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_SBR_SHIFT)) & LPUART_BAUD_SBR_MASK)
mbed_official 121:7f86b4238bec 4637 #define LPUART_BAUD_SBNS_MASK (0x2000U)
mbed_official 121:7f86b4238bec 4638 #define LPUART_BAUD_SBNS_SHIFT (13U)
mbed_official 121:7f86b4238bec 4639 #define LPUART_BAUD_SBNS(x) (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_SBNS_SHIFT)) & LPUART_BAUD_SBNS_MASK)
mbed_official 121:7f86b4238bec 4640 #define LPUART_BAUD_RXEDGIE_MASK (0x4000U)
mbed_official 121:7f86b4238bec 4641 #define LPUART_BAUD_RXEDGIE_SHIFT (14U)
mbed_official 121:7f86b4238bec 4642 #define LPUART_BAUD_RXEDGIE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_RXEDGIE_SHIFT)) & LPUART_BAUD_RXEDGIE_MASK)
mbed_official 121:7f86b4238bec 4643 #define LPUART_BAUD_LBKDIE_MASK (0x8000U)
mbed_official 121:7f86b4238bec 4644 #define LPUART_BAUD_LBKDIE_SHIFT (15U)
mbed_official 121:7f86b4238bec 4645 #define LPUART_BAUD_LBKDIE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_LBKDIE_SHIFT)) & LPUART_BAUD_LBKDIE_MASK)
mbed_official 121:7f86b4238bec 4646 #define LPUART_BAUD_RESYNCDIS_MASK (0x10000U)
mbed_official 121:7f86b4238bec 4647 #define LPUART_BAUD_RESYNCDIS_SHIFT (16U)
mbed_official 121:7f86b4238bec 4648 #define LPUART_BAUD_RESYNCDIS(x) (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_RESYNCDIS_SHIFT)) & LPUART_BAUD_RESYNCDIS_MASK)
mbed_official 121:7f86b4238bec 4649 #define LPUART_BAUD_BOTHEDGE_MASK (0x20000U)
mbed_official 121:7f86b4238bec 4650 #define LPUART_BAUD_BOTHEDGE_SHIFT (17U)
mbed_official 121:7f86b4238bec 4651 #define LPUART_BAUD_BOTHEDGE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_BOTHEDGE_SHIFT)) & LPUART_BAUD_BOTHEDGE_MASK)
mbed_official 121:7f86b4238bec 4652 #define LPUART_BAUD_MATCFG_MASK (0xC0000U)
mbed_official 121:7f86b4238bec 4653 #define LPUART_BAUD_MATCFG_SHIFT (18U)
mbed_official 121:7f86b4238bec 4654 #define LPUART_BAUD_MATCFG(x) (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_MATCFG_SHIFT)) & LPUART_BAUD_MATCFG_MASK)
mbed_official 121:7f86b4238bec 4655 #define LPUART_BAUD_RDMAE_MASK (0x200000U)
mbed_official 121:7f86b4238bec 4656 #define LPUART_BAUD_RDMAE_SHIFT (21U)
mbed_official 121:7f86b4238bec 4657 #define LPUART_BAUD_RDMAE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_RDMAE_SHIFT)) & LPUART_BAUD_RDMAE_MASK)
mbed_official 121:7f86b4238bec 4658 #define LPUART_BAUD_TDMAE_MASK (0x800000U)
mbed_official 121:7f86b4238bec 4659 #define LPUART_BAUD_TDMAE_SHIFT (23U)
mbed_official 121:7f86b4238bec 4660 #define LPUART_BAUD_TDMAE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_TDMAE_SHIFT)) & LPUART_BAUD_TDMAE_MASK)
mbed_official 121:7f86b4238bec 4661 #define LPUART_BAUD_OSR_MASK (0x1F000000U)
mbed_official 121:7f86b4238bec 4662 #define LPUART_BAUD_OSR_SHIFT (24U)
mbed_official 121:7f86b4238bec 4663 #define LPUART_BAUD_OSR(x) (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_OSR_SHIFT)) & LPUART_BAUD_OSR_MASK)
mbed_official 121:7f86b4238bec 4664 #define LPUART_BAUD_M10_MASK (0x20000000U)
mbed_official 121:7f86b4238bec 4665 #define LPUART_BAUD_M10_SHIFT (29U)
mbed_official 121:7f86b4238bec 4666 #define LPUART_BAUD_M10(x) (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_M10_SHIFT)) & LPUART_BAUD_M10_MASK)
mbed_official 121:7f86b4238bec 4667 #define LPUART_BAUD_MAEN2_MASK (0x40000000U)
mbed_official 121:7f86b4238bec 4668 #define LPUART_BAUD_MAEN2_SHIFT (30U)
mbed_official 121:7f86b4238bec 4669 #define LPUART_BAUD_MAEN2(x) (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_MAEN2_SHIFT)) & LPUART_BAUD_MAEN2_MASK)
mbed_official 121:7f86b4238bec 4670 #define LPUART_BAUD_MAEN1_MASK (0x80000000U)
mbed_official 121:7f86b4238bec 4671 #define LPUART_BAUD_MAEN1_SHIFT (31U)
mbed_official 121:7f86b4238bec 4672 #define LPUART_BAUD_MAEN1(x) (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_MAEN1_SHIFT)) & LPUART_BAUD_MAEN1_MASK)
mbed_official 121:7f86b4238bec 4673
mbed_official 121:7f86b4238bec 4674 /*! @name STAT - LPUART Status Register */
mbed_official 121:7f86b4238bec 4675 #define LPUART_STAT_MA2F_MASK (0x4000U)
mbed_official 121:7f86b4238bec 4676 #define LPUART_STAT_MA2F_SHIFT (14U)
mbed_official 121:7f86b4238bec 4677 #define LPUART_STAT_MA2F(x) (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_MA2F_SHIFT)) & LPUART_STAT_MA2F_MASK)
mbed_official 121:7f86b4238bec 4678 #define LPUART_STAT_MA1F_MASK (0x8000U)
mbed_official 121:7f86b4238bec 4679 #define LPUART_STAT_MA1F_SHIFT (15U)
mbed_official 121:7f86b4238bec 4680 #define LPUART_STAT_MA1F(x) (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_MA1F_SHIFT)) & LPUART_STAT_MA1F_MASK)
mbed_official 121:7f86b4238bec 4681 #define LPUART_STAT_PF_MASK (0x10000U)
mbed_official 121:7f86b4238bec 4682 #define LPUART_STAT_PF_SHIFT (16U)
mbed_official 121:7f86b4238bec 4683 #define LPUART_STAT_PF(x) (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_PF_SHIFT)) & LPUART_STAT_PF_MASK)
mbed_official 121:7f86b4238bec 4684 #define LPUART_STAT_FE_MASK (0x20000U)
mbed_official 121:7f86b4238bec 4685 #define LPUART_STAT_FE_SHIFT (17U)
mbed_official 121:7f86b4238bec 4686 #define LPUART_STAT_FE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_FE_SHIFT)) & LPUART_STAT_FE_MASK)
mbed_official 121:7f86b4238bec 4687 #define LPUART_STAT_NF_MASK (0x40000U)
mbed_official 121:7f86b4238bec 4688 #define LPUART_STAT_NF_SHIFT (18U)
mbed_official 121:7f86b4238bec 4689 #define LPUART_STAT_NF(x) (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_NF_SHIFT)) & LPUART_STAT_NF_MASK)
mbed_official 121:7f86b4238bec 4690 #define LPUART_STAT_OR_MASK (0x80000U)
mbed_official 121:7f86b4238bec 4691 #define LPUART_STAT_OR_SHIFT (19U)
mbed_official 121:7f86b4238bec 4692 #define LPUART_STAT_OR(x) (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_OR_SHIFT)) & LPUART_STAT_OR_MASK)
mbed_official 121:7f86b4238bec 4693 #define LPUART_STAT_IDLE_MASK (0x100000U)
mbed_official 121:7f86b4238bec 4694 #define LPUART_STAT_IDLE_SHIFT (20U)
mbed_official 121:7f86b4238bec 4695 #define LPUART_STAT_IDLE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_IDLE_SHIFT)) & LPUART_STAT_IDLE_MASK)
mbed_official 121:7f86b4238bec 4696 #define LPUART_STAT_RDRF_MASK (0x200000U)
mbed_official 121:7f86b4238bec 4697 #define LPUART_STAT_RDRF_SHIFT (21U)
mbed_official 121:7f86b4238bec 4698 #define LPUART_STAT_RDRF(x) (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_RDRF_SHIFT)) & LPUART_STAT_RDRF_MASK)
mbed_official 121:7f86b4238bec 4699 #define LPUART_STAT_TC_MASK (0x400000U)
mbed_official 121:7f86b4238bec 4700 #define LPUART_STAT_TC_SHIFT (22U)
mbed_official 121:7f86b4238bec 4701 #define LPUART_STAT_TC(x) (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_TC_SHIFT)) & LPUART_STAT_TC_MASK)
mbed_official 121:7f86b4238bec 4702 #define LPUART_STAT_TDRE_MASK (0x800000U)
mbed_official 121:7f86b4238bec 4703 #define LPUART_STAT_TDRE_SHIFT (23U)
mbed_official 121:7f86b4238bec 4704 #define LPUART_STAT_TDRE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_TDRE_SHIFT)) & LPUART_STAT_TDRE_MASK)
mbed_official 121:7f86b4238bec 4705 #define LPUART_STAT_RAF_MASK (0x1000000U)
mbed_official 121:7f86b4238bec 4706 #define LPUART_STAT_RAF_SHIFT (24U)
mbed_official 121:7f86b4238bec 4707 #define LPUART_STAT_RAF(x) (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_RAF_SHIFT)) & LPUART_STAT_RAF_MASK)
mbed_official 121:7f86b4238bec 4708 #define LPUART_STAT_LBKDE_MASK (0x2000000U)
mbed_official 121:7f86b4238bec 4709 #define LPUART_STAT_LBKDE_SHIFT (25U)
mbed_official 121:7f86b4238bec 4710 #define LPUART_STAT_LBKDE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_LBKDE_SHIFT)) & LPUART_STAT_LBKDE_MASK)
mbed_official 121:7f86b4238bec 4711 #define LPUART_STAT_BRK13_MASK (0x4000000U)
mbed_official 121:7f86b4238bec 4712 #define LPUART_STAT_BRK13_SHIFT (26U)
mbed_official 121:7f86b4238bec 4713 #define LPUART_STAT_BRK13(x) (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_BRK13_SHIFT)) & LPUART_STAT_BRK13_MASK)
mbed_official 121:7f86b4238bec 4714 #define LPUART_STAT_RWUID_MASK (0x8000000U)
mbed_official 121:7f86b4238bec 4715 #define LPUART_STAT_RWUID_SHIFT (27U)
mbed_official 121:7f86b4238bec 4716 #define LPUART_STAT_RWUID(x) (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_RWUID_SHIFT)) & LPUART_STAT_RWUID_MASK)
mbed_official 121:7f86b4238bec 4717 #define LPUART_STAT_RXINV_MASK (0x10000000U)
mbed_official 121:7f86b4238bec 4718 #define LPUART_STAT_RXINV_SHIFT (28U)
mbed_official 121:7f86b4238bec 4719 #define LPUART_STAT_RXINV(x) (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_RXINV_SHIFT)) & LPUART_STAT_RXINV_MASK)
mbed_official 121:7f86b4238bec 4720 #define LPUART_STAT_MSBF_MASK (0x20000000U)
mbed_official 121:7f86b4238bec 4721 #define LPUART_STAT_MSBF_SHIFT (29U)
mbed_official 121:7f86b4238bec 4722 #define LPUART_STAT_MSBF(x) (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_MSBF_SHIFT)) & LPUART_STAT_MSBF_MASK)
mbed_official 121:7f86b4238bec 4723 #define LPUART_STAT_RXEDGIF_MASK (0x40000000U)
mbed_official 121:7f86b4238bec 4724 #define LPUART_STAT_RXEDGIF_SHIFT (30U)
mbed_official 121:7f86b4238bec 4725 #define LPUART_STAT_RXEDGIF(x) (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_RXEDGIF_SHIFT)) & LPUART_STAT_RXEDGIF_MASK)
mbed_official 121:7f86b4238bec 4726 #define LPUART_STAT_LBKDIF_MASK (0x80000000U)
mbed_official 121:7f86b4238bec 4727 #define LPUART_STAT_LBKDIF_SHIFT (31U)
mbed_official 121:7f86b4238bec 4728 #define LPUART_STAT_LBKDIF(x) (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_LBKDIF_SHIFT)) & LPUART_STAT_LBKDIF_MASK)
mbed_official 121:7f86b4238bec 4729
mbed_official 121:7f86b4238bec 4730 /*! @name CTRL - LPUART Control Register */
mbed_official 121:7f86b4238bec 4731 #define LPUART_CTRL_PT_MASK (0x1U)
mbed_official 121:7f86b4238bec 4732 #define LPUART_CTRL_PT_SHIFT (0U)
mbed_official 121:7f86b4238bec 4733 #define LPUART_CTRL_PT(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_PT_SHIFT)) & LPUART_CTRL_PT_MASK)
mbed_official 121:7f86b4238bec 4734 #define LPUART_CTRL_PE_MASK (0x2U)
mbed_official 121:7f86b4238bec 4735 #define LPUART_CTRL_PE_SHIFT (1U)
mbed_official 121:7f86b4238bec 4736 #define LPUART_CTRL_PE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_PE_SHIFT)) & LPUART_CTRL_PE_MASK)
mbed_official 121:7f86b4238bec 4737 #define LPUART_CTRL_ILT_MASK (0x4U)
mbed_official 121:7f86b4238bec 4738 #define LPUART_CTRL_ILT_SHIFT (2U)
mbed_official 121:7f86b4238bec 4739 #define LPUART_CTRL_ILT(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_ILT_SHIFT)) & LPUART_CTRL_ILT_MASK)
mbed_official 121:7f86b4238bec 4740 #define LPUART_CTRL_WAKE_MASK (0x8U)
mbed_official 121:7f86b4238bec 4741 #define LPUART_CTRL_WAKE_SHIFT (3U)
mbed_official 121:7f86b4238bec 4742 #define LPUART_CTRL_WAKE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_WAKE_SHIFT)) & LPUART_CTRL_WAKE_MASK)
mbed_official 121:7f86b4238bec 4743 #define LPUART_CTRL_M_MASK (0x10U)
mbed_official 121:7f86b4238bec 4744 #define LPUART_CTRL_M_SHIFT (4U)
mbed_official 121:7f86b4238bec 4745 #define LPUART_CTRL_M(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_M_SHIFT)) & LPUART_CTRL_M_MASK)
mbed_official 121:7f86b4238bec 4746 #define LPUART_CTRL_RSRC_MASK (0x20U)
mbed_official 121:7f86b4238bec 4747 #define LPUART_CTRL_RSRC_SHIFT (5U)
mbed_official 121:7f86b4238bec 4748 #define LPUART_CTRL_RSRC(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_RSRC_SHIFT)) & LPUART_CTRL_RSRC_MASK)
mbed_official 121:7f86b4238bec 4749 #define LPUART_CTRL_DOZEEN_MASK (0x40U)
mbed_official 121:7f86b4238bec 4750 #define LPUART_CTRL_DOZEEN_SHIFT (6U)
mbed_official 121:7f86b4238bec 4751 #define LPUART_CTRL_DOZEEN(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_DOZEEN_SHIFT)) & LPUART_CTRL_DOZEEN_MASK)
mbed_official 121:7f86b4238bec 4752 #define LPUART_CTRL_LOOPS_MASK (0x80U)
mbed_official 121:7f86b4238bec 4753 #define LPUART_CTRL_LOOPS_SHIFT (7U)
mbed_official 121:7f86b4238bec 4754 #define LPUART_CTRL_LOOPS(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_LOOPS_SHIFT)) & LPUART_CTRL_LOOPS_MASK)
mbed_official 121:7f86b4238bec 4755 #define LPUART_CTRL_IDLECFG_MASK (0x700U)
mbed_official 121:7f86b4238bec 4756 #define LPUART_CTRL_IDLECFG_SHIFT (8U)
mbed_official 121:7f86b4238bec 4757 #define LPUART_CTRL_IDLECFG(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_IDLECFG_SHIFT)) & LPUART_CTRL_IDLECFG_MASK)
mbed_official 121:7f86b4238bec 4758 #define LPUART_CTRL_MA2IE_MASK (0x4000U)
mbed_official 121:7f86b4238bec 4759 #define LPUART_CTRL_MA2IE_SHIFT (14U)
mbed_official 121:7f86b4238bec 4760 #define LPUART_CTRL_MA2IE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_MA2IE_SHIFT)) & LPUART_CTRL_MA2IE_MASK)
mbed_official 121:7f86b4238bec 4761 #define LPUART_CTRL_MA1IE_MASK (0x8000U)
mbed_official 121:7f86b4238bec 4762 #define LPUART_CTRL_MA1IE_SHIFT (15U)
mbed_official 121:7f86b4238bec 4763 #define LPUART_CTRL_MA1IE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_MA1IE_SHIFT)) & LPUART_CTRL_MA1IE_MASK)
mbed_official 121:7f86b4238bec 4764 #define LPUART_CTRL_SBK_MASK (0x10000U)
mbed_official 121:7f86b4238bec 4765 #define LPUART_CTRL_SBK_SHIFT (16U)
mbed_official 121:7f86b4238bec 4766 #define LPUART_CTRL_SBK(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_SBK_SHIFT)) & LPUART_CTRL_SBK_MASK)
mbed_official 121:7f86b4238bec 4767 #define LPUART_CTRL_RWU_MASK (0x20000U)
mbed_official 121:7f86b4238bec 4768 #define LPUART_CTRL_RWU_SHIFT (17U)
mbed_official 121:7f86b4238bec 4769 #define LPUART_CTRL_RWU(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_RWU_SHIFT)) & LPUART_CTRL_RWU_MASK)
mbed_official 121:7f86b4238bec 4770 #define LPUART_CTRL_RE_MASK (0x40000U)
mbed_official 121:7f86b4238bec 4771 #define LPUART_CTRL_RE_SHIFT (18U)
mbed_official 121:7f86b4238bec 4772 #define LPUART_CTRL_RE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_RE_SHIFT)) & LPUART_CTRL_RE_MASK)
mbed_official 121:7f86b4238bec 4773 #define LPUART_CTRL_TE_MASK (0x80000U)
mbed_official 121:7f86b4238bec 4774 #define LPUART_CTRL_TE_SHIFT (19U)
mbed_official 121:7f86b4238bec 4775 #define LPUART_CTRL_TE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_TE_SHIFT)) & LPUART_CTRL_TE_MASK)
mbed_official 121:7f86b4238bec 4776 #define LPUART_CTRL_ILIE_MASK (0x100000U)
mbed_official 121:7f86b4238bec 4777 #define LPUART_CTRL_ILIE_SHIFT (20U)
mbed_official 121:7f86b4238bec 4778 #define LPUART_CTRL_ILIE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_ILIE_SHIFT)) & LPUART_CTRL_ILIE_MASK)
mbed_official 121:7f86b4238bec 4779 #define LPUART_CTRL_RIE_MASK (0x200000U)
mbed_official 121:7f86b4238bec 4780 #define LPUART_CTRL_RIE_SHIFT (21U)
mbed_official 121:7f86b4238bec 4781 #define LPUART_CTRL_RIE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_RIE_SHIFT)) & LPUART_CTRL_RIE_MASK)
mbed_official 121:7f86b4238bec 4782 #define LPUART_CTRL_TCIE_MASK (0x400000U)
mbed_official 121:7f86b4238bec 4783 #define LPUART_CTRL_TCIE_SHIFT (22U)
mbed_official 121:7f86b4238bec 4784 #define LPUART_CTRL_TCIE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_TCIE_SHIFT)) & LPUART_CTRL_TCIE_MASK)
mbed_official 121:7f86b4238bec 4785 #define LPUART_CTRL_TIE_MASK (0x800000U)
mbed_official 121:7f86b4238bec 4786 #define LPUART_CTRL_TIE_SHIFT (23U)
mbed_official 121:7f86b4238bec 4787 #define LPUART_CTRL_TIE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_TIE_SHIFT)) & LPUART_CTRL_TIE_MASK)
mbed_official 121:7f86b4238bec 4788 #define LPUART_CTRL_PEIE_MASK (0x1000000U)
mbed_official 121:7f86b4238bec 4789 #define LPUART_CTRL_PEIE_SHIFT (24U)
mbed_official 121:7f86b4238bec 4790 #define LPUART_CTRL_PEIE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_PEIE_SHIFT)) & LPUART_CTRL_PEIE_MASK)
mbed_official 121:7f86b4238bec 4791 #define LPUART_CTRL_FEIE_MASK (0x2000000U)
mbed_official 121:7f86b4238bec 4792 #define LPUART_CTRL_FEIE_SHIFT (25U)
mbed_official 121:7f86b4238bec 4793 #define LPUART_CTRL_FEIE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_FEIE_SHIFT)) & LPUART_CTRL_FEIE_MASK)
mbed_official 121:7f86b4238bec 4794 #define LPUART_CTRL_NEIE_MASK (0x4000000U)
mbed_official 121:7f86b4238bec 4795 #define LPUART_CTRL_NEIE_SHIFT (26U)
mbed_official 121:7f86b4238bec 4796 #define LPUART_CTRL_NEIE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_NEIE_SHIFT)) & LPUART_CTRL_NEIE_MASK)
mbed_official 121:7f86b4238bec 4797 #define LPUART_CTRL_ORIE_MASK (0x8000000U)
mbed_official 121:7f86b4238bec 4798 #define LPUART_CTRL_ORIE_SHIFT (27U)
mbed_official 121:7f86b4238bec 4799 #define LPUART_CTRL_ORIE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_ORIE_SHIFT)) & LPUART_CTRL_ORIE_MASK)
mbed_official 121:7f86b4238bec 4800 #define LPUART_CTRL_TXINV_MASK (0x10000000U)
mbed_official 121:7f86b4238bec 4801 #define LPUART_CTRL_TXINV_SHIFT (28U)
mbed_official 121:7f86b4238bec 4802 #define LPUART_CTRL_TXINV(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_TXINV_SHIFT)) & LPUART_CTRL_TXINV_MASK)
mbed_official 121:7f86b4238bec 4803 #define LPUART_CTRL_TXDIR_MASK (0x20000000U)
mbed_official 121:7f86b4238bec 4804 #define LPUART_CTRL_TXDIR_SHIFT (29U)
mbed_official 121:7f86b4238bec 4805 #define LPUART_CTRL_TXDIR(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_TXDIR_SHIFT)) & LPUART_CTRL_TXDIR_MASK)
mbed_official 121:7f86b4238bec 4806 #define LPUART_CTRL_R9T8_MASK (0x40000000U)
mbed_official 121:7f86b4238bec 4807 #define LPUART_CTRL_R9T8_SHIFT (30U)
mbed_official 121:7f86b4238bec 4808 #define LPUART_CTRL_R9T8(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_R9T8_SHIFT)) & LPUART_CTRL_R9T8_MASK)
mbed_official 121:7f86b4238bec 4809 #define LPUART_CTRL_R8T9_MASK (0x80000000U)
mbed_official 121:7f86b4238bec 4810 #define LPUART_CTRL_R8T9_SHIFT (31U)
mbed_official 121:7f86b4238bec 4811 #define LPUART_CTRL_R8T9(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_R8T9_SHIFT)) & LPUART_CTRL_R8T9_MASK)
mbed_official 121:7f86b4238bec 4812
mbed_official 121:7f86b4238bec 4813 /*! @name DATA - LPUART Data Register */
mbed_official 121:7f86b4238bec 4814 #define LPUART_DATA_R0T0_MASK (0x1U)
mbed_official 121:7f86b4238bec 4815 #define LPUART_DATA_R0T0_SHIFT (0U)
mbed_official 121:7f86b4238bec 4816 #define LPUART_DATA_R0T0(x) (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_R0T0_SHIFT)) & LPUART_DATA_R0T0_MASK)
mbed_official 121:7f86b4238bec 4817 #define LPUART_DATA_R1T1_MASK (0x2U)
mbed_official 121:7f86b4238bec 4818 #define LPUART_DATA_R1T1_SHIFT (1U)
mbed_official 121:7f86b4238bec 4819 #define LPUART_DATA_R1T1(x) (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_R1T1_SHIFT)) & LPUART_DATA_R1T1_MASK)
mbed_official 121:7f86b4238bec 4820 #define LPUART_DATA_R2T2_MASK (0x4U)
mbed_official 121:7f86b4238bec 4821 #define LPUART_DATA_R2T2_SHIFT (2U)
mbed_official 121:7f86b4238bec 4822 #define LPUART_DATA_R2T2(x) (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_R2T2_SHIFT)) & LPUART_DATA_R2T2_MASK)
mbed_official 121:7f86b4238bec 4823 #define LPUART_DATA_R3T3_MASK (0x8U)
mbed_official 121:7f86b4238bec 4824 #define LPUART_DATA_R3T3_SHIFT (3U)
mbed_official 121:7f86b4238bec 4825 #define LPUART_DATA_R3T3(x) (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_R3T3_SHIFT)) & LPUART_DATA_R3T3_MASK)
mbed_official 121:7f86b4238bec 4826 #define LPUART_DATA_R4T4_MASK (0x10U)
mbed_official 121:7f86b4238bec 4827 #define LPUART_DATA_R4T4_SHIFT (4U)
mbed_official 121:7f86b4238bec 4828 #define LPUART_DATA_R4T4(x) (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_R4T4_SHIFT)) & LPUART_DATA_R4T4_MASK)
mbed_official 121:7f86b4238bec 4829 #define LPUART_DATA_R5T5_MASK (0x20U)
mbed_official 121:7f86b4238bec 4830 #define LPUART_DATA_R5T5_SHIFT (5U)
mbed_official 121:7f86b4238bec 4831 #define LPUART_DATA_R5T5(x) (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_R5T5_SHIFT)) & LPUART_DATA_R5T5_MASK)
mbed_official 121:7f86b4238bec 4832 #define LPUART_DATA_R6T6_MASK (0x40U)
mbed_official 121:7f86b4238bec 4833 #define LPUART_DATA_R6T6_SHIFT (6U)
mbed_official 121:7f86b4238bec 4834 #define LPUART_DATA_R6T6(x) (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_R6T6_SHIFT)) & LPUART_DATA_R6T6_MASK)
mbed_official 121:7f86b4238bec 4835 #define LPUART_DATA_R7T7_MASK (0x80U)
mbed_official 121:7f86b4238bec 4836 #define LPUART_DATA_R7T7_SHIFT (7U)
mbed_official 121:7f86b4238bec 4837 #define LPUART_DATA_R7T7(x) (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_R7T7_SHIFT)) & LPUART_DATA_R7T7_MASK)
mbed_official 121:7f86b4238bec 4838 #define LPUART_DATA_R8T8_MASK (0x100U)
mbed_official 121:7f86b4238bec 4839 #define LPUART_DATA_R8T8_SHIFT (8U)
mbed_official 121:7f86b4238bec 4840 #define LPUART_DATA_R8T8(x) (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_R8T8_SHIFT)) & LPUART_DATA_R8T8_MASK)
mbed_official 121:7f86b4238bec 4841 #define LPUART_DATA_R9T9_MASK (0x200U)
mbed_official 121:7f86b4238bec 4842 #define LPUART_DATA_R9T9_SHIFT (9U)
mbed_official 121:7f86b4238bec 4843 #define LPUART_DATA_R9T9(x) (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_R9T9_SHIFT)) & LPUART_DATA_R9T9_MASK)
mbed_official 121:7f86b4238bec 4844 #define LPUART_DATA_IDLINE_MASK (0x800U)
mbed_official 121:7f86b4238bec 4845 #define LPUART_DATA_IDLINE_SHIFT (11U)
mbed_official 121:7f86b4238bec 4846 #define LPUART_DATA_IDLINE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_IDLINE_SHIFT)) & LPUART_DATA_IDLINE_MASK)
mbed_official 121:7f86b4238bec 4847 #define LPUART_DATA_RXEMPT_MASK (0x1000U)
mbed_official 121:7f86b4238bec 4848 #define LPUART_DATA_RXEMPT_SHIFT (12U)
mbed_official 121:7f86b4238bec 4849 #define LPUART_DATA_RXEMPT(x) (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_RXEMPT_SHIFT)) & LPUART_DATA_RXEMPT_MASK)
mbed_official 121:7f86b4238bec 4850 #define LPUART_DATA_FRETSC_MASK (0x2000U)
mbed_official 121:7f86b4238bec 4851 #define LPUART_DATA_FRETSC_SHIFT (13U)
mbed_official 121:7f86b4238bec 4852 #define LPUART_DATA_FRETSC(x) (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_FRETSC_SHIFT)) & LPUART_DATA_FRETSC_MASK)
mbed_official 121:7f86b4238bec 4853 #define LPUART_DATA_PARITYE_MASK (0x4000U)
mbed_official 121:7f86b4238bec 4854 #define LPUART_DATA_PARITYE_SHIFT (14U)
mbed_official 121:7f86b4238bec 4855 #define LPUART_DATA_PARITYE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_PARITYE_SHIFT)) & LPUART_DATA_PARITYE_MASK)
mbed_official 121:7f86b4238bec 4856 #define LPUART_DATA_NOISY_MASK (0x8000U)
mbed_official 121:7f86b4238bec 4857 #define LPUART_DATA_NOISY_SHIFT (15U)
mbed_official 121:7f86b4238bec 4858 #define LPUART_DATA_NOISY(x) (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_NOISY_SHIFT)) & LPUART_DATA_NOISY_MASK)
mbed_official 121:7f86b4238bec 4859
mbed_official 121:7f86b4238bec 4860 /*! @name MATCH - LPUART Match Address Register */
mbed_official 121:7f86b4238bec 4861 #define LPUART_MATCH_MA1_MASK (0x3FFU)
mbed_official 121:7f86b4238bec 4862 #define LPUART_MATCH_MA1_SHIFT (0U)
mbed_official 121:7f86b4238bec 4863 #define LPUART_MATCH_MA1(x) (((uint32_t)(((uint32_t)(x)) << LPUART_MATCH_MA1_SHIFT)) & LPUART_MATCH_MA1_MASK)
mbed_official 121:7f86b4238bec 4864 #define LPUART_MATCH_MA2_MASK (0x3FF0000U)
mbed_official 121:7f86b4238bec 4865 #define LPUART_MATCH_MA2_SHIFT (16U)
mbed_official 121:7f86b4238bec 4866 #define LPUART_MATCH_MA2(x) (((uint32_t)(((uint32_t)(x)) << LPUART_MATCH_MA2_SHIFT)) & LPUART_MATCH_MA2_MASK)
mbed_official 121:7f86b4238bec 4867
mbed_official 121:7f86b4238bec 4868 /*! @name MODIR - LPUART Modem IrDA Register */
mbed_official 121:7f86b4238bec 4869 #define LPUART_MODIR_TXCTSE_MASK (0x1U)
mbed_official 121:7f86b4238bec 4870 #define LPUART_MODIR_TXCTSE_SHIFT (0U)
mbed_official 121:7f86b4238bec 4871 #define LPUART_MODIR_TXCTSE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_MODIR_TXCTSE_SHIFT)) & LPUART_MODIR_TXCTSE_MASK)
mbed_official 121:7f86b4238bec 4872 #define LPUART_MODIR_TXRTSE_MASK (0x2U)
mbed_official 121:7f86b4238bec 4873 #define LPUART_MODIR_TXRTSE_SHIFT (1U)
mbed_official 121:7f86b4238bec 4874 #define LPUART_MODIR_TXRTSE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_MODIR_TXRTSE_SHIFT)) & LPUART_MODIR_TXRTSE_MASK)
mbed_official 121:7f86b4238bec 4875 #define LPUART_MODIR_TXRTSPOL_MASK (0x4U)
mbed_official 121:7f86b4238bec 4876 #define LPUART_MODIR_TXRTSPOL_SHIFT (2U)
mbed_official 121:7f86b4238bec 4877 #define LPUART_MODIR_TXRTSPOL(x) (((uint32_t)(((uint32_t)(x)) << LPUART_MODIR_TXRTSPOL_SHIFT)) & LPUART_MODIR_TXRTSPOL_MASK)
mbed_official 121:7f86b4238bec 4878 #define LPUART_MODIR_RXRTSE_MASK (0x8U)
mbed_official 121:7f86b4238bec 4879 #define LPUART_MODIR_RXRTSE_SHIFT (3U)
mbed_official 121:7f86b4238bec 4880 #define LPUART_MODIR_RXRTSE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_MODIR_RXRTSE_SHIFT)) & LPUART_MODIR_RXRTSE_MASK)
mbed_official 121:7f86b4238bec 4881 #define LPUART_MODIR_TXCTSC_MASK (0x10U)
mbed_official 121:7f86b4238bec 4882 #define LPUART_MODIR_TXCTSC_SHIFT (4U)
mbed_official 121:7f86b4238bec 4883 #define LPUART_MODIR_TXCTSC(x) (((uint32_t)(((uint32_t)(x)) << LPUART_MODIR_TXCTSC_SHIFT)) & LPUART_MODIR_TXCTSC_MASK)
mbed_official 121:7f86b4238bec 4884 #define LPUART_MODIR_TXCTSSRC_MASK (0x20U)
mbed_official 121:7f86b4238bec 4885 #define LPUART_MODIR_TXCTSSRC_SHIFT (5U)
mbed_official 121:7f86b4238bec 4886 #define LPUART_MODIR_TXCTSSRC(x) (((uint32_t)(((uint32_t)(x)) << LPUART_MODIR_TXCTSSRC_SHIFT)) & LPUART_MODIR_TXCTSSRC_MASK)
mbed_official 121:7f86b4238bec 4887 #define LPUART_MODIR_TNP_MASK (0x30000U)
mbed_official 121:7f86b4238bec 4888 #define LPUART_MODIR_TNP_SHIFT (16U)
mbed_official 121:7f86b4238bec 4889 #define LPUART_MODIR_TNP(x) (((uint32_t)(((uint32_t)(x)) << LPUART_MODIR_TNP_SHIFT)) & LPUART_MODIR_TNP_MASK)
mbed_official 121:7f86b4238bec 4890 #define LPUART_MODIR_IREN_MASK (0x40000U)
mbed_official 121:7f86b4238bec 4891 #define LPUART_MODIR_IREN_SHIFT (18U)
mbed_official 121:7f86b4238bec 4892 #define LPUART_MODIR_IREN(x) (((uint32_t)(((uint32_t)(x)) << LPUART_MODIR_IREN_SHIFT)) & LPUART_MODIR_IREN_MASK)
mbed_official 121:7f86b4238bec 4893
bogdanm 0:9b334a45a8ff 4894
bogdanm 0:9b334a45a8ff 4895 /*!
bogdanm 0:9b334a45a8ff 4896 * @}
bogdanm 0:9b334a45a8ff 4897 */ /* end of group LPUART_Register_Masks */
bogdanm 0:9b334a45a8ff 4898
bogdanm 0:9b334a45a8ff 4899
bogdanm 0:9b334a45a8ff 4900 /* LPUART - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 4901 /** Peripheral LPUART0 base address */
bogdanm 0:9b334a45a8ff 4902 #define LPUART0_BASE (0x4002A000u)
bogdanm 0:9b334a45a8ff 4903 /** Peripheral LPUART0 base pointer */
bogdanm 0:9b334a45a8ff 4904 #define LPUART0 ((LPUART_Type *)LPUART0_BASE)
bogdanm 0:9b334a45a8ff 4905 /** Array initializer of LPUART peripheral base addresses */
bogdanm 0:9b334a45a8ff 4906 #define LPUART_BASE_ADDRS { LPUART0_BASE }
bogdanm 0:9b334a45a8ff 4907 /** Array initializer of LPUART peripheral base pointers */
bogdanm 0:9b334a45a8ff 4908 #define LPUART_BASE_PTRS { LPUART0 }
bogdanm 0:9b334a45a8ff 4909 /** Interrupt vectors for the LPUART peripheral type */
bogdanm 0:9b334a45a8ff 4910 #define LPUART_RX_TX_IRQS { LPUART0_IRQn }
bogdanm 0:9b334a45a8ff 4911 #define LPUART_ERR_IRQS { LPUART0_IRQn }
bogdanm 0:9b334a45a8ff 4912
bogdanm 0:9b334a45a8ff 4913 /*!
bogdanm 0:9b334a45a8ff 4914 * @}
bogdanm 0:9b334a45a8ff 4915 */ /* end of group LPUART_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 4916
bogdanm 0:9b334a45a8ff 4917
bogdanm 0:9b334a45a8ff 4918 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 4919 -- MCG Peripheral Access Layer
bogdanm 0:9b334a45a8ff 4920 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 4921
bogdanm 0:9b334a45a8ff 4922 /*!
bogdanm 0:9b334a45a8ff 4923 * @addtogroup MCG_Peripheral_Access_Layer MCG Peripheral Access Layer
bogdanm 0:9b334a45a8ff 4924 * @{
bogdanm 0:9b334a45a8ff 4925 */
bogdanm 0:9b334a45a8ff 4926
bogdanm 0:9b334a45a8ff 4927 /** MCG - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 4928 typedef struct {
bogdanm 0:9b334a45a8ff 4929 __IO uint8_t C1; /**< MCG Control 1 Register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 4930 __IO uint8_t C2; /**< MCG Control 2 Register, offset: 0x1 */
bogdanm 0:9b334a45a8ff 4931 __IO uint8_t C3; /**< MCG Control 3 Register, offset: 0x2 */
bogdanm 0:9b334a45a8ff 4932 __IO uint8_t C4; /**< MCG Control 4 Register, offset: 0x3 */
bogdanm 0:9b334a45a8ff 4933 __IO uint8_t C5; /**< MCG Control 5 Register, offset: 0x4 */
bogdanm 0:9b334a45a8ff 4934 __IO uint8_t C6; /**< MCG Control 6 Register, offset: 0x5 */
bogdanm 0:9b334a45a8ff 4935 __IO uint8_t S; /**< MCG Status Register, offset: 0x6 */
bogdanm 0:9b334a45a8ff 4936 uint8_t RESERVED_0[1];
bogdanm 0:9b334a45a8ff 4937 __IO uint8_t SC; /**< MCG Status and Control Register, offset: 0x8 */
bogdanm 0:9b334a45a8ff 4938 uint8_t RESERVED_1[1];
bogdanm 0:9b334a45a8ff 4939 __IO uint8_t ATCVH; /**< MCG Auto Trim Compare Value High Register, offset: 0xA */
bogdanm 0:9b334a45a8ff 4940 __IO uint8_t ATCVL; /**< MCG Auto Trim Compare Value Low Register, offset: 0xB */
bogdanm 0:9b334a45a8ff 4941 __IO uint8_t C7; /**< MCG Control 7 Register, offset: 0xC */
bogdanm 0:9b334a45a8ff 4942 __IO uint8_t C8; /**< MCG Control 8 Register, offset: 0xD */
mbed_official 121:7f86b4238bec 4943 } MCG_Type;
bogdanm 0:9b334a45a8ff 4944
bogdanm 0:9b334a45a8ff 4945 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 4946 -- MCG Register Masks
bogdanm 0:9b334a45a8ff 4947 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 4948
bogdanm 0:9b334a45a8ff 4949 /*!
bogdanm 0:9b334a45a8ff 4950 * @addtogroup MCG_Register_Masks MCG Register Masks
bogdanm 0:9b334a45a8ff 4951 * @{
bogdanm 0:9b334a45a8ff 4952 */
bogdanm 0:9b334a45a8ff 4953
mbed_official 121:7f86b4238bec 4954 /*! @name C1 - MCG Control 1 Register */
mbed_official 121:7f86b4238bec 4955 #define MCG_C1_IREFSTEN_MASK (0x1U)
mbed_official 121:7f86b4238bec 4956 #define MCG_C1_IREFSTEN_SHIFT (0U)
mbed_official 121:7f86b4238bec 4957 #define MCG_C1_IREFSTEN(x) (((uint8_t)(((uint8_t)(x)) << MCG_C1_IREFSTEN_SHIFT)) & MCG_C1_IREFSTEN_MASK)
mbed_official 121:7f86b4238bec 4958 #define MCG_C1_IRCLKEN_MASK (0x2U)
mbed_official 121:7f86b4238bec 4959 #define MCG_C1_IRCLKEN_SHIFT (1U)
mbed_official 121:7f86b4238bec 4960 #define MCG_C1_IRCLKEN(x) (((uint8_t)(((uint8_t)(x)) << MCG_C1_IRCLKEN_SHIFT)) & MCG_C1_IRCLKEN_MASK)
mbed_official 121:7f86b4238bec 4961 #define MCG_C1_IREFS_MASK (0x4U)
mbed_official 121:7f86b4238bec 4962 #define MCG_C1_IREFS_SHIFT (2U)
mbed_official 121:7f86b4238bec 4963 #define MCG_C1_IREFS(x) (((uint8_t)(((uint8_t)(x)) << MCG_C1_IREFS_SHIFT)) & MCG_C1_IREFS_MASK)
mbed_official 121:7f86b4238bec 4964 #define MCG_C1_FRDIV_MASK (0x38U)
mbed_official 121:7f86b4238bec 4965 #define MCG_C1_FRDIV_SHIFT (3U)
mbed_official 121:7f86b4238bec 4966 #define MCG_C1_FRDIV(x) (((uint8_t)(((uint8_t)(x)) << MCG_C1_FRDIV_SHIFT)) & MCG_C1_FRDIV_MASK)
mbed_official 121:7f86b4238bec 4967 #define MCG_C1_CLKS_MASK (0xC0U)
mbed_official 121:7f86b4238bec 4968 #define MCG_C1_CLKS_SHIFT (6U)
mbed_official 121:7f86b4238bec 4969 #define MCG_C1_CLKS(x) (((uint8_t)(((uint8_t)(x)) << MCG_C1_CLKS_SHIFT)) & MCG_C1_CLKS_MASK)
mbed_official 121:7f86b4238bec 4970
mbed_official 121:7f86b4238bec 4971 /*! @name C2 - MCG Control 2 Register */
mbed_official 121:7f86b4238bec 4972 #define MCG_C2_IRCS_MASK (0x1U)
mbed_official 121:7f86b4238bec 4973 #define MCG_C2_IRCS_SHIFT (0U)
mbed_official 121:7f86b4238bec 4974 #define MCG_C2_IRCS(x) (((uint8_t)(((uint8_t)(x)) << MCG_C2_IRCS_SHIFT)) & MCG_C2_IRCS_MASK)
mbed_official 121:7f86b4238bec 4975 #define MCG_C2_LP_MASK (0x2U)
mbed_official 121:7f86b4238bec 4976 #define MCG_C2_LP_SHIFT (1U)
mbed_official 121:7f86b4238bec 4977 #define MCG_C2_LP(x) (((uint8_t)(((uint8_t)(x)) << MCG_C2_LP_SHIFT)) & MCG_C2_LP_MASK)
mbed_official 121:7f86b4238bec 4978 #define MCG_C2_EREFS_MASK (0x4U)
mbed_official 121:7f86b4238bec 4979 #define MCG_C2_EREFS_SHIFT (2U)
mbed_official 121:7f86b4238bec 4980 #define MCG_C2_EREFS(x) (((uint8_t)(((uint8_t)(x)) << MCG_C2_EREFS_SHIFT)) & MCG_C2_EREFS_MASK)
mbed_official 121:7f86b4238bec 4981 #define MCG_C2_HGO_MASK (0x8U)
mbed_official 121:7f86b4238bec 4982 #define MCG_C2_HGO_SHIFT (3U)
mbed_official 121:7f86b4238bec 4983 #define MCG_C2_HGO(x) (((uint8_t)(((uint8_t)(x)) << MCG_C2_HGO_SHIFT)) & MCG_C2_HGO_MASK)
mbed_official 121:7f86b4238bec 4984 #define MCG_C2_RANGE_MASK (0x30U)
mbed_official 121:7f86b4238bec 4985 #define MCG_C2_RANGE_SHIFT (4U)
mbed_official 121:7f86b4238bec 4986 #define MCG_C2_RANGE(x) (((uint8_t)(((uint8_t)(x)) << MCG_C2_RANGE_SHIFT)) & MCG_C2_RANGE_MASK)
mbed_official 121:7f86b4238bec 4987 #define MCG_C2_FCFTRIM_MASK (0x40U)
mbed_official 121:7f86b4238bec 4988 #define MCG_C2_FCFTRIM_SHIFT (6U)
mbed_official 121:7f86b4238bec 4989 #define MCG_C2_FCFTRIM(x) (((uint8_t)(((uint8_t)(x)) << MCG_C2_FCFTRIM_SHIFT)) & MCG_C2_FCFTRIM_MASK)
mbed_official 121:7f86b4238bec 4990 #define MCG_C2_LOCRE0_MASK (0x80U)
mbed_official 121:7f86b4238bec 4991 #define MCG_C2_LOCRE0_SHIFT (7U)
mbed_official 121:7f86b4238bec 4992 #define MCG_C2_LOCRE0(x) (((uint8_t)(((uint8_t)(x)) << MCG_C2_LOCRE0_SHIFT)) & MCG_C2_LOCRE0_MASK)
mbed_official 121:7f86b4238bec 4993
mbed_official 121:7f86b4238bec 4994 /*! @name C3 - MCG Control 3 Register */
mbed_official 121:7f86b4238bec 4995 #define MCG_C3_SCTRIM_MASK (0xFFU)
mbed_official 121:7f86b4238bec 4996 #define MCG_C3_SCTRIM_SHIFT (0U)
mbed_official 121:7f86b4238bec 4997 #define MCG_C3_SCTRIM(x) (((uint8_t)(((uint8_t)(x)) << MCG_C3_SCTRIM_SHIFT)) & MCG_C3_SCTRIM_MASK)
mbed_official 121:7f86b4238bec 4998
mbed_official 121:7f86b4238bec 4999 /*! @name C4 - MCG Control 4 Register */
mbed_official 121:7f86b4238bec 5000 #define MCG_C4_SCFTRIM_MASK (0x1U)
mbed_official 121:7f86b4238bec 5001 #define MCG_C4_SCFTRIM_SHIFT (0U)
mbed_official 121:7f86b4238bec 5002 #define MCG_C4_SCFTRIM(x) (((uint8_t)(((uint8_t)(x)) << MCG_C4_SCFTRIM_SHIFT)) & MCG_C4_SCFTRIM_MASK)
mbed_official 121:7f86b4238bec 5003 #define MCG_C4_FCTRIM_MASK (0x1EU)
mbed_official 121:7f86b4238bec 5004 #define MCG_C4_FCTRIM_SHIFT (1U)
mbed_official 121:7f86b4238bec 5005 #define MCG_C4_FCTRIM(x) (((uint8_t)(((uint8_t)(x)) << MCG_C4_FCTRIM_SHIFT)) & MCG_C4_FCTRIM_MASK)
mbed_official 121:7f86b4238bec 5006 #define MCG_C4_DRST_DRS_MASK (0x60U)
mbed_official 121:7f86b4238bec 5007 #define MCG_C4_DRST_DRS_SHIFT (5U)
mbed_official 121:7f86b4238bec 5008 #define MCG_C4_DRST_DRS(x) (((uint8_t)(((uint8_t)(x)) << MCG_C4_DRST_DRS_SHIFT)) & MCG_C4_DRST_DRS_MASK)
mbed_official 121:7f86b4238bec 5009 #define MCG_C4_DMX32_MASK (0x80U)
mbed_official 121:7f86b4238bec 5010 #define MCG_C4_DMX32_SHIFT (7U)
mbed_official 121:7f86b4238bec 5011 #define MCG_C4_DMX32(x) (((uint8_t)(((uint8_t)(x)) << MCG_C4_DMX32_SHIFT)) & MCG_C4_DMX32_MASK)
mbed_official 121:7f86b4238bec 5012
mbed_official 121:7f86b4238bec 5013 /*! @name C5 - MCG Control 5 Register */
mbed_official 121:7f86b4238bec 5014 #define MCG_C5_PRDIV0_MASK (0x1FU)
mbed_official 121:7f86b4238bec 5015 #define MCG_C5_PRDIV0_SHIFT (0U)
mbed_official 121:7f86b4238bec 5016 #define MCG_C5_PRDIV0(x) (((uint8_t)(((uint8_t)(x)) << MCG_C5_PRDIV0_SHIFT)) & MCG_C5_PRDIV0_MASK)
mbed_official 121:7f86b4238bec 5017 #define MCG_C5_PLLSTEN0_MASK (0x20U)
mbed_official 121:7f86b4238bec 5018 #define MCG_C5_PLLSTEN0_SHIFT (5U)
mbed_official 121:7f86b4238bec 5019 #define MCG_C5_PLLSTEN0(x) (((uint8_t)(((uint8_t)(x)) << MCG_C5_PLLSTEN0_SHIFT)) & MCG_C5_PLLSTEN0_MASK)
mbed_official 121:7f86b4238bec 5020 #define MCG_C5_PLLCLKEN0_MASK (0x40U)
mbed_official 121:7f86b4238bec 5021 #define MCG_C5_PLLCLKEN0_SHIFT (6U)
mbed_official 121:7f86b4238bec 5022 #define MCG_C5_PLLCLKEN0(x) (((uint8_t)(((uint8_t)(x)) << MCG_C5_PLLCLKEN0_SHIFT)) & MCG_C5_PLLCLKEN0_MASK)
mbed_official 121:7f86b4238bec 5023
mbed_official 121:7f86b4238bec 5024 /*! @name C6 - MCG Control 6 Register */
mbed_official 121:7f86b4238bec 5025 #define MCG_C6_VDIV0_MASK (0x1FU)
mbed_official 121:7f86b4238bec 5026 #define MCG_C6_VDIV0_SHIFT (0U)
mbed_official 121:7f86b4238bec 5027 #define MCG_C6_VDIV0(x) (((uint8_t)(((uint8_t)(x)) << MCG_C6_VDIV0_SHIFT)) & MCG_C6_VDIV0_MASK)
mbed_official 121:7f86b4238bec 5028 #define MCG_C6_CME0_MASK (0x20U)
mbed_official 121:7f86b4238bec 5029 #define MCG_C6_CME0_SHIFT (5U)
mbed_official 121:7f86b4238bec 5030 #define MCG_C6_CME0(x) (((uint8_t)(((uint8_t)(x)) << MCG_C6_CME0_SHIFT)) & MCG_C6_CME0_MASK)
mbed_official 121:7f86b4238bec 5031 #define MCG_C6_PLLS_MASK (0x40U)
mbed_official 121:7f86b4238bec 5032 #define MCG_C6_PLLS_SHIFT (6U)
mbed_official 121:7f86b4238bec 5033 #define MCG_C6_PLLS(x) (((uint8_t)(((uint8_t)(x)) << MCG_C6_PLLS_SHIFT)) & MCG_C6_PLLS_MASK)
mbed_official 121:7f86b4238bec 5034 #define MCG_C6_LOLIE0_MASK (0x80U)
mbed_official 121:7f86b4238bec 5035 #define MCG_C6_LOLIE0_SHIFT (7U)
mbed_official 121:7f86b4238bec 5036 #define MCG_C6_LOLIE0(x) (((uint8_t)(((uint8_t)(x)) << MCG_C6_LOLIE0_SHIFT)) & MCG_C6_LOLIE0_MASK)
mbed_official 121:7f86b4238bec 5037
mbed_official 121:7f86b4238bec 5038 /*! @name S - MCG Status Register */
mbed_official 121:7f86b4238bec 5039 #define MCG_S_IRCST_MASK (0x1U)
mbed_official 121:7f86b4238bec 5040 #define MCG_S_IRCST_SHIFT (0U)
mbed_official 121:7f86b4238bec 5041 #define MCG_S_IRCST(x) (((uint8_t)(((uint8_t)(x)) << MCG_S_IRCST_SHIFT)) & MCG_S_IRCST_MASK)
mbed_official 121:7f86b4238bec 5042 #define MCG_S_OSCINIT0_MASK (0x2U)
mbed_official 121:7f86b4238bec 5043 #define MCG_S_OSCINIT0_SHIFT (1U)
mbed_official 121:7f86b4238bec 5044 #define MCG_S_OSCINIT0(x) (((uint8_t)(((uint8_t)(x)) << MCG_S_OSCINIT0_SHIFT)) & MCG_S_OSCINIT0_MASK)
mbed_official 121:7f86b4238bec 5045 #define MCG_S_CLKST_MASK (0xCU)
mbed_official 121:7f86b4238bec 5046 #define MCG_S_CLKST_SHIFT (2U)
mbed_official 121:7f86b4238bec 5047 #define MCG_S_CLKST(x) (((uint8_t)(((uint8_t)(x)) << MCG_S_CLKST_SHIFT)) & MCG_S_CLKST_MASK)
mbed_official 121:7f86b4238bec 5048 #define MCG_S_IREFST_MASK (0x10U)
mbed_official 121:7f86b4238bec 5049 #define MCG_S_IREFST_SHIFT (4U)
mbed_official 121:7f86b4238bec 5050 #define MCG_S_IREFST(x) (((uint8_t)(((uint8_t)(x)) << MCG_S_IREFST_SHIFT)) & MCG_S_IREFST_MASK)
mbed_official 121:7f86b4238bec 5051 #define MCG_S_PLLST_MASK (0x20U)
mbed_official 121:7f86b4238bec 5052 #define MCG_S_PLLST_SHIFT (5U)
mbed_official 121:7f86b4238bec 5053 #define MCG_S_PLLST(x) (((uint8_t)(((uint8_t)(x)) << MCG_S_PLLST_SHIFT)) & MCG_S_PLLST_MASK)
mbed_official 121:7f86b4238bec 5054 #define MCG_S_LOCK0_MASK (0x40U)
mbed_official 121:7f86b4238bec 5055 #define MCG_S_LOCK0_SHIFT (6U)
mbed_official 121:7f86b4238bec 5056 #define MCG_S_LOCK0(x) (((uint8_t)(((uint8_t)(x)) << MCG_S_LOCK0_SHIFT)) & MCG_S_LOCK0_MASK)
mbed_official 121:7f86b4238bec 5057 #define MCG_S_LOLS0_MASK (0x80U)
mbed_official 121:7f86b4238bec 5058 #define MCG_S_LOLS0_SHIFT (7U)
mbed_official 121:7f86b4238bec 5059 #define MCG_S_LOLS0(x) (((uint8_t)(((uint8_t)(x)) << MCG_S_LOLS0_SHIFT)) & MCG_S_LOLS0_MASK)
mbed_official 121:7f86b4238bec 5060
mbed_official 121:7f86b4238bec 5061 /*! @name SC - MCG Status and Control Register */
mbed_official 121:7f86b4238bec 5062 #define MCG_SC_LOCS0_MASK (0x1U)
mbed_official 121:7f86b4238bec 5063 #define MCG_SC_LOCS0_SHIFT (0U)
mbed_official 121:7f86b4238bec 5064 #define MCG_SC_LOCS0(x) (((uint8_t)(((uint8_t)(x)) << MCG_SC_LOCS0_SHIFT)) & MCG_SC_LOCS0_MASK)
mbed_official 121:7f86b4238bec 5065 #define MCG_SC_FCRDIV_MASK (0xEU)
mbed_official 121:7f86b4238bec 5066 #define MCG_SC_FCRDIV_SHIFT (1U)
mbed_official 121:7f86b4238bec 5067 #define MCG_SC_FCRDIV(x) (((uint8_t)(((uint8_t)(x)) << MCG_SC_FCRDIV_SHIFT)) & MCG_SC_FCRDIV_MASK)
mbed_official 121:7f86b4238bec 5068 #define MCG_SC_FLTPRSRV_MASK (0x10U)
mbed_official 121:7f86b4238bec 5069 #define MCG_SC_FLTPRSRV_SHIFT (4U)
mbed_official 121:7f86b4238bec 5070 #define MCG_SC_FLTPRSRV(x) (((uint8_t)(((uint8_t)(x)) << MCG_SC_FLTPRSRV_SHIFT)) & MCG_SC_FLTPRSRV_MASK)
mbed_official 121:7f86b4238bec 5071 #define MCG_SC_ATMF_MASK (0x20U)
mbed_official 121:7f86b4238bec 5072 #define MCG_SC_ATMF_SHIFT (5U)
mbed_official 121:7f86b4238bec 5073 #define MCG_SC_ATMF(x) (((uint8_t)(((uint8_t)(x)) << MCG_SC_ATMF_SHIFT)) & MCG_SC_ATMF_MASK)
mbed_official 121:7f86b4238bec 5074 #define MCG_SC_ATMS_MASK (0x40U)
mbed_official 121:7f86b4238bec 5075 #define MCG_SC_ATMS_SHIFT (6U)
mbed_official 121:7f86b4238bec 5076 #define MCG_SC_ATMS(x) (((uint8_t)(((uint8_t)(x)) << MCG_SC_ATMS_SHIFT)) & MCG_SC_ATMS_MASK)
mbed_official 121:7f86b4238bec 5077 #define MCG_SC_ATME_MASK (0x80U)
mbed_official 121:7f86b4238bec 5078 #define MCG_SC_ATME_SHIFT (7U)
mbed_official 121:7f86b4238bec 5079 #define MCG_SC_ATME(x) (((uint8_t)(((uint8_t)(x)) << MCG_SC_ATME_SHIFT)) & MCG_SC_ATME_MASK)
mbed_official 121:7f86b4238bec 5080
mbed_official 121:7f86b4238bec 5081 /*! @name ATCVH - MCG Auto Trim Compare Value High Register */
mbed_official 121:7f86b4238bec 5082 #define MCG_ATCVH_ATCVH_MASK (0xFFU)
mbed_official 121:7f86b4238bec 5083 #define MCG_ATCVH_ATCVH_SHIFT (0U)
mbed_official 121:7f86b4238bec 5084 #define MCG_ATCVH_ATCVH(x) (((uint8_t)(((uint8_t)(x)) << MCG_ATCVH_ATCVH_SHIFT)) & MCG_ATCVH_ATCVH_MASK)
mbed_official 121:7f86b4238bec 5085
mbed_official 121:7f86b4238bec 5086 /*! @name ATCVL - MCG Auto Trim Compare Value Low Register */
mbed_official 121:7f86b4238bec 5087 #define MCG_ATCVL_ATCVL_MASK (0xFFU)
mbed_official 121:7f86b4238bec 5088 #define MCG_ATCVL_ATCVL_SHIFT (0U)
mbed_official 121:7f86b4238bec 5089 #define MCG_ATCVL_ATCVL(x) (((uint8_t)(((uint8_t)(x)) << MCG_ATCVL_ATCVL_SHIFT)) & MCG_ATCVL_ATCVL_MASK)
mbed_official 121:7f86b4238bec 5090
mbed_official 121:7f86b4238bec 5091 /*! @name C7 - MCG Control 7 Register */
mbed_official 121:7f86b4238bec 5092 #define MCG_C7_OSCSEL_MASK (0x3U)
mbed_official 121:7f86b4238bec 5093 #define MCG_C7_OSCSEL_SHIFT (0U)
mbed_official 121:7f86b4238bec 5094 #define MCG_C7_OSCSEL(x) (((uint8_t)(((uint8_t)(x)) << MCG_C7_OSCSEL_SHIFT)) & MCG_C7_OSCSEL_MASK)
mbed_official 121:7f86b4238bec 5095
mbed_official 121:7f86b4238bec 5096 /*! @name C8 - MCG Control 8 Register */
mbed_official 121:7f86b4238bec 5097 #define MCG_C8_LOCS1_MASK (0x1U)
mbed_official 121:7f86b4238bec 5098 #define MCG_C8_LOCS1_SHIFT (0U)
mbed_official 121:7f86b4238bec 5099 #define MCG_C8_LOCS1(x) (((uint8_t)(((uint8_t)(x)) << MCG_C8_LOCS1_SHIFT)) & MCG_C8_LOCS1_MASK)
mbed_official 121:7f86b4238bec 5100 #define MCG_C8_CME1_MASK (0x20U)
mbed_official 121:7f86b4238bec 5101 #define MCG_C8_CME1_SHIFT (5U)
mbed_official 121:7f86b4238bec 5102 #define MCG_C8_CME1(x) (((uint8_t)(((uint8_t)(x)) << MCG_C8_CME1_SHIFT)) & MCG_C8_CME1_MASK)
mbed_official 121:7f86b4238bec 5103 #define MCG_C8_LOLRE_MASK (0x40U)
mbed_official 121:7f86b4238bec 5104 #define MCG_C8_LOLRE_SHIFT (6U)
mbed_official 121:7f86b4238bec 5105 #define MCG_C8_LOLRE(x) (((uint8_t)(((uint8_t)(x)) << MCG_C8_LOLRE_SHIFT)) & MCG_C8_LOLRE_MASK)
mbed_official 121:7f86b4238bec 5106 #define MCG_C8_LOCRE1_MASK (0x80U)
mbed_official 121:7f86b4238bec 5107 #define MCG_C8_LOCRE1_SHIFT (7U)
mbed_official 121:7f86b4238bec 5108 #define MCG_C8_LOCRE1(x) (((uint8_t)(((uint8_t)(x)) << MCG_C8_LOCRE1_SHIFT)) & MCG_C8_LOCRE1_MASK)
mbed_official 121:7f86b4238bec 5109
bogdanm 0:9b334a45a8ff 5110
bogdanm 0:9b334a45a8ff 5111 /*!
bogdanm 0:9b334a45a8ff 5112 * @}
bogdanm 0:9b334a45a8ff 5113 */ /* end of group MCG_Register_Masks */
bogdanm 0:9b334a45a8ff 5114
bogdanm 0:9b334a45a8ff 5115
bogdanm 0:9b334a45a8ff 5116 /* MCG - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 5117 /** Peripheral MCG base address */
bogdanm 0:9b334a45a8ff 5118 #define MCG_BASE (0x40064000u)
bogdanm 0:9b334a45a8ff 5119 /** Peripheral MCG base pointer */
bogdanm 0:9b334a45a8ff 5120 #define MCG ((MCG_Type *)MCG_BASE)
bogdanm 0:9b334a45a8ff 5121 /** Array initializer of MCG peripheral base addresses */
bogdanm 0:9b334a45a8ff 5122 #define MCG_BASE_ADDRS { MCG_BASE }
bogdanm 0:9b334a45a8ff 5123 /** Array initializer of MCG peripheral base pointers */
bogdanm 0:9b334a45a8ff 5124 #define MCG_BASE_PTRS { MCG }
bogdanm 0:9b334a45a8ff 5125
bogdanm 0:9b334a45a8ff 5126 /*!
bogdanm 0:9b334a45a8ff 5127 * @}
bogdanm 0:9b334a45a8ff 5128 */ /* end of group MCG_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 5129
bogdanm 0:9b334a45a8ff 5130
bogdanm 0:9b334a45a8ff 5131 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 5132 -- MCM Peripheral Access Layer
bogdanm 0:9b334a45a8ff 5133 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 5134
bogdanm 0:9b334a45a8ff 5135 /*!
bogdanm 0:9b334a45a8ff 5136 * @addtogroup MCM_Peripheral_Access_Layer MCM Peripheral Access Layer
bogdanm 0:9b334a45a8ff 5137 * @{
bogdanm 0:9b334a45a8ff 5138 */
bogdanm 0:9b334a45a8ff 5139
bogdanm 0:9b334a45a8ff 5140 /** MCM - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 5141 typedef struct {
bogdanm 0:9b334a45a8ff 5142 uint8_t RESERVED_0[8];
bogdanm 0:9b334a45a8ff 5143 __I uint16_t PLASC; /**< Crossbar Switch (AXBS) Slave Configuration, offset: 0x8 */
bogdanm 0:9b334a45a8ff 5144 __I uint16_t PLAMC; /**< Crossbar Switch (AXBS) Master Configuration, offset: 0xA */
bogdanm 0:9b334a45a8ff 5145 __IO uint32_t PLACR; /**< Crossbar Switch (AXBS) Control Register, offset: 0xC */
bogdanm 0:9b334a45a8ff 5146 __IO uint32_t ISCR; /**< Interrupt Status and Control Register, offset: 0x10 */
bogdanm 0:9b334a45a8ff 5147 uint8_t RESERVED_1[44];
bogdanm 0:9b334a45a8ff 5148 __IO uint32_t CPO; /**< Compute Operation Control Register, offset: 0x40 */
mbed_official 121:7f86b4238bec 5149 } MCM_Type;
bogdanm 0:9b334a45a8ff 5150
bogdanm 0:9b334a45a8ff 5151 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 5152 -- MCM Register Masks
bogdanm 0:9b334a45a8ff 5153 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 5154
bogdanm 0:9b334a45a8ff 5155 /*!
bogdanm 0:9b334a45a8ff 5156 * @addtogroup MCM_Register_Masks MCM Register Masks
bogdanm 0:9b334a45a8ff 5157 * @{
bogdanm 0:9b334a45a8ff 5158 */
bogdanm 0:9b334a45a8ff 5159
mbed_official 121:7f86b4238bec 5160 /*! @name PLASC - Crossbar Switch (AXBS) Slave Configuration */
mbed_official 121:7f86b4238bec 5161 #define MCM_PLASC_ASC_MASK (0xFFU)
mbed_official 121:7f86b4238bec 5162 #define MCM_PLASC_ASC_SHIFT (0U)
mbed_official 121:7f86b4238bec 5163 #define MCM_PLASC_ASC(x) (((uint16_t)(((uint16_t)(x)) << MCM_PLASC_ASC_SHIFT)) & MCM_PLASC_ASC_MASK)
mbed_official 121:7f86b4238bec 5164
mbed_official 121:7f86b4238bec 5165 /*! @name PLAMC - Crossbar Switch (AXBS) Master Configuration */
mbed_official 121:7f86b4238bec 5166 #define MCM_PLAMC_AMC_MASK (0xFFU)
mbed_official 121:7f86b4238bec 5167 #define MCM_PLAMC_AMC_SHIFT (0U)
mbed_official 121:7f86b4238bec 5168 #define MCM_PLAMC_AMC(x) (((uint16_t)(((uint16_t)(x)) << MCM_PLAMC_AMC_SHIFT)) & MCM_PLAMC_AMC_MASK)
mbed_official 121:7f86b4238bec 5169
mbed_official 121:7f86b4238bec 5170 /*! @name PLACR - Crossbar Switch (AXBS) Control Register */
mbed_official 121:7f86b4238bec 5171 #define MCM_PLACR_ARB_MASK (0x200U)
mbed_official 121:7f86b4238bec 5172 #define MCM_PLACR_ARB_SHIFT (9U)
mbed_official 121:7f86b4238bec 5173 #define MCM_PLACR_ARB(x) (((uint32_t)(((uint32_t)(x)) << MCM_PLACR_ARB_SHIFT)) & MCM_PLACR_ARB_MASK)
mbed_official 121:7f86b4238bec 5174
mbed_official 121:7f86b4238bec 5175 /*! @name ISCR - Interrupt Status and Control Register */
mbed_official 121:7f86b4238bec 5176 #define MCM_ISCR_FIOC_MASK (0x100U)
mbed_official 121:7f86b4238bec 5177 #define MCM_ISCR_FIOC_SHIFT (8U)
mbed_official 121:7f86b4238bec 5178 #define MCM_ISCR_FIOC(x) (((uint32_t)(((uint32_t)(x)) << MCM_ISCR_FIOC_SHIFT)) & MCM_ISCR_FIOC_MASK)
mbed_official 121:7f86b4238bec 5179 #define MCM_ISCR_FDZC_MASK (0x200U)
mbed_official 121:7f86b4238bec 5180 #define MCM_ISCR_FDZC_SHIFT (9U)
mbed_official 121:7f86b4238bec 5181 #define MCM_ISCR_FDZC(x) (((uint32_t)(((uint32_t)(x)) << MCM_ISCR_FDZC_SHIFT)) & MCM_ISCR_FDZC_MASK)
mbed_official 121:7f86b4238bec 5182 #define MCM_ISCR_FOFC_MASK (0x400U)
mbed_official 121:7f86b4238bec 5183 #define MCM_ISCR_FOFC_SHIFT (10U)
mbed_official 121:7f86b4238bec 5184 #define MCM_ISCR_FOFC(x) (((uint32_t)(((uint32_t)(x)) << MCM_ISCR_FOFC_SHIFT)) & MCM_ISCR_FOFC_MASK)
mbed_official 121:7f86b4238bec 5185 #define MCM_ISCR_FUFC_MASK (0x800U)
mbed_official 121:7f86b4238bec 5186 #define MCM_ISCR_FUFC_SHIFT (11U)
mbed_official 121:7f86b4238bec 5187 #define MCM_ISCR_FUFC(x) (((uint32_t)(((uint32_t)(x)) << MCM_ISCR_FUFC_SHIFT)) & MCM_ISCR_FUFC_MASK)
mbed_official 121:7f86b4238bec 5188 #define MCM_ISCR_FIXC_MASK (0x1000U)
mbed_official 121:7f86b4238bec 5189 #define MCM_ISCR_FIXC_SHIFT (12U)
mbed_official 121:7f86b4238bec 5190 #define MCM_ISCR_FIXC(x) (((uint32_t)(((uint32_t)(x)) << MCM_ISCR_FIXC_SHIFT)) & MCM_ISCR_FIXC_MASK)
mbed_official 121:7f86b4238bec 5191 #define MCM_ISCR_FIDC_MASK (0x8000U)
mbed_official 121:7f86b4238bec 5192 #define MCM_ISCR_FIDC_SHIFT (15U)
mbed_official 121:7f86b4238bec 5193 #define MCM_ISCR_FIDC(x) (((uint32_t)(((uint32_t)(x)) << MCM_ISCR_FIDC_SHIFT)) & MCM_ISCR_FIDC_MASK)
mbed_official 121:7f86b4238bec 5194 #define MCM_ISCR_FIOCE_MASK (0x1000000U)
mbed_official 121:7f86b4238bec 5195 #define MCM_ISCR_FIOCE_SHIFT (24U)
mbed_official 121:7f86b4238bec 5196 #define MCM_ISCR_FIOCE(x) (((uint32_t)(((uint32_t)(x)) << MCM_ISCR_FIOCE_SHIFT)) & MCM_ISCR_FIOCE_MASK)
mbed_official 121:7f86b4238bec 5197 #define MCM_ISCR_FDZCE_MASK (0x2000000U)
mbed_official 121:7f86b4238bec 5198 #define MCM_ISCR_FDZCE_SHIFT (25U)
mbed_official 121:7f86b4238bec 5199 #define MCM_ISCR_FDZCE(x) (((uint32_t)(((uint32_t)(x)) << MCM_ISCR_FDZCE_SHIFT)) & MCM_ISCR_FDZCE_MASK)
mbed_official 121:7f86b4238bec 5200 #define MCM_ISCR_FOFCE_MASK (0x4000000U)
mbed_official 121:7f86b4238bec 5201 #define MCM_ISCR_FOFCE_SHIFT (26U)
mbed_official 121:7f86b4238bec 5202 #define MCM_ISCR_FOFCE(x) (((uint32_t)(((uint32_t)(x)) << MCM_ISCR_FOFCE_SHIFT)) & MCM_ISCR_FOFCE_MASK)
mbed_official 121:7f86b4238bec 5203 #define MCM_ISCR_FUFCE_MASK (0x8000000U)
mbed_official 121:7f86b4238bec 5204 #define MCM_ISCR_FUFCE_SHIFT (27U)
mbed_official 121:7f86b4238bec 5205 #define MCM_ISCR_FUFCE(x) (((uint32_t)(((uint32_t)(x)) << MCM_ISCR_FUFCE_SHIFT)) & MCM_ISCR_FUFCE_MASK)
mbed_official 121:7f86b4238bec 5206 #define MCM_ISCR_FIXCE_MASK (0x10000000U)
mbed_official 121:7f86b4238bec 5207 #define MCM_ISCR_FIXCE_SHIFT (28U)
mbed_official 121:7f86b4238bec 5208 #define MCM_ISCR_FIXCE(x) (((uint32_t)(((uint32_t)(x)) << MCM_ISCR_FIXCE_SHIFT)) & MCM_ISCR_FIXCE_MASK)
mbed_official 121:7f86b4238bec 5209 #define MCM_ISCR_FIDCE_MASK (0x80000000U)
mbed_official 121:7f86b4238bec 5210 #define MCM_ISCR_FIDCE_SHIFT (31U)
mbed_official 121:7f86b4238bec 5211 #define MCM_ISCR_FIDCE(x) (((uint32_t)(((uint32_t)(x)) << MCM_ISCR_FIDCE_SHIFT)) & MCM_ISCR_FIDCE_MASK)
mbed_official 121:7f86b4238bec 5212
mbed_official 121:7f86b4238bec 5213 /*! @name CPO - Compute Operation Control Register */
mbed_official 121:7f86b4238bec 5214 #define MCM_CPO_CPOREQ_MASK (0x1U)
mbed_official 121:7f86b4238bec 5215 #define MCM_CPO_CPOREQ_SHIFT (0U)
mbed_official 121:7f86b4238bec 5216 #define MCM_CPO_CPOREQ(x) (((uint32_t)(((uint32_t)(x)) << MCM_CPO_CPOREQ_SHIFT)) & MCM_CPO_CPOREQ_MASK)
mbed_official 121:7f86b4238bec 5217 #define MCM_CPO_CPOACK_MASK (0x2U)
mbed_official 121:7f86b4238bec 5218 #define MCM_CPO_CPOACK_SHIFT (1U)
mbed_official 121:7f86b4238bec 5219 #define MCM_CPO_CPOACK(x) (((uint32_t)(((uint32_t)(x)) << MCM_CPO_CPOACK_SHIFT)) & MCM_CPO_CPOACK_MASK)
mbed_official 121:7f86b4238bec 5220 #define MCM_CPO_CPOWOI_MASK (0x4U)
mbed_official 121:7f86b4238bec 5221 #define MCM_CPO_CPOWOI_SHIFT (2U)
mbed_official 121:7f86b4238bec 5222 #define MCM_CPO_CPOWOI(x) (((uint32_t)(((uint32_t)(x)) << MCM_CPO_CPOWOI_SHIFT)) & MCM_CPO_CPOWOI_MASK)
mbed_official 121:7f86b4238bec 5223
bogdanm 0:9b334a45a8ff 5224
bogdanm 0:9b334a45a8ff 5225 /*!
bogdanm 0:9b334a45a8ff 5226 * @}
bogdanm 0:9b334a45a8ff 5227 */ /* end of group MCM_Register_Masks */
bogdanm 0:9b334a45a8ff 5228
bogdanm 0:9b334a45a8ff 5229
bogdanm 0:9b334a45a8ff 5230 /* MCM - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 5231 /** Peripheral MCM base address */
bogdanm 0:9b334a45a8ff 5232 #define MCM_BASE (0xE0080000u)
bogdanm 0:9b334a45a8ff 5233 /** Peripheral MCM base pointer */
bogdanm 0:9b334a45a8ff 5234 #define MCM ((MCM_Type *)MCM_BASE)
bogdanm 0:9b334a45a8ff 5235 /** Array initializer of MCM peripheral base addresses */
bogdanm 0:9b334a45a8ff 5236 #define MCM_BASE_ADDRS { MCM_BASE }
bogdanm 0:9b334a45a8ff 5237 /** Array initializer of MCM peripheral base pointers */
bogdanm 0:9b334a45a8ff 5238 #define MCM_BASE_PTRS { MCM }
mbed_official 121:7f86b4238bec 5239 /** Interrupt vectors for the MCM peripheral type */
mbed_official 121:7f86b4238bec 5240 #define MCM_IRQS { MCM_IRQn }
bogdanm 0:9b334a45a8ff 5241
bogdanm 0:9b334a45a8ff 5242 /*!
bogdanm 0:9b334a45a8ff 5243 * @}
bogdanm 0:9b334a45a8ff 5244 */ /* end of group MCM_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 5245
bogdanm 0:9b334a45a8ff 5246
bogdanm 0:9b334a45a8ff 5247 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 5248 -- NV Peripheral Access Layer
bogdanm 0:9b334a45a8ff 5249 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 5250
bogdanm 0:9b334a45a8ff 5251 /*!
bogdanm 0:9b334a45a8ff 5252 * @addtogroup NV_Peripheral_Access_Layer NV Peripheral Access Layer
bogdanm 0:9b334a45a8ff 5253 * @{
bogdanm 0:9b334a45a8ff 5254 */
bogdanm 0:9b334a45a8ff 5255
bogdanm 0:9b334a45a8ff 5256 /** NV - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 5257 typedef struct {
bogdanm 0:9b334a45a8ff 5258 __I uint8_t BACKKEY3; /**< Backdoor Comparison Key 3., offset: 0x0 */
bogdanm 0:9b334a45a8ff 5259 __I uint8_t BACKKEY2; /**< Backdoor Comparison Key 2., offset: 0x1 */
bogdanm 0:9b334a45a8ff 5260 __I uint8_t BACKKEY1; /**< Backdoor Comparison Key 1., offset: 0x2 */
bogdanm 0:9b334a45a8ff 5261 __I uint8_t BACKKEY0; /**< Backdoor Comparison Key 0., offset: 0x3 */
bogdanm 0:9b334a45a8ff 5262 __I uint8_t BACKKEY7; /**< Backdoor Comparison Key 7., offset: 0x4 */
bogdanm 0:9b334a45a8ff 5263 __I uint8_t BACKKEY6; /**< Backdoor Comparison Key 6., offset: 0x5 */
bogdanm 0:9b334a45a8ff 5264 __I uint8_t BACKKEY5; /**< Backdoor Comparison Key 5., offset: 0x6 */
bogdanm 0:9b334a45a8ff 5265 __I uint8_t BACKKEY4; /**< Backdoor Comparison Key 4., offset: 0x7 */
bogdanm 0:9b334a45a8ff 5266 __I uint8_t FPROT3; /**< Non-volatile P-Flash Protection 1 - Low Register, offset: 0x8 */
bogdanm 0:9b334a45a8ff 5267 __I uint8_t FPROT2; /**< Non-volatile P-Flash Protection 1 - High Register, offset: 0x9 */
bogdanm 0:9b334a45a8ff 5268 __I uint8_t FPROT1; /**< Non-volatile P-Flash Protection 0 - Low Register, offset: 0xA */
bogdanm 0:9b334a45a8ff 5269 __I uint8_t FPROT0; /**< Non-volatile P-Flash Protection 0 - High Register, offset: 0xB */
bogdanm 0:9b334a45a8ff 5270 __I uint8_t FSEC; /**< Non-volatile Flash Security Register, offset: 0xC */
bogdanm 0:9b334a45a8ff 5271 __I uint8_t FOPT; /**< Non-volatile Flash Option Register, offset: 0xD */
mbed_official 121:7f86b4238bec 5272 } NV_Type;
bogdanm 0:9b334a45a8ff 5273
bogdanm 0:9b334a45a8ff 5274 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 5275 -- NV Register Masks
bogdanm 0:9b334a45a8ff 5276 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 5277
bogdanm 0:9b334a45a8ff 5278 /*!
bogdanm 0:9b334a45a8ff 5279 * @addtogroup NV_Register_Masks NV Register Masks
bogdanm 0:9b334a45a8ff 5280 * @{
bogdanm 0:9b334a45a8ff 5281 */
bogdanm 0:9b334a45a8ff 5282
mbed_official 121:7f86b4238bec 5283 /*! @name BACKKEY3 - Backdoor Comparison Key 3. */
mbed_official 121:7f86b4238bec 5284 #define NV_BACKKEY3_KEY_MASK (0xFFU)
mbed_official 121:7f86b4238bec 5285 #define NV_BACKKEY3_KEY_SHIFT (0U)
mbed_official 121:7f86b4238bec 5286 #define NV_BACKKEY3_KEY(x) (((uint8_t)(((uint8_t)(x)) << NV_BACKKEY3_KEY_SHIFT)) & NV_BACKKEY3_KEY_MASK)
mbed_official 121:7f86b4238bec 5287
mbed_official 121:7f86b4238bec 5288 /*! @name BACKKEY2 - Backdoor Comparison Key 2. */
mbed_official 121:7f86b4238bec 5289 #define NV_BACKKEY2_KEY_MASK (0xFFU)
mbed_official 121:7f86b4238bec 5290 #define NV_BACKKEY2_KEY_SHIFT (0U)
mbed_official 121:7f86b4238bec 5291 #define NV_BACKKEY2_KEY(x) (((uint8_t)(((uint8_t)(x)) << NV_BACKKEY2_KEY_SHIFT)) & NV_BACKKEY2_KEY_MASK)
mbed_official 121:7f86b4238bec 5292
mbed_official 121:7f86b4238bec 5293 /*! @name BACKKEY1 - Backdoor Comparison Key 1. */
mbed_official 121:7f86b4238bec 5294 #define NV_BACKKEY1_KEY_MASK (0xFFU)
mbed_official 121:7f86b4238bec 5295 #define NV_BACKKEY1_KEY_SHIFT (0U)
mbed_official 121:7f86b4238bec 5296 #define NV_BACKKEY1_KEY(x) (((uint8_t)(((uint8_t)(x)) << NV_BACKKEY1_KEY_SHIFT)) & NV_BACKKEY1_KEY_MASK)
mbed_official 121:7f86b4238bec 5297
mbed_official 121:7f86b4238bec 5298 /*! @name BACKKEY0 - Backdoor Comparison Key 0. */
mbed_official 121:7f86b4238bec 5299 #define NV_BACKKEY0_KEY_MASK (0xFFU)
mbed_official 121:7f86b4238bec 5300 #define NV_BACKKEY0_KEY_SHIFT (0U)
mbed_official 121:7f86b4238bec 5301 #define NV_BACKKEY0_KEY(x) (((uint8_t)(((uint8_t)(x)) << NV_BACKKEY0_KEY_SHIFT)) & NV_BACKKEY0_KEY_MASK)
mbed_official 121:7f86b4238bec 5302
mbed_official 121:7f86b4238bec 5303 /*! @name BACKKEY7 - Backdoor Comparison Key 7. */
mbed_official 121:7f86b4238bec 5304 #define NV_BACKKEY7_KEY_MASK (0xFFU)
mbed_official 121:7f86b4238bec 5305 #define NV_BACKKEY7_KEY_SHIFT (0U)
mbed_official 121:7f86b4238bec 5306 #define NV_BACKKEY7_KEY(x) (((uint8_t)(((uint8_t)(x)) << NV_BACKKEY7_KEY_SHIFT)) & NV_BACKKEY7_KEY_MASK)
mbed_official 121:7f86b4238bec 5307
mbed_official 121:7f86b4238bec 5308 /*! @name BACKKEY6 - Backdoor Comparison Key 6. */
mbed_official 121:7f86b4238bec 5309 #define NV_BACKKEY6_KEY_MASK (0xFFU)
mbed_official 121:7f86b4238bec 5310 #define NV_BACKKEY6_KEY_SHIFT (0U)
mbed_official 121:7f86b4238bec 5311 #define NV_BACKKEY6_KEY(x) (((uint8_t)(((uint8_t)(x)) << NV_BACKKEY6_KEY_SHIFT)) & NV_BACKKEY6_KEY_MASK)
mbed_official 121:7f86b4238bec 5312
mbed_official 121:7f86b4238bec 5313 /*! @name BACKKEY5 - Backdoor Comparison Key 5. */
mbed_official 121:7f86b4238bec 5314 #define NV_BACKKEY5_KEY_MASK (0xFFU)
mbed_official 121:7f86b4238bec 5315 #define NV_BACKKEY5_KEY_SHIFT (0U)
mbed_official 121:7f86b4238bec 5316 #define NV_BACKKEY5_KEY(x) (((uint8_t)(((uint8_t)(x)) << NV_BACKKEY5_KEY_SHIFT)) & NV_BACKKEY5_KEY_MASK)
mbed_official 121:7f86b4238bec 5317
mbed_official 121:7f86b4238bec 5318 /*! @name BACKKEY4 - Backdoor Comparison Key 4. */
mbed_official 121:7f86b4238bec 5319 #define NV_BACKKEY4_KEY_MASK (0xFFU)
mbed_official 121:7f86b4238bec 5320 #define NV_BACKKEY4_KEY_SHIFT (0U)
mbed_official 121:7f86b4238bec 5321 #define NV_BACKKEY4_KEY(x) (((uint8_t)(((uint8_t)(x)) << NV_BACKKEY4_KEY_SHIFT)) & NV_BACKKEY4_KEY_MASK)
mbed_official 121:7f86b4238bec 5322
mbed_official 121:7f86b4238bec 5323 /*! @name FPROT3 - Non-volatile P-Flash Protection 1 - Low Register */
mbed_official 121:7f86b4238bec 5324 #define NV_FPROT3_PROT_MASK (0xFFU)
mbed_official 121:7f86b4238bec 5325 #define NV_FPROT3_PROT_SHIFT (0U)
mbed_official 121:7f86b4238bec 5326 #define NV_FPROT3_PROT(x) (((uint8_t)(((uint8_t)(x)) << NV_FPROT3_PROT_SHIFT)) & NV_FPROT3_PROT_MASK)
mbed_official 121:7f86b4238bec 5327
mbed_official 121:7f86b4238bec 5328 /*! @name FPROT2 - Non-volatile P-Flash Protection 1 - High Register */
mbed_official 121:7f86b4238bec 5329 #define NV_FPROT2_PROT_MASK (0xFFU)
mbed_official 121:7f86b4238bec 5330 #define NV_FPROT2_PROT_SHIFT (0U)
mbed_official 121:7f86b4238bec 5331 #define NV_FPROT2_PROT(x) (((uint8_t)(((uint8_t)(x)) << NV_FPROT2_PROT_SHIFT)) & NV_FPROT2_PROT_MASK)
mbed_official 121:7f86b4238bec 5332
mbed_official 121:7f86b4238bec 5333 /*! @name FPROT1 - Non-volatile P-Flash Protection 0 - Low Register */
mbed_official 121:7f86b4238bec 5334 #define NV_FPROT1_PROT_MASK (0xFFU)
mbed_official 121:7f86b4238bec 5335 #define NV_FPROT1_PROT_SHIFT (0U)
mbed_official 121:7f86b4238bec 5336 #define NV_FPROT1_PROT(x) (((uint8_t)(((uint8_t)(x)) << NV_FPROT1_PROT_SHIFT)) & NV_FPROT1_PROT_MASK)
mbed_official 121:7f86b4238bec 5337
mbed_official 121:7f86b4238bec 5338 /*! @name FPROT0 - Non-volatile P-Flash Protection 0 - High Register */
mbed_official 121:7f86b4238bec 5339 #define NV_FPROT0_PROT_MASK (0xFFU)
mbed_official 121:7f86b4238bec 5340 #define NV_FPROT0_PROT_SHIFT (0U)
mbed_official 121:7f86b4238bec 5341 #define NV_FPROT0_PROT(x) (((uint8_t)(((uint8_t)(x)) << NV_FPROT0_PROT_SHIFT)) & NV_FPROT0_PROT_MASK)
mbed_official 121:7f86b4238bec 5342
mbed_official 121:7f86b4238bec 5343 /*! @name FSEC - Non-volatile Flash Security Register */
mbed_official 121:7f86b4238bec 5344 #define NV_FSEC_SEC_MASK (0x3U)
mbed_official 121:7f86b4238bec 5345 #define NV_FSEC_SEC_SHIFT (0U)
mbed_official 121:7f86b4238bec 5346 #define NV_FSEC_SEC(x) (((uint8_t)(((uint8_t)(x)) << NV_FSEC_SEC_SHIFT)) & NV_FSEC_SEC_MASK)
mbed_official 121:7f86b4238bec 5347 #define NV_FSEC_FSLACC_MASK (0xCU)
mbed_official 121:7f86b4238bec 5348 #define NV_FSEC_FSLACC_SHIFT (2U)
mbed_official 121:7f86b4238bec 5349 #define NV_FSEC_FSLACC(x) (((uint8_t)(((uint8_t)(x)) << NV_FSEC_FSLACC_SHIFT)) & NV_FSEC_FSLACC_MASK)
mbed_official 121:7f86b4238bec 5350 #define NV_FSEC_MEEN_MASK (0x30U)
mbed_official 121:7f86b4238bec 5351 #define NV_FSEC_MEEN_SHIFT (4U)
mbed_official 121:7f86b4238bec 5352 #define NV_FSEC_MEEN(x) (((uint8_t)(((uint8_t)(x)) << NV_FSEC_MEEN_SHIFT)) & NV_FSEC_MEEN_MASK)
mbed_official 121:7f86b4238bec 5353 #define NV_FSEC_KEYEN_MASK (0xC0U)
mbed_official 121:7f86b4238bec 5354 #define NV_FSEC_KEYEN_SHIFT (6U)
mbed_official 121:7f86b4238bec 5355 #define NV_FSEC_KEYEN(x) (((uint8_t)(((uint8_t)(x)) << NV_FSEC_KEYEN_SHIFT)) & NV_FSEC_KEYEN_MASK)
mbed_official 121:7f86b4238bec 5356
mbed_official 121:7f86b4238bec 5357 /*! @name FOPT - Non-volatile Flash Option Register */
mbed_official 121:7f86b4238bec 5358 #define NV_FOPT_LPBOOT_MASK (0x1U)
mbed_official 121:7f86b4238bec 5359 #define NV_FOPT_LPBOOT_SHIFT (0U)
mbed_official 121:7f86b4238bec 5360 #define NV_FOPT_LPBOOT(x) (((uint8_t)(((uint8_t)(x)) << NV_FOPT_LPBOOT_SHIFT)) & NV_FOPT_LPBOOT_MASK)
mbed_official 121:7f86b4238bec 5361 #define NV_FOPT_EZPORT_DIS_MASK (0x2U)
mbed_official 121:7f86b4238bec 5362 #define NV_FOPT_EZPORT_DIS_SHIFT (1U)
mbed_official 121:7f86b4238bec 5363 #define NV_FOPT_EZPORT_DIS(x) (((uint8_t)(((uint8_t)(x)) << NV_FOPT_EZPORT_DIS_SHIFT)) & NV_FOPT_EZPORT_DIS_MASK)
mbed_official 121:7f86b4238bec 5364 #define NV_FOPT_NMI_DIS_MASK (0x4U)
mbed_official 121:7f86b4238bec 5365 #define NV_FOPT_NMI_DIS_SHIFT (2U)
mbed_official 121:7f86b4238bec 5366 #define NV_FOPT_NMI_DIS(x) (((uint8_t)(((uint8_t)(x)) << NV_FOPT_NMI_DIS_SHIFT)) & NV_FOPT_NMI_DIS_MASK)
mbed_official 121:7f86b4238bec 5367 #define NV_FOPT_FAST_INIT_MASK (0x20U)
mbed_official 121:7f86b4238bec 5368 #define NV_FOPT_FAST_INIT_SHIFT (5U)
mbed_official 121:7f86b4238bec 5369 #define NV_FOPT_FAST_INIT(x) (((uint8_t)(((uint8_t)(x)) << NV_FOPT_FAST_INIT_SHIFT)) & NV_FOPT_FAST_INIT_MASK)
mbed_official 121:7f86b4238bec 5370
bogdanm 0:9b334a45a8ff 5371
bogdanm 0:9b334a45a8ff 5372 /*!
bogdanm 0:9b334a45a8ff 5373 * @}
bogdanm 0:9b334a45a8ff 5374 */ /* end of group NV_Register_Masks */
bogdanm 0:9b334a45a8ff 5375
bogdanm 0:9b334a45a8ff 5376
bogdanm 0:9b334a45a8ff 5377 /* NV - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 5378 /** Peripheral FTFA_FlashConfig base address */
bogdanm 0:9b334a45a8ff 5379 #define FTFA_FlashConfig_BASE (0x400u)
bogdanm 0:9b334a45a8ff 5380 /** Peripheral FTFA_FlashConfig base pointer */
bogdanm 0:9b334a45a8ff 5381 #define FTFA_FlashConfig ((NV_Type *)FTFA_FlashConfig_BASE)
bogdanm 0:9b334a45a8ff 5382 /** Array initializer of NV peripheral base addresses */
bogdanm 0:9b334a45a8ff 5383 #define NV_BASE_ADDRS { FTFA_FlashConfig_BASE }
bogdanm 0:9b334a45a8ff 5384 /** Array initializer of NV peripheral base pointers */
bogdanm 0:9b334a45a8ff 5385 #define NV_BASE_PTRS { FTFA_FlashConfig }
bogdanm 0:9b334a45a8ff 5386
bogdanm 0:9b334a45a8ff 5387 /*!
bogdanm 0:9b334a45a8ff 5388 * @}
bogdanm 0:9b334a45a8ff 5389 */ /* end of group NV_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 5390
bogdanm 0:9b334a45a8ff 5391
bogdanm 0:9b334a45a8ff 5392 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 5393 -- OSC Peripheral Access Layer
bogdanm 0:9b334a45a8ff 5394 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 5395
bogdanm 0:9b334a45a8ff 5396 /*!
bogdanm 0:9b334a45a8ff 5397 * @addtogroup OSC_Peripheral_Access_Layer OSC Peripheral Access Layer
bogdanm 0:9b334a45a8ff 5398 * @{
bogdanm 0:9b334a45a8ff 5399 */
bogdanm 0:9b334a45a8ff 5400
bogdanm 0:9b334a45a8ff 5401 /** OSC - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 5402 typedef struct {
bogdanm 0:9b334a45a8ff 5403 __IO uint8_t CR; /**< OSC Control Register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 5404 uint8_t RESERVED_0[1];
bogdanm 0:9b334a45a8ff 5405 __IO uint8_t DIV; /**< OSC_DIV, offset: 0x2 */
mbed_official 121:7f86b4238bec 5406 } OSC_Type;
bogdanm 0:9b334a45a8ff 5407
bogdanm 0:9b334a45a8ff 5408 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 5409 -- OSC Register Masks
bogdanm 0:9b334a45a8ff 5410 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 5411
bogdanm 0:9b334a45a8ff 5412 /*!
bogdanm 0:9b334a45a8ff 5413 * @addtogroup OSC_Register_Masks OSC Register Masks
bogdanm 0:9b334a45a8ff 5414 * @{
bogdanm 0:9b334a45a8ff 5415 */
bogdanm 0:9b334a45a8ff 5416
mbed_official 121:7f86b4238bec 5417 /*! @name CR - OSC Control Register */
mbed_official 121:7f86b4238bec 5418 #define OSC_CR_SC16P_MASK (0x1U)
mbed_official 121:7f86b4238bec 5419 #define OSC_CR_SC16P_SHIFT (0U)
mbed_official 121:7f86b4238bec 5420 #define OSC_CR_SC16P(x) (((uint8_t)(((uint8_t)(x)) << OSC_CR_SC16P_SHIFT)) & OSC_CR_SC16P_MASK)
mbed_official 121:7f86b4238bec 5421 #define OSC_CR_SC8P_MASK (0x2U)
mbed_official 121:7f86b4238bec 5422 #define OSC_CR_SC8P_SHIFT (1U)
mbed_official 121:7f86b4238bec 5423 #define OSC_CR_SC8P(x) (((uint8_t)(((uint8_t)(x)) << OSC_CR_SC8P_SHIFT)) & OSC_CR_SC8P_MASK)
mbed_official 121:7f86b4238bec 5424 #define OSC_CR_SC4P_MASK (0x4U)
mbed_official 121:7f86b4238bec 5425 #define OSC_CR_SC4P_SHIFT (2U)
mbed_official 121:7f86b4238bec 5426 #define OSC_CR_SC4P(x) (((uint8_t)(((uint8_t)(x)) << OSC_CR_SC4P_SHIFT)) & OSC_CR_SC4P_MASK)
mbed_official 121:7f86b4238bec 5427 #define OSC_CR_SC2P_MASK (0x8U)
mbed_official 121:7f86b4238bec 5428 #define OSC_CR_SC2P_SHIFT (3U)
mbed_official 121:7f86b4238bec 5429 #define OSC_CR_SC2P(x) (((uint8_t)(((uint8_t)(x)) << OSC_CR_SC2P_SHIFT)) & OSC_CR_SC2P_MASK)
mbed_official 121:7f86b4238bec 5430 #define OSC_CR_EREFSTEN_MASK (0x20U)
mbed_official 121:7f86b4238bec 5431 #define OSC_CR_EREFSTEN_SHIFT (5U)
mbed_official 121:7f86b4238bec 5432 #define OSC_CR_EREFSTEN(x) (((uint8_t)(((uint8_t)(x)) << OSC_CR_EREFSTEN_SHIFT)) & OSC_CR_EREFSTEN_MASK)
mbed_official 121:7f86b4238bec 5433 #define OSC_CR_ERCLKEN_MASK (0x80U)
mbed_official 121:7f86b4238bec 5434 #define OSC_CR_ERCLKEN_SHIFT (7U)
mbed_official 121:7f86b4238bec 5435 #define OSC_CR_ERCLKEN(x) (((uint8_t)(((uint8_t)(x)) << OSC_CR_ERCLKEN_SHIFT)) & OSC_CR_ERCLKEN_MASK)
mbed_official 121:7f86b4238bec 5436
mbed_official 121:7f86b4238bec 5437 /*! @name DIV - OSC_DIV */
mbed_official 121:7f86b4238bec 5438 #define OSC_DIV_ERPS_MASK (0xC0U)
mbed_official 121:7f86b4238bec 5439 #define OSC_DIV_ERPS_SHIFT (6U)
mbed_official 121:7f86b4238bec 5440 #define OSC_DIV_ERPS(x) (((uint8_t)(((uint8_t)(x)) << OSC_DIV_ERPS_SHIFT)) & OSC_DIV_ERPS_MASK)
mbed_official 121:7f86b4238bec 5441
bogdanm 0:9b334a45a8ff 5442
bogdanm 0:9b334a45a8ff 5443 /*!
bogdanm 0:9b334a45a8ff 5444 * @}
bogdanm 0:9b334a45a8ff 5445 */ /* end of group OSC_Register_Masks */
bogdanm 0:9b334a45a8ff 5446
bogdanm 0:9b334a45a8ff 5447
bogdanm 0:9b334a45a8ff 5448 /* OSC - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 5449 /** Peripheral OSC base address */
bogdanm 0:9b334a45a8ff 5450 #define OSC_BASE (0x40065000u)
bogdanm 0:9b334a45a8ff 5451 /** Peripheral OSC base pointer */
bogdanm 0:9b334a45a8ff 5452 #define OSC ((OSC_Type *)OSC_BASE)
bogdanm 0:9b334a45a8ff 5453 /** Array initializer of OSC peripheral base addresses */
bogdanm 0:9b334a45a8ff 5454 #define OSC_BASE_ADDRS { OSC_BASE }
bogdanm 0:9b334a45a8ff 5455 /** Array initializer of OSC peripheral base pointers */
bogdanm 0:9b334a45a8ff 5456 #define OSC_BASE_PTRS { OSC }
bogdanm 0:9b334a45a8ff 5457
bogdanm 0:9b334a45a8ff 5458 /*!
bogdanm 0:9b334a45a8ff 5459 * @}
bogdanm 0:9b334a45a8ff 5460 */ /* end of group OSC_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 5461
bogdanm 0:9b334a45a8ff 5462
bogdanm 0:9b334a45a8ff 5463 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 5464 -- PDB Peripheral Access Layer
bogdanm 0:9b334a45a8ff 5465 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 5466
bogdanm 0:9b334a45a8ff 5467 /*!
bogdanm 0:9b334a45a8ff 5468 * @addtogroup PDB_Peripheral_Access_Layer PDB Peripheral Access Layer
bogdanm 0:9b334a45a8ff 5469 * @{
bogdanm 0:9b334a45a8ff 5470 */
bogdanm 0:9b334a45a8ff 5471
bogdanm 0:9b334a45a8ff 5472 /** PDB - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 5473 typedef struct {
bogdanm 0:9b334a45a8ff 5474 __IO uint32_t SC; /**< Status and Control register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 5475 __IO uint32_t MOD; /**< Modulus register, offset: 0x4 */
bogdanm 0:9b334a45a8ff 5476 __I uint32_t CNT; /**< Counter register, offset: 0x8 */
bogdanm 0:9b334a45a8ff 5477 __IO uint32_t IDLY; /**< Interrupt Delay register, offset: 0xC */
bogdanm 0:9b334a45a8ff 5478 struct { /* offset: 0x10, array step: 0x28 */
bogdanm 0:9b334a45a8ff 5479 __IO uint32_t C1; /**< Channel n Control register 1, array offset: 0x10, array step: 0x28 */
bogdanm 0:9b334a45a8ff 5480 __IO uint32_t S; /**< Channel n Status register, array offset: 0x14, array step: 0x28 */
bogdanm 0:9b334a45a8ff 5481 __IO uint32_t DLY[2]; /**< Channel n Delay 0 register..Channel n Delay 1 register, array offset: 0x18, array step: index*0x28, index2*0x4 */
bogdanm 0:9b334a45a8ff 5482 uint8_t RESERVED_0[24];
bogdanm 0:9b334a45a8ff 5483 } CH[2];
bogdanm 0:9b334a45a8ff 5484 uint8_t RESERVED_0[240];
bogdanm 0:9b334a45a8ff 5485 struct { /* offset: 0x150, array step: 0x8 */
bogdanm 0:9b334a45a8ff 5486 __IO uint32_t INTC; /**< DAC Interval Trigger n Control register, array offset: 0x150, array step: 0x8 */
bogdanm 0:9b334a45a8ff 5487 __IO uint32_t INT; /**< DAC Interval n register, array offset: 0x154, array step: 0x8 */
bogdanm 0:9b334a45a8ff 5488 } DAC[2];
bogdanm 0:9b334a45a8ff 5489 uint8_t RESERVED_1[48];
bogdanm 0:9b334a45a8ff 5490 __IO uint32_t POEN; /**< Pulse-Out n Enable register, offset: 0x190 */
bogdanm 0:9b334a45a8ff 5491 __IO uint32_t PODLY[2]; /**< Pulse-Out n Delay register, array offset: 0x194, array step: 0x4 */
mbed_official 121:7f86b4238bec 5492 } PDB_Type;
bogdanm 0:9b334a45a8ff 5493
bogdanm 0:9b334a45a8ff 5494 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 5495 -- PDB Register Masks
bogdanm 0:9b334a45a8ff 5496 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 5497
bogdanm 0:9b334a45a8ff 5498 /*!
bogdanm 0:9b334a45a8ff 5499 * @addtogroup PDB_Register_Masks PDB Register Masks
bogdanm 0:9b334a45a8ff 5500 * @{
bogdanm 0:9b334a45a8ff 5501 */
bogdanm 0:9b334a45a8ff 5502
mbed_official 121:7f86b4238bec 5503 /*! @name SC - Status and Control register */
mbed_official 121:7f86b4238bec 5504 #define PDB_SC_LDOK_MASK (0x1U)
mbed_official 121:7f86b4238bec 5505 #define PDB_SC_LDOK_SHIFT (0U)
mbed_official 121:7f86b4238bec 5506 #define PDB_SC_LDOK(x) (((uint32_t)(((uint32_t)(x)) << PDB_SC_LDOK_SHIFT)) & PDB_SC_LDOK_MASK)
mbed_official 121:7f86b4238bec 5507 #define PDB_SC_CONT_MASK (0x2U)
mbed_official 121:7f86b4238bec 5508 #define PDB_SC_CONT_SHIFT (1U)
mbed_official 121:7f86b4238bec 5509 #define PDB_SC_CONT(x) (((uint32_t)(((uint32_t)(x)) << PDB_SC_CONT_SHIFT)) & PDB_SC_CONT_MASK)
mbed_official 121:7f86b4238bec 5510 #define PDB_SC_MULT_MASK (0xCU)
mbed_official 121:7f86b4238bec 5511 #define PDB_SC_MULT_SHIFT (2U)
mbed_official 121:7f86b4238bec 5512 #define PDB_SC_MULT(x) (((uint32_t)(((uint32_t)(x)) << PDB_SC_MULT_SHIFT)) & PDB_SC_MULT_MASK)
mbed_official 121:7f86b4238bec 5513 #define PDB_SC_PDBIE_MASK (0x20U)
mbed_official 121:7f86b4238bec 5514 #define PDB_SC_PDBIE_SHIFT (5U)
mbed_official 121:7f86b4238bec 5515 #define PDB_SC_PDBIE(x) (((uint32_t)(((uint32_t)(x)) << PDB_SC_PDBIE_SHIFT)) & PDB_SC_PDBIE_MASK)
mbed_official 121:7f86b4238bec 5516 #define PDB_SC_PDBIF_MASK (0x40U)
mbed_official 121:7f86b4238bec 5517 #define PDB_SC_PDBIF_SHIFT (6U)
mbed_official 121:7f86b4238bec 5518 #define PDB_SC_PDBIF(x) (((uint32_t)(((uint32_t)(x)) << PDB_SC_PDBIF_SHIFT)) & PDB_SC_PDBIF_MASK)
mbed_official 121:7f86b4238bec 5519 #define PDB_SC_PDBEN_MASK (0x80U)
mbed_official 121:7f86b4238bec 5520 #define PDB_SC_PDBEN_SHIFT (7U)
mbed_official 121:7f86b4238bec 5521 #define PDB_SC_PDBEN(x) (((uint32_t)(((uint32_t)(x)) << PDB_SC_PDBEN_SHIFT)) & PDB_SC_PDBEN_MASK)
mbed_official 121:7f86b4238bec 5522 #define PDB_SC_TRGSEL_MASK (0xF00U)
mbed_official 121:7f86b4238bec 5523 #define PDB_SC_TRGSEL_SHIFT (8U)
mbed_official 121:7f86b4238bec 5524 #define PDB_SC_TRGSEL(x) (((uint32_t)(((uint32_t)(x)) << PDB_SC_TRGSEL_SHIFT)) & PDB_SC_TRGSEL_MASK)
mbed_official 121:7f86b4238bec 5525 #define PDB_SC_PRESCALER_MASK (0x7000U)
mbed_official 121:7f86b4238bec 5526 #define PDB_SC_PRESCALER_SHIFT (12U)
mbed_official 121:7f86b4238bec 5527 #define PDB_SC_PRESCALER(x) (((uint32_t)(((uint32_t)(x)) << PDB_SC_PRESCALER_SHIFT)) & PDB_SC_PRESCALER_MASK)
mbed_official 121:7f86b4238bec 5528 #define PDB_SC_DMAEN_MASK (0x8000U)
mbed_official 121:7f86b4238bec 5529 #define PDB_SC_DMAEN_SHIFT (15U)
mbed_official 121:7f86b4238bec 5530 #define PDB_SC_DMAEN(x) (((uint32_t)(((uint32_t)(x)) << PDB_SC_DMAEN_SHIFT)) & PDB_SC_DMAEN_MASK)
mbed_official 121:7f86b4238bec 5531 #define PDB_SC_SWTRIG_MASK (0x10000U)
mbed_official 121:7f86b4238bec 5532 #define PDB_SC_SWTRIG_SHIFT (16U)
mbed_official 121:7f86b4238bec 5533 #define PDB_SC_SWTRIG(x) (((uint32_t)(((uint32_t)(x)) << PDB_SC_SWTRIG_SHIFT)) & PDB_SC_SWTRIG_MASK)
mbed_official 121:7f86b4238bec 5534 #define PDB_SC_PDBEIE_MASK (0x20000U)
mbed_official 121:7f86b4238bec 5535 #define PDB_SC_PDBEIE_SHIFT (17U)
mbed_official 121:7f86b4238bec 5536 #define PDB_SC_PDBEIE(x) (((uint32_t)(((uint32_t)(x)) << PDB_SC_PDBEIE_SHIFT)) & PDB_SC_PDBEIE_MASK)
mbed_official 121:7f86b4238bec 5537 #define PDB_SC_LDMOD_MASK (0xC0000U)
mbed_official 121:7f86b4238bec 5538 #define PDB_SC_LDMOD_SHIFT (18U)
mbed_official 121:7f86b4238bec 5539 #define PDB_SC_LDMOD(x) (((uint32_t)(((uint32_t)(x)) << PDB_SC_LDMOD_SHIFT)) & PDB_SC_LDMOD_MASK)
mbed_official 121:7f86b4238bec 5540
mbed_official 121:7f86b4238bec 5541 /*! @name MOD - Modulus register */
mbed_official 121:7f86b4238bec 5542 #define PDB_MOD_MOD_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 5543 #define PDB_MOD_MOD_SHIFT (0U)
mbed_official 121:7f86b4238bec 5544 #define PDB_MOD_MOD(x) (((uint32_t)(((uint32_t)(x)) << PDB_MOD_MOD_SHIFT)) & PDB_MOD_MOD_MASK)
mbed_official 121:7f86b4238bec 5545
mbed_official 121:7f86b4238bec 5546 /*! @name CNT - Counter register */
mbed_official 121:7f86b4238bec 5547 #define PDB_CNT_CNT_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 5548 #define PDB_CNT_CNT_SHIFT (0U)
mbed_official 121:7f86b4238bec 5549 #define PDB_CNT_CNT(x) (((uint32_t)(((uint32_t)(x)) << PDB_CNT_CNT_SHIFT)) & PDB_CNT_CNT_MASK)
mbed_official 121:7f86b4238bec 5550
mbed_official 121:7f86b4238bec 5551 /*! @name IDLY - Interrupt Delay register */
mbed_official 121:7f86b4238bec 5552 #define PDB_IDLY_IDLY_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 5553 #define PDB_IDLY_IDLY_SHIFT (0U)
mbed_official 121:7f86b4238bec 5554 #define PDB_IDLY_IDLY(x) (((uint32_t)(((uint32_t)(x)) << PDB_IDLY_IDLY_SHIFT)) & PDB_IDLY_IDLY_MASK)
mbed_official 121:7f86b4238bec 5555
mbed_official 121:7f86b4238bec 5556 /*! @name C1 - Channel n Control register 1 */
mbed_official 121:7f86b4238bec 5557 #define PDB_C1_EN_MASK (0xFFU)
mbed_official 121:7f86b4238bec 5558 #define PDB_C1_EN_SHIFT (0U)
mbed_official 121:7f86b4238bec 5559 #define PDB_C1_EN(x) (((uint32_t)(((uint32_t)(x)) << PDB_C1_EN_SHIFT)) & PDB_C1_EN_MASK)
mbed_official 121:7f86b4238bec 5560 #define PDB_C1_TOS_MASK (0xFF00U)
mbed_official 121:7f86b4238bec 5561 #define PDB_C1_TOS_SHIFT (8U)
mbed_official 121:7f86b4238bec 5562 #define PDB_C1_TOS(x) (((uint32_t)(((uint32_t)(x)) << PDB_C1_TOS_SHIFT)) & PDB_C1_TOS_MASK)
mbed_official 121:7f86b4238bec 5563 #define PDB_C1_BB_MASK (0xFF0000U)
mbed_official 121:7f86b4238bec 5564 #define PDB_C1_BB_SHIFT (16U)
mbed_official 121:7f86b4238bec 5565 #define PDB_C1_BB(x) (((uint32_t)(((uint32_t)(x)) << PDB_C1_BB_SHIFT)) & PDB_C1_BB_MASK)
mbed_official 121:7f86b4238bec 5566
mbed_official 121:7f86b4238bec 5567 /* The count of PDB_C1 */
mbed_official 121:7f86b4238bec 5568 #define PDB_C1_COUNT (2U)
mbed_official 121:7f86b4238bec 5569
mbed_official 121:7f86b4238bec 5570 /*! @name S - Channel n Status register */
mbed_official 121:7f86b4238bec 5571 #define PDB_S_ERR_MASK (0xFFU)
mbed_official 121:7f86b4238bec 5572 #define PDB_S_ERR_SHIFT (0U)
mbed_official 121:7f86b4238bec 5573 #define PDB_S_ERR(x) (((uint32_t)(((uint32_t)(x)) << PDB_S_ERR_SHIFT)) & PDB_S_ERR_MASK)
mbed_official 121:7f86b4238bec 5574 #define PDB_S_CF_MASK (0xFF0000U)
mbed_official 121:7f86b4238bec 5575 #define PDB_S_CF_SHIFT (16U)
mbed_official 121:7f86b4238bec 5576 #define PDB_S_CF(x) (((uint32_t)(((uint32_t)(x)) << PDB_S_CF_SHIFT)) & PDB_S_CF_MASK)
mbed_official 121:7f86b4238bec 5577
mbed_official 121:7f86b4238bec 5578 /* The count of PDB_S */
mbed_official 121:7f86b4238bec 5579 #define PDB_S_COUNT (2U)
mbed_official 121:7f86b4238bec 5580
mbed_official 121:7f86b4238bec 5581 /*! @name DLY - Channel n Delay 0 register..Channel n Delay 1 register */
mbed_official 121:7f86b4238bec 5582 #define PDB_DLY_DLY_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 5583 #define PDB_DLY_DLY_SHIFT (0U)
mbed_official 121:7f86b4238bec 5584 #define PDB_DLY_DLY(x) (((uint32_t)(((uint32_t)(x)) << PDB_DLY_DLY_SHIFT)) & PDB_DLY_DLY_MASK)
mbed_official 121:7f86b4238bec 5585
mbed_official 121:7f86b4238bec 5586 /* The count of PDB_DLY */
mbed_official 121:7f86b4238bec 5587 #define PDB_DLY_COUNT (2U)
mbed_official 121:7f86b4238bec 5588
mbed_official 121:7f86b4238bec 5589 /* The count of PDB_DLY */
mbed_official 121:7f86b4238bec 5590 #define PDB_DLY_COUNT2 (2U)
mbed_official 121:7f86b4238bec 5591
mbed_official 121:7f86b4238bec 5592 /*! @name INTC - DAC Interval Trigger n Control register */
mbed_official 121:7f86b4238bec 5593 #define PDB_INTC_TOE_MASK (0x1U)
mbed_official 121:7f86b4238bec 5594 #define PDB_INTC_TOE_SHIFT (0U)
mbed_official 121:7f86b4238bec 5595 #define PDB_INTC_TOE(x) (((uint32_t)(((uint32_t)(x)) << PDB_INTC_TOE_SHIFT)) & PDB_INTC_TOE_MASK)
mbed_official 121:7f86b4238bec 5596 #define PDB_INTC_EXT_MASK (0x2U)
mbed_official 121:7f86b4238bec 5597 #define PDB_INTC_EXT_SHIFT (1U)
mbed_official 121:7f86b4238bec 5598 #define PDB_INTC_EXT(x) (((uint32_t)(((uint32_t)(x)) << PDB_INTC_EXT_SHIFT)) & PDB_INTC_EXT_MASK)
mbed_official 121:7f86b4238bec 5599
mbed_official 121:7f86b4238bec 5600 /* The count of PDB_INTC */
mbed_official 121:7f86b4238bec 5601 #define PDB_INTC_COUNT (2U)
mbed_official 121:7f86b4238bec 5602
mbed_official 121:7f86b4238bec 5603 /*! @name INT - DAC Interval n register */
mbed_official 121:7f86b4238bec 5604 #define PDB_INT_INT_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 5605 #define PDB_INT_INT_SHIFT (0U)
mbed_official 121:7f86b4238bec 5606 #define PDB_INT_INT(x) (((uint32_t)(((uint32_t)(x)) << PDB_INT_INT_SHIFT)) & PDB_INT_INT_MASK)
mbed_official 121:7f86b4238bec 5607
mbed_official 121:7f86b4238bec 5608 /* The count of PDB_INT */
mbed_official 121:7f86b4238bec 5609 #define PDB_INT_COUNT (2U)
mbed_official 121:7f86b4238bec 5610
mbed_official 121:7f86b4238bec 5611 /*! @name POEN - Pulse-Out n Enable register */
mbed_official 121:7f86b4238bec 5612 #define PDB_POEN_POEN_MASK (0xFFU)
mbed_official 121:7f86b4238bec 5613 #define PDB_POEN_POEN_SHIFT (0U)
mbed_official 121:7f86b4238bec 5614 #define PDB_POEN_POEN(x) (((uint32_t)(((uint32_t)(x)) << PDB_POEN_POEN_SHIFT)) & PDB_POEN_POEN_MASK)
mbed_official 121:7f86b4238bec 5615
mbed_official 121:7f86b4238bec 5616 /*! @name PODLY - Pulse-Out n Delay register */
mbed_official 121:7f86b4238bec 5617 #define PDB_PODLY_DLY2_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 5618 #define PDB_PODLY_DLY2_SHIFT (0U)
mbed_official 121:7f86b4238bec 5619 #define PDB_PODLY_DLY2(x) (((uint32_t)(((uint32_t)(x)) << PDB_PODLY_DLY2_SHIFT)) & PDB_PODLY_DLY2_MASK)
mbed_official 121:7f86b4238bec 5620 #define PDB_PODLY_DLY1_MASK (0xFFFF0000U)
mbed_official 121:7f86b4238bec 5621 #define PDB_PODLY_DLY1_SHIFT (16U)
mbed_official 121:7f86b4238bec 5622 #define PDB_PODLY_DLY1(x) (((uint32_t)(((uint32_t)(x)) << PDB_PODLY_DLY1_SHIFT)) & PDB_PODLY_DLY1_MASK)
mbed_official 121:7f86b4238bec 5623
mbed_official 121:7f86b4238bec 5624 /* The count of PDB_PODLY */
mbed_official 121:7f86b4238bec 5625 #define PDB_PODLY_COUNT (2U)
mbed_official 121:7f86b4238bec 5626
bogdanm 0:9b334a45a8ff 5627
bogdanm 0:9b334a45a8ff 5628 /*!
bogdanm 0:9b334a45a8ff 5629 * @}
bogdanm 0:9b334a45a8ff 5630 */ /* end of group PDB_Register_Masks */
bogdanm 0:9b334a45a8ff 5631
bogdanm 0:9b334a45a8ff 5632
bogdanm 0:9b334a45a8ff 5633 /* PDB - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 5634 /** Peripheral PDB0 base address */
bogdanm 0:9b334a45a8ff 5635 #define PDB0_BASE (0x40036000u)
bogdanm 0:9b334a45a8ff 5636 /** Peripheral PDB0 base pointer */
bogdanm 0:9b334a45a8ff 5637 #define PDB0 ((PDB_Type *)PDB0_BASE)
bogdanm 0:9b334a45a8ff 5638 /** Array initializer of PDB peripheral base addresses */
bogdanm 0:9b334a45a8ff 5639 #define PDB_BASE_ADDRS { PDB0_BASE }
bogdanm 0:9b334a45a8ff 5640 /** Array initializer of PDB peripheral base pointers */
bogdanm 0:9b334a45a8ff 5641 #define PDB_BASE_PTRS { PDB0 }
bogdanm 0:9b334a45a8ff 5642 /** Interrupt vectors for the PDB peripheral type */
bogdanm 0:9b334a45a8ff 5643 #define PDB_IRQS { PDB0_IRQn }
bogdanm 0:9b334a45a8ff 5644
bogdanm 0:9b334a45a8ff 5645 /*!
bogdanm 0:9b334a45a8ff 5646 * @}
bogdanm 0:9b334a45a8ff 5647 */ /* end of group PDB_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 5648
bogdanm 0:9b334a45a8ff 5649
bogdanm 0:9b334a45a8ff 5650 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 5651 -- PIT Peripheral Access Layer
bogdanm 0:9b334a45a8ff 5652 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 5653
bogdanm 0:9b334a45a8ff 5654 /*!
bogdanm 0:9b334a45a8ff 5655 * @addtogroup PIT_Peripheral_Access_Layer PIT Peripheral Access Layer
bogdanm 0:9b334a45a8ff 5656 * @{
bogdanm 0:9b334a45a8ff 5657 */
bogdanm 0:9b334a45a8ff 5658
bogdanm 0:9b334a45a8ff 5659 /** PIT - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 5660 typedef struct {
bogdanm 0:9b334a45a8ff 5661 __IO uint32_t MCR; /**< PIT Module Control Register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 5662 uint8_t RESERVED_0[252];
bogdanm 0:9b334a45a8ff 5663 struct { /* offset: 0x100, array step: 0x10 */
bogdanm 0:9b334a45a8ff 5664 __IO uint32_t LDVAL; /**< Timer Load Value Register, array offset: 0x100, array step: 0x10 */
bogdanm 0:9b334a45a8ff 5665 __I uint32_t CVAL; /**< Current Timer Value Register, array offset: 0x104, array step: 0x10 */
bogdanm 0:9b334a45a8ff 5666 __IO uint32_t TCTRL; /**< Timer Control Register, array offset: 0x108, array step: 0x10 */
bogdanm 0:9b334a45a8ff 5667 __IO uint32_t TFLG; /**< Timer Flag Register, array offset: 0x10C, array step: 0x10 */
bogdanm 0:9b334a45a8ff 5668 } CHANNEL[4];
mbed_official 121:7f86b4238bec 5669 } PIT_Type;
bogdanm 0:9b334a45a8ff 5670
bogdanm 0:9b334a45a8ff 5671 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 5672 -- PIT Register Masks
bogdanm 0:9b334a45a8ff 5673 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 5674
bogdanm 0:9b334a45a8ff 5675 /*!
bogdanm 0:9b334a45a8ff 5676 * @addtogroup PIT_Register_Masks PIT Register Masks
bogdanm 0:9b334a45a8ff 5677 * @{
bogdanm 0:9b334a45a8ff 5678 */
bogdanm 0:9b334a45a8ff 5679
mbed_official 121:7f86b4238bec 5680 /*! @name MCR - PIT Module Control Register */
mbed_official 121:7f86b4238bec 5681 #define PIT_MCR_FRZ_MASK (0x1U)
mbed_official 121:7f86b4238bec 5682 #define PIT_MCR_FRZ_SHIFT (0U)
mbed_official 121:7f86b4238bec 5683 #define PIT_MCR_FRZ(x) (((uint32_t)(((uint32_t)(x)) << PIT_MCR_FRZ_SHIFT)) & PIT_MCR_FRZ_MASK)
mbed_official 121:7f86b4238bec 5684 #define PIT_MCR_MDIS_MASK (0x2U)
mbed_official 121:7f86b4238bec 5685 #define PIT_MCR_MDIS_SHIFT (1U)
mbed_official 121:7f86b4238bec 5686 #define PIT_MCR_MDIS(x) (((uint32_t)(((uint32_t)(x)) << PIT_MCR_MDIS_SHIFT)) & PIT_MCR_MDIS_MASK)
mbed_official 121:7f86b4238bec 5687
mbed_official 121:7f86b4238bec 5688 /*! @name LDVAL - Timer Load Value Register */
mbed_official 121:7f86b4238bec 5689 #define PIT_LDVAL_TSV_MASK (0xFFFFFFFFU)
mbed_official 121:7f86b4238bec 5690 #define PIT_LDVAL_TSV_SHIFT (0U)
mbed_official 121:7f86b4238bec 5691 #define PIT_LDVAL_TSV(x) (((uint32_t)(((uint32_t)(x)) << PIT_LDVAL_TSV_SHIFT)) & PIT_LDVAL_TSV_MASK)
mbed_official 121:7f86b4238bec 5692
mbed_official 121:7f86b4238bec 5693 /* The count of PIT_LDVAL */
mbed_official 121:7f86b4238bec 5694 #define PIT_LDVAL_COUNT (4U)
mbed_official 121:7f86b4238bec 5695
mbed_official 121:7f86b4238bec 5696 /*! @name CVAL - Current Timer Value Register */
mbed_official 121:7f86b4238bec 5697 #define PIT_CVAL_TVL_MASK (0xFFFFFFFFU)
mbed_official 121:7f86b4238bec 5698 #define PIT_CVAL_TVL_SHIFT (0U)
mbed_official 121:7f86b4238bec 5699 #define PIT_CVAL_TVL(x) (((uint32_t)(((uint32_t)(x)) << PIT_CVAL_TVL_SHIFT)) & PIT_CVAL_TVL_MASK)
mbed_official 121:7f86b4238bec 5700
mbed_official 121:7f86b4238bec 5701 /* The count of PIT_CVAL */
mbed_official 121:7f86b4238bec 5702 #define PIT_CVAL_COUNT (4U)
mbed_official 121:7f86b4238bec 5703
mbed_official 121:7f86b4238bec 5704 /*! @name TCTRL - Timer Control Register */
mbed_official 121:7f86b4238bec 5705 #define PIT_TCTRL_TEN_MASK (0x1U)
mbed_official 121:7f86b4238bec 5706 #define PIT_TCTRL_TEN_SHIFT (0U)
mbed_official 121:7f86b4238bec 5707 #define PIT_TCTRL_TEN(x) (((uint32_t)(((uint32_t)(x)) << PIT_TCTRL_TEN_SHIFT)) & PIT_TCTRL_TEN_MASK)
mbed_official 121:7f86b4238bec 5708 #define PIT_TCTRL_TIE_MASK (0x2U)
mbed_official 121:7f86b4238bec 5709 #define PIT_TCTRL_TIE_SHIFT (1U)
mbed_official 121:7f86b4238bec 5710 #define PIT_TCTRL_TIE(x) (((uint32_t)(((uint32_t)(x)) << PIT_TCTRL_TIE_SHIFT)) & PIT_TCTRL_TIE_MASK)
mbed_official 121:7f86b4238bec 5711 #define PIT_TCTRL_CHN_MASK (0x4U)
mbed_official 121:7f86b4238bec 5712 #define PIT_TCTRL_CHN_SHIFT (2U)
mbed_official 121:7f86b4238bec 5713 #define PIT_TCTRL_CHN(x) (((uint32_t)(((uint32_t)(x)) << PIT_TCTRL_CHN_SHIFT)) & PIT_TCTRL_CHN_MASK)
mbed_official 121:7f86b4238bec 5714
mbed_official 121:7f86b4238bec 5715 /* The count of PIT_TCTRL */
mbed_official 121:7f86b4238bec 5716 #define PIT_TCTRL_COUNT (4U)
mbed_official 121:7f86b4238bec 5717
mbed_official 121:7f86b4238bec 5718 /*! @name TFLG - Timer Flag Register */
mbed_official 121:7f86b4238bec 5719 #define PIT_TFLG_TIF_MASK (0x1U)
mbed_official 121:7f86b4238bec 5720 #define PIT_TFLG_TIF_SHIFT (0U)
mbed_official 121:7f86b4238bec 5721 #define PIT_TFLG_TIF(x) (((uint32_t)(((uint32_t)(x)) << PIT_TFLG_TIF_SHIFT)) & PIT_TFLG_TIF_MASK)
mbed_official 121:7f86b4238bec 5722
mbed_official 121:7f86b4238bec 5723 /* The count of PIT_TFLG */
mbed_official 121:7f86b4238bec 5724 #define PIT_TFLG_COUNT (4U)
mbed_official 121:7f86b4238bec 5725
bogdanm 0:9b334a45a8ff 5726
bogdanm 0:9b334a45a8ff 5727 /*!
bogdanm 0:9b334a45a8ff 5728 * @}
bogdanm 0:9b334a45a8ff 5729 */ /* end of group PIT_Register_Masks */
bogdanm 0:9b334a45a8ff 5730
bogdanm 0:9b334a45a8ff 5731
bogdanm 0:9b334a45a8ff 5732 /* PIT - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 5733 /** Peripheral PIT base address */
bogdanm 0:9b334a45a8ff 5734 #define PIT_BASE (0x40037000u)
bogdanm 0:9b334a45a8ff 5735 /** Peripheral PIT base pointer */
bogdanm 0:9b334a45a8ff 5736 #define PIT ((PIT_Type *)PIT_BASE)
bogdanm 0:9b334a45a8ff 5737 /** Array initializer of PIT peripheral base addresses */
bogdanm 0:9b334a45a8ff 5738 #define PIT_BASE_ADDRS { PIT_BASE }
bogdanm 0:9b334a45a8ff 5739 /** Array initializer of PIT peripheral base pointers */
bogdanm 0:9b334a45a8ff 5740 #define PIT_BASE_PTRS { PIT }
bogdanm 0:9b334a45a8ff 5741 /** Interrupt vectors for the PIT peripheral type */
bogdanm 0:9b334a45a8ff 5742 #define PIT_IRQS { PIT0_IRQn, PIT1_IRQn, PIT2_IRQn, PIT3_IRQn }
bogdanm 0:9b334a45a8ff 5743
bogdanm 0:9b334a45a8ff 5744 /*!
bogdanm 0:9b334a45a8ff 5745 * @}
bogdanm 0:9b334a45a8ff 5746 */ /* end of group PIT_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 5747
bogdanm 0:9b334a45a8ff 5748
bogdanm 0:9b334a45a8ff 5749 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 5750 -- PMC Peripheral Access Layer
bogdanm 0:9b334a45a8ff 5751 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 5752
bogdanm 0:9b334a45a8ff 5753 /*!
bogdanm 0:9b334a45a8ff 5754 * @addtogroup PMC_Peripheral_Access_Layer PMC Peripheral Access Layer
bogdanm 0:9b334a45a8ff 5755 * @{
bogdanm 0:9b334a45a8ff 5756 */
bogdanm 0:9b334a45a8ff 5757
bogdanm 0:9b334a45a8ff 5758 /** PMC - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 5759 typedef struct {
bogdanm 0:9b334a45a8ff 5760 __IO uint8_t LVDSC1; /**< Low Voltage Detect Status And Control 1 register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 5761 __IO uint8_t LVDSC2; /**< Low Voltage Detect Status And Control 2 register, offset: 0x1 */
bogdanm 0:9b334a45a8ff 5762 __IO uint8_t REGSC; /**< Regulator Status And Control register, offset: 0x2 */
mbed_official 121:7f86b4238bec 5763 } PMC_Type;
bogdanm 0:9b334a45a8ff 5764
bogdanm 0:9b334a45a8ff 5765 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 5766 -- PMC Register Masks
bogdanm 0:9b334a45a8ff 5767 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 5768
bogdanm 0:9b334a45a8ff 5769 /*!
bogdanm 0:9b334a45a8ff 5770 * @addtogroup PMC_Register_Masks PMC Register Masks
bogdanm 0:9b334a45a8ff 5771 * @{
bogdanm 0:9b334a45a8ff 5772 */
bogdanm 0:9b334a45a8ff 5773
mbed_official 121:7f86b4238bec 5774 /*! @name LVDSC1 - Low Voltage Detect Status And Control 1 register */
mbed_official 121:7f86b4238bec 5775 #define PMC_LVDSC1_LVDV_MASK (0x3U)
mbed_official 121:7f86b4238bec 5776 #define PMC_LVDSC1_LVDV_SHIFT (0U)
mbed_official 121:7f86b4238bec 5777 #define PMC_LVDSC1_LVDV(x) (((uint8_t)(((uint8_t)(x)) << PMC_LVDSC1_LVDV_SHIFT)) & PMC_LVDSC1_LVDV_MASK)
mbed_official 121:7f86b4238bec 5778 #define PMC_LVDSC1_LVDRE_MASK (0x10U)
mbed_official 121:7f86b4238bec 5779 #define PMC_LVDSC1_LVDRE_SHIFT (4U)
mbed_official 121:7f86b4238bec 5780 #define PMC_LVDSC1_LVDRE(x) (((uint8_t)(((uint8_t)(x)) << PMC_LVDSC1_LVDRE_SHIFT)) & PMC_LVDSC1_LVDRE_MASK)
mbed_official 121:7f86b4238bec 5781 #define PMC_LVDSC1_LVDIE_MASK (0x20U)
mbed_official 121:7f86b4238bec 5782 #define PMC_LVDSC1_LVDIE_SHIFT (5U)
mbed_official 121:7f86b4238bec 5783 #define PMC_LVDSC1_LVDIE(x) (((uint8_t)(((uint8_t)(x)) << PMC_LVDSC1_LVDIE_SHIFT)) & PMC_LVDSC1_LVDIE_MASK)
mbed_official 121:7f86b4238bec 5784 #define PMC_LVDSC1_LVDACK_MASK (0x40U)
mbed_official 121:7f86b4238bec 5785 #define PMC_LVDSC1_LVDACK_SHIFT (6U)
mbed_official 121:7f86b4238bec 5786 #define PMC_LVDSC1_LVDACK(x) (((uint8_t)(((uint8_t)(x)) << PMC_LVDSC1_LVDACK_SHIFT)) & PMC_LVDSC1_LVDACK_MASK)
mbed_official 121:7f86b4238bec 5787 #define PMC_LVDSC1_LVDF_MASK (0x80U)
mbed_official 121:7f86b4238bec 5788 #define PMC_LVDSC1_LVDF_SHIFT (7U)
mbed_official 121:7f86b4238bec 5789 #define PMC_LVDSC1_LVDF(x) (((uint8_t)(((uint8_t)(x)) << PMC_LVDSC1_LVDF_SHIFT)) & PMC_LVDSC1_LVDF_MASK)
mbed_official 121:7f86b4238bec 5790
mbed_official 121:7f86b4238bec 5791 /*! @name LVDSC2 - Low Voltage Detect Status And Control 2 register */
mbed_official 121:7f86b4238bec 5792 #define PMC_LVDSC2_LVWV_MASK (0x3U)
mbed_official 121:7f86b4238bec 5793 #define PMC_LVDSC2_LVWV_SHIFT (0U)
mbed_official 121:7f86b4238bec 5794 #define PMC_LVDSC2_LVWV(x) (((uint8_t)(((uint8_t)(x)) << PMC_LVDSC2_LVWV_SHIFT)) & PMC_LVDSC2_LVWV_MASK)
mbed_official 121:7f86b4238bec 5795 #define PMC_LVDSC2_LVWIE_MASK (0x20U)
mbed_official 121:7f86b4238bec 5796 #define PMC_LVDSC2_LVWIE_SHIFT (5U)
mbed_official 121:7f86b4238bec 5797 #define PMC_LVDSC2_LVWIE(x) (((uint8_t)(((uint8_t)(x)) << PMC_LVDSC2_LVWIE_SHIFT)) & PMC_LVDSC2_LVWIE_MASK)
mbed_official 121:7f86b4238bec 5798 #define PMC_LVDSC2_LVWACK_MASK (0x40U)
mbed_official 121:7f86b4238bec 5799 #define PMC_LVDSC2_LVWACK_SHIFT (6U)
mbed_official 121:7f86b4238bec 5800 #define PMC_LVDSC2_LVWACK(x) (((uint8_t)(((uint8_t)(x)) << PMC_LVDSC2_LVWACK_SHIFT)) & PMC_LVDSC2_LVWACK_MASK)
mbed_official 121:7f86b4238bec 5801 #define PMC_LVDSC2_LVWF_MASK (0x80U)
mbed_official 121:7f86b4238bec 5802 #define PMC_LVDSC2_LVWF_SHIFT (7U)
mbed_official 121:7f86b4238bec 5803 #define PMC_LVDSC2_LVWF(x) (((uint8_t)(((uint8_t)(x)) << PMC_LVDSC2_LVWF_SHIFT)) & PMC_LVDSC2_LVWF_MASK)
mbed_official 121:7f86b4238bec 5804
mbed_official 121:7f86b4238bec 5805 /*! @name REGSC - Regulator Status And Control register */
mbed_official 121:7f86b4238bec 5806 #define PMC_REGSC_BGBE_MASK (0x1U)
mbed_official 121:7f86b4238bec 5807 #define PMC_REGSC_BGBE_SHIFT (0U)
mbed_official 121:7f86b4238bec 5808 #define PMC_REGSC_BGBE(x) (((uint8_t)(((uint8_t)(x)) << PMC_REGSC_BGBE_SHIFT)) & PMC_REGSC_BGBE_MASK)
mbed_official 121:7f86b4238bec 5809 #define PMC_REGSC_REGONS_MASK (0x4U)
mbed_official 121:7f86b4238bec 5810 #define PMC_REGSC_REGONS_SHIFT (2U)
mbed_official 121:7f86b4238bec 5811 #define PMC_REGSC_REGONS(x) (((uint8_t)(((uint8_t)(x)) << PMC_REGSC_REGONS_SHIFT)) & PMC_REGSC_REGONS_MASK)
mbed_official 121:7f86b4238bec 5812 #define PMC_REGSC_ACKISO_MASK (0x8U)
mbed_official 121:7f86b4238bec 5813 #define PMC_REGSC_ACKISO_SHIFT (3U)
mbed_official 121:7f86b4238bec 5814 #define PMC_REGSC_ACKISO(x) (((uint8_t)(((uint8_t)(x)) << PMC_REGSC_ACKISO_SHIFT)) & PMC_REGSC_ACKISO_MASK)
mbed_official 121:7f86b4238bec 5815 #define PMC_REGSC_BGEN_MASK (0x10U)
mbed_official 121:7f86b4238bec 5816 #define PMC_REGSC_BGEN_SHIFT (4U)
mbed_official 121:7f86b4238bec 5817 #define PMC_REGSC_BGEN(x) (((uint8_t)(((uint8_t)(x)) << PMC_REGSC_BGEN_SHIFT)) & PMC_REGSC_BGEN_MASK)
mbed_official 121:7f86b4238bec 5818
bogdanm 0:9b334a45a8ff 5819
bogdanm 0:9b334a45a8ff 5820 /*!
bogdanm 0:9b334a45a8ff 5821 * @}
bogdanm 0:9b334a45a8ff 5822 */ /* end of group PMC_Register_Masks */
bogdanm 0:9b334a45a8ff 5823
bogdanm 0:9b334a45a8ff 5824
bogdanm 0:9b334a45a8ff 5825 /* PMC - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 5826 /** Peripheral PMC base address */
bogdanm 0:9b334a45a8ff 5827 #define PMC_BASE (0x4007D000u)
bogdanm 0:9b334a45a8ff 5828 /** Peripheral PMC base pointer */
bogdanm 0:9b334a45a8ff 5829 #define PMC ((PMC_Type *)PMC_BASE)
bogdanm 0:9b334a45a8ff 5830 /** Array initializer of PMC peripheral base addresses */
bogdanm 0:9b334a45a8ff 5831 #define PMC_BASE_ADDRS { PMC_BASE }
bogdanm 0:9b334a45a8ff 5832 /** Array initializer of PMC peripheral base pointers */
bogdanm 0:9b334a45a8ff 5833 #define PMC_BASE_PTRS { PMC }
bogdanm 0:9b334a45a8ff 5834 /** Interrupt vectors for the PMC peripheral type */
bogdanm 0:9b334a45a8ff 5835 #define PMC_IRQS { LVD_LVW_IRQn }
bogdanm 0:9b334a45a8ff 5836
bogdanm 0:9b334a45a8ff 5837 /*!
bogdanm 0:9b334a45a8ff 5838 * @}
bogdanm 0:9b334a45a8ff 5839 */ /* end of group PMC_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 5840
bogdanm 0:9b334a45a8ff 5841
bogdanm 0:9b334a45a8ff 5842 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 5843 -- PORT Peripheral Access Layer
bogdanm 0:9b334a45a8ff 5844 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 5845
bogdanm 0:9b334a45a8ff 5846 /*!
bogdanm 0:9b334a45a8ff 5847 * @addtogroup PORT_Peripheral_Access_Layer PORT Peripheral Access Layer
bogdanm 0:9b334a45a8ff 5848 * @{
bogdanm 0:9b334a45a8ff 5849 */
bogdanm 0:9b334a45a8ff 5850
bogdanm 0:9b334a45a8ff 5851 /** PORT - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 5852 typedef struct {
bogdanm 0:9b334a45a8ff 5853 __IO uint32_t PCR[32]; /**< Pin Control Register n, array offset: 0x0, array step: 0x4 */
bogdanm 0:9b334a45a8ff 5854 __O uint32_t GPCLR; /**< Global Pin Control Low Register, offset: 0x80 */
bogdanm 0:9b334a45a8ff 5855 __O uint32_t GPCHR; /**< Global Pin Control High Register, offset: 0x84 */
bogdanm 0:9b334a45a8ff 5856 uint8_t RESERVED_0[24];
bogdanm 0:9b334a45a8ff 5857 __IO uint32_t ISFR; /**< Interrupt Status Flag Register, offset: 0xA0 */
bogdanm 0:9b334a45a8ff 5858 uint8_t RESERVED_1[28];
bogdanm 0:9b334a45a8ff 5859 __IO uint32_t DFER; /**< Digital Filter Enable Register, offset: 0xC0 */
bogdanm 0:9b334a45a8ff 5860 __IO uint32_t DFCR; /**< Digital Filter Clock Register, offset: 0xC4 */
bogdanm 0:9b334a45a8ff 5861 __IO uint32_t DFWR; /**< Digital Filter Width Register, offset: 0xC8 */
mbed_official 121:7f86b4238bec 5862 } PORT_Type;
bogdanm 0:9b334a45a8ff 5863
bogdanm 0:9b334a45a8ff 5864 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 5865 -- PORT Register Masks
bogdanm 0:9b334a45a8ff 5866 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 5867
bogdanm 0:9b334a45a8ff 5868 /*!
bogdanm 0:9b334a45a8ff 5869 * @addtogroup PORT_Register_Masks PORT Register Masks
bogdanm 0:9b334a45a8ff 5870 * @{
bogdanm 0:9b334a45a8ff 5871 */
bogdanm 0:9b334a45a8ff 5872
mbed_official 121:7f86b4238bec 5873 /*! @name PCR - Pin Control Register n */
mbed_official 121:7f86b4238bec 5874 #define PORT_PCR_PS_MASK (0x1U)
mbed_official 121:7f86b4238bec 5875 #define PORT_PCR_PS_SHIFT (0U)
mbed_official 121:7f86b4238bec 5876 #define PORT_PCR_PS(x) (((uint32_t)(((uint32_t)(x)) << PORT_PCR_PS_SHIFT)) & PORT_PCR_PS_MASK)
mbed_official 121:7f86b4238bec 5877 #define PORT_PCR_PE_MASK (0x2U)
mbed_official 121:7f86b4238bec 5878 #define PORT_PCR_PE_SHIFT (1U)
mbed_official 121:7f86b4238bec 5879 #define PORT_PCR_PE(x) (((uint32_t)(((uint32_t)(x)) << PORT_PCR_PE_SHIFT)) & PORT_PCR_PE_MASK)
mbed_official 121:7f86b4238bec 5880 #define PORT_PCR_SRE_MASK (0x4U)
mbed_official 121:7f86b4238bec 5881 #define PORT_PCR_SRE_SHIFT (2U)
mbed_official 121:7f86b4238bec 5882 #define PORT_PCR_SRE(x) (((uint32_t)(((uint32_t)(x)) << PORT_PCR_SRE_SHIFT)) & PORT_PCR_SRE_MASK)
mbed_official 121:7f86b4238bec 5883 #define PORT_PCR_PFE_MASK (0x10U)
mbed_official 121:7f86b4238bec 5884 #define PORT_PCR_PFE_SHIFT (4U)
mbed_official 121:7f86b4238bec 5885 #define PORT_PCR_PFE(x) (((uint32_t)(((uint32_t)(x)) << PORT_PCR_PFE_SHIFT)) & PORT_PCR_PFE_MASK)
mbed_official 121:7f86b4238bec 5886 #define PORT_PCR_ODE_MASK (0x20U)
mbed_official 121:7f86b4238bec 5887 #define PORT_PCR_ODE_SHIFT (5U)
mbed_official 121:7f86b4238bec 5888 #define PORT_PCR_ODE(x) (((uint32_t)(((uint32_t)(x)) << PORT_PCR_ODE_SHIFT)) & PORT_PCR_ODE_MASK)
mbed_official 121:7f86b4238bec 5889 #define PORT_PCR_DSE_MASK (0x40U)
mbed_official 121:7f86b4238bec 5890 #define PORT_PCR_DSE_SHIFT (6U)
mbed_official 121:7f86b4238bec 5891 #define PORT_PCR_DSE(x) (((uint32_t)(((uint32_t)(x)) << PORT_PCR_DSE_SHIFT)) & PORT_PCR_DSE_MASK)
mbed_official 121:7f86b4238bec 5892 #define PORT_PCR_MUX_MASK (0x700U)
mbed_official 121:7f86b4238bec 5893 #define PORT_PCR_MUX_SHIFT (8U)
mbed_official 121:7f86b4238bec 5894 #define PORT_PCR_MUX(x) (((uint32_t)(((uint32_t)(x)) << PORT_PCR_MUX_SHIFT)) & PORT_PCR_MUX_MASK)
mbed_official 121:7f86b4238bec 5895 #define PORT_PCR_LK_MASK (0x8000U)
mbed_official 121:7f86b4238bec 5896 #define PORT_PCR_LK_SHIFT (15U)
mbed_official 121:7f86b4238bec 5897 #define PORT_PCR_LK(x) (((uint32_t)(((uint32_t)(x)) << PORT_PCR_LK_SHIFT)) & PORT_PCR_LK_MASK)
mbed_official 121:7f86b4238bec 5898 #define PORT_PCR_IRQC_MASK (0xF0000U)
mbed_official 121:7f86b4238bec 5899 #define PORT_PCR_IRQC_SHIFT (16U)
mbed_official 121:7f86b4238bec 5900 #define PORT_PCR_IRQC(x) (((uint32_t)(((uint32_t)(x)) << PORT_PCR_IRQC_SHIFT)) & PORT_PCR_IRQC_MASK)
mbed_official 121:7f86b4238bec 5901 #define PORT_PCR_ISF_MASK (0x1000000U)
mbed_official 121:7f86b4238bec 5902 #define PORT_PCR_ISF_SHIFT (24U)
mbed_official 121:7f86b4238bec 5903 #define PORT_PCR_ISF(x) (((uint32_t)(((uint32_t)(x)) << PORT_PCR_ISF_SHIFT)) & PORT_PCR_ISF_MASK)
mbed_official 121:7f86b4238bec 5904
mbed_official 121:7f86b4238bec 5905 /* The count of PORT_PCR */
mbed_official 121:7f86b4238bec 5906 #define PORT_PCR_COUNT (32U)
mbed_official 121:7f86b4238bec 5907
mbed_official 121:7f86b4238bec 5908 /*! @name GPCLR - Global Pin Control Low Register */
mbed_official 121:7f86b4238bec 5909 #define PORT_GPCLR_GPWD_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 5910 #define PORT_GPCLR_GPWD_SHIFT (0U)
mbed_official 121:7f86b4238bec 5911 #define PORT_GPCLR_GPWD(x) (((uint32_t)(((uint32_t)(x)) << PORT_GPCLR_GPWD_SHIFT)) & PORT_GPCLR_GPWD_MASK)
mbed_official 121:7f86b4238bec 5912 #define PORT_GPCLR_GPWE_MASK (0xFFFF0000U)
mbed_official 121:7f86b4238bec 5913 #define PORT_GPCLR_GPWE_SHIFT (16U)
mbed_official 121:7f86b4238bec 5914 #define PORT_GPCLR_GPWE(x) (((uint32_t)(((uint32_t)(x)) << PORT_GPCLR_GPWE_SHIFT)) & PORT_GPCLR_GPWE_MASK)
mbed_official 121:7f86b4238bec 5915
mbed_official 121:7f86b4238bec 5916 /*! @name GPCHR - Global Pin Control High Register */
mbed_official 121:7f86b4238bec 5917 #define PORT_GPCHR_GPWD_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 5918 #define PORT_GPCHR_GPWD_SHIFT (0U)
mbed_official 121:7f86b4238bec 5919 #define PORT_GPCHR_GPWD(x) (((uint32_t)(((uint32_t)(x)) << PORT_GPCHR_GPWD_SHIFT)) & PORT_GPCHR_GPWD_MASK)
mbed_official 121:7f86b4238bec 5920 #define PORT_GPCHR_GPWE_MASK (0xFFFF0000U)
mbed_official 121:7f86b4238bec 5921 #define PORT_GPCHR_GPWE_SHIFT (16U)
mbed_official 121:7f86b4238bec 5922 #define PORT_GPCHR_GPWE(x) (((uint32_t)(((uint32_t)(x)) << PORT_GPCHR_GPWE_SHIFT)) & PORT_GPCHR_GPWE_MASK)
mbed_official 121:7f86b4238bec 5923
mbed_official 121:7f86b4238bec 5924 /*! @name ISFR - Interrupt Status Flag Register */
mbed_official 121:7f86b4238bec 5925 #define PORT_ISFR_ISF_MASK (0xFFFFFFFFU)
mbed_official 121:7f86b4238bec 5926 #define PORT_ISFR_ISF_SHIFT (0U)
mbed_official 121:7f86b4238bec 5927 #define PORT_ISFR_ISF(x) (((uint32_t)(((uint32_t)(x)) << PORT_ISFR_ISF_SHIFT)) & PORT_ISFR_ISF_MASK)
mbed_official 121:7f86b4238bec 5928
mbed_official 121:7f86b4238bec 5929 /*! @name DFER - Digital Filter Enable Register */
mbed_official 121:7f86b4238bec 5930 #define PORT_DFER_DFE_MASK (0xFFFFFFFFU)
mbed_official 121:7f86b4238bec 5931 #define PORT_DFER_DFE_SHIFT (0U)
mbed_official 121:7f86b4238bec 5932 #define PORT_DFER_DFE(x) (((uint32_t)(((uint32_t)(x)) << PORT_DFER_DFE_SHIFT)) & PORT_DFER_DFE_MASK)
mbed_official 121:7f86b4238bec 5933
mbed_official 121:7f86b4238bec 5934 /*! @name DFCR - Digital Filter Clock Register */
mbed_official 121:7f86b4238bec 5935 #define PORT_DFCR_CS_MASK (0x1U)
mbed_official 121:7f86b4238bec 5936 #define PORT_DFCR_CS_SHIFT (0U)
mbed_official 121:7f86b4238bec 5937 #define PORT_DFCR_CS(x) (((uint32_t)(((uint32_t)(x)) << PORT_DFCR_CS_SHIFT)) & PORT_DFCR_CS_MASK)
mbed_official 121:7f86b4238bec 5938
mbed_official 121:7f86b4238bec 5939 /*! @name DFWR - Digital Filter Width Register */
mbed_official 121:7f86b4238bec 5940 #define PORT_DFWR_FILT_MASK (0x1FU)
mbed_official 121:7f86b4238bec 5941 #define PORT_DFWR_FILT_SHIFT (0U)
mbed_official 121:7f86b4238bec 5942 #define PORT_DFWR_FILT(x) (((uint32_t)(((uint32_t)(x)) << PORT_DFWR_FILT_SHIFT)) & PORT_DFWR_FILT_MASK)
mbed_official 121:7f86b4238bec 5943
bogdanm 0:9b334a45a8ff 5944
bogdanm 0:9b334a45a8ff 5945 /*!
bogdanm 0:9b334a45a8ff 5946 * @}
bogdanm 0:9b334a45a8ff 5947 */ /* end of group PORT_Register_Masks */
bogdanm 0:9b334a45a8ff 5948
bogdanm 0:9b334a45a8ff 5949
bogdanm 0:9b334a45a8ff 5950 /* PORT - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 5951 /** Peripheral PORTA base address */
bogdanm 0:9b334a45a8ff 5952 #define PORTA_BASE (0x40049000u)
bogdanm 0:9b334a45a8ff 5953 /** Peripheral PORTA base pointer */
bogdanm 0:9b334a45a8ff 5954 #define PORTA ((PORT_Type *)PORTA_BASE)
bogdanm 0:9b334a45a8ff 5955 /** Peripheral PORTB base address */
bogdanm 0:9b334a45a8ff 5956 #define PORTB_BASE (0x4004A000u)
bogdanm 0:9b334a45a8ff 5957 /** Peripheral PORTB base pointer */
bogdanm 0:9b334a45a8ff 5958 #define PORTB ((PORT_Type *)PORTB_BASE)
bogdanm 0:9b334a45a8ff 5959 /** Peripheral PORTC base address */
bogdanm 0:9b334a45a8ff 5960 #define PORTC_BASE (0x4004B000u)
bogdanm 0:9b334a45a8ff 5961 /** Peripheral PORTC base pointer */
bogdanm 0:9b334a45a8ff 5962 #define PORTC ((PORT_Type *)PORTC_BASE)
bogdanm 0:9b334a45a8ff 5963 /** Peripheral PORTD base address */
bogdanm 0:9b334a45a8ff 5964 #define PORTD_BASE (0x4004C000u)
bogdanm 0:9b334a45a8ff 5965 /** Peripheral PORTD base pointer */
bogdanm 0:9b334a45a8ff 5966 #define PORTD ((PORT_Type *)PORTD_BASE)
bogdanm 0:9b334a45a8ff 5967 /** Peripheral PORTE base address */
bogdanm 0:9b334a45a8ff 5968 #define PORTE_BASE (0x4004D000u)
bogdanm 0:9b334a45a8ff 5969 /** Peripheral PORTE base pointer */
bogdanm 0:9b334a45a8ff 5970 #define PORTE ((PORT_Type *)PORTE_BASE)
bogdanm 0:9b334a45a8ff 5971 /** Array initializer of PORT peripheral base addresses */
bogdanm 0:9b334a45a8ff 5972 #define PORT_BASE_ADDRS { PORTA_BASE, PORTB_BASE, PORTC_BASE, PORTD_BASE, PORTE_BASE }
bogdanm 0:9b334a45a8ff 5973 /** Array initializer of PORT peripheral base pointers */
bogdanm 0:9b334a45a8ff 5974 #define PORT_BASE_PTRS { PORTA, PORTB, PORTC, PORTD, PORTE }
bogdanm 0:9b334a45a8ff 5975 /** Interrupt vectors for the PORT peripheral type */
bogdanm 0:9b334a45a8ff 5976 #define PORT_IRQS { PORTA_IRQn, PORTB_IRQn, PORTC_IRQn, PORTD_IRQn, PORTE_IRQn }
bogdanm 0:9b334a45a8ff 5977
bogdanm 0:9b334a45a8ff 5978 /*!
bogdanm 0:9b334a45a8ff 5979 * @}
bogdanm 0:9b334a45a8ff 5980 */ /* end of group PORT_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 5981
bogdanm 0:9b334a45a8ff 5982
bogdanm 0:9b334a45a8ff 5983 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 5984 -- RCM Peripheral Access Layer
bogdanm 0:9b334a45a8ff 5985 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 5986
bogdanm 0:9b334a45a8ff 5987 /*!
bogdanm 0:9b334a45a8ff 5988 * @addtogroup RCM_Peripheral_Access_Layer RCM Peripheral Access Layer
bogdanm 0:9b334a45a8ff 5989 * @{
bogdanm 0:9b334a45a8ff 5990 */
bogdanm 0:9b334a45a8ff 5991
bogdanm 0:9b334a45a8ff 5992 /** RCM - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 5993 typedef struct {
bogdanm 0:9b334a45a8ff 5994 __I uint8_t SRS0; /**< System Reset Status Register 0, offset: 0x0 */
bogdanm 0:9b334a45a8ff 5995 __I uint8_t SRS1; /**< System Reset Status Register 1, offset: 0x1 */
bogdanm 0:9b334a45a8ff 5996 uint8_t RESERVED_0[2];
bogdanm 0:9b334a45a8ff 5997 __IO uint8_t RPFC; /**< Reset Pin Filter Control register, offset: 0x4 */
bogdanm 0:9b334a45a8ff 5998 __IO uint8_t RPFW; /**< Reset Pin Filter Width register, offset: 0x5 */
bogdanm 0:9b334a45a8ff 5999 uint8_t RESERVED_1[1];
bogdanm 0:9b334a45a8ff 6000 __I uint8_t MR; /**< Mode Register, offset: 0x7 */
bogdanm 0:9b334a45a8ff 6001 __IO uint8_t SSRS0; /**< Sticky System Reset Status Register 0, offset: 0x8 */
bogdanm 0:9b334a45a8ff 6002 __IO uint8_t SSRS1; /**< Sticky System Reset Status Register 1, offset: 0x9 */
mbed_official 121:7f86b4238bec 6003 } RCM_Type;
bogdanm 0:9b334a45a8ff 6004
bogdanm 0:9b334a45a8ff 6005 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 6006 -- RCM Register Masks
bogdanm 0:9b334a45a8ff 6007 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 6008
bogdanm 0:9b334a45a8ff 6009 /*!
bogdanm 0:9b334a45a8ff 6010 * @addtogroup RCM_Register_Masks RCM Register Masks
bogdanm 0:9b334a45a8ff 6011 * @{
bogdanm 0:9b334a45a8ff 6012 */
bogdanm 0:9b334a45a8ff 6013
mbed_official 121:7f86b4238bec 6014 /*! @name SRS0 - System Reset Status Register 0 */
mbed_official 121:7f86b4238bec 6015 #define RCM_SRS0_WAKEUP_MASK (0x1U)
mbed_official 121:7f86b4238bec 6016 #define RCM_SRS0_WAKEUP_SHIFT (0U)
mbed_official 121:7f86b4238bec 6017 #define RCM_SRS0_WAKEUP(x) (((uint8_t)(((uint8_t)(x)) << RCM_SRS0_WAKEUP_SHIFT)) & RCM_SRS0_WAKEUP_MASK)
mbed_official 121:7f86b4238bec 6018 #define RCM_SRS0_LVD_MASK (0x2U)
mbed_official 121:7f86b4238bec 6019 #define RCM_SRS0_LVD_SHIFT (1U)
mbed_official 121:7f86b4238bec 6020 #define RCM_SRS0_LVD(x) (((uint8_t)(((uint8_t)(x)) << RCM_SRS0_LVD_SHIFT)) & RCM_SRS0_LVD_MASK)
mbed_official 121:7f86b4238bec 6021 #define RCM_SRS0_LOC_MASK (0x4U)
mbed_official 121:7f86b4238bec 6022 #define RCM_SRS0_LOC_SHIFT (2U)
mbed_official 121:7f86b4238bec 6023 #define RCM_SRS0_LOC(x) (((uint8_t)(((uint8_t)(x)) << RCM_SRS0_LOC_SHIFT)) & RCM_SRS0_LOC_MASK)
mbed_official 121:7f86b4238bec 6024 #define RCM_SRS0_LOL_MASK (0x8U)
mbed_official 121:7f86b4238bec 6025 #define RCM_SRS0_LOL_SHIFT (3U)
mbed_official 121:7f86b4238bec 6026 #define RCM_SRS0_LOL(x) (((uint8_t)(((uint8_t)(x)) << RCM_SRS0_LOL_SHIFT)) & RCM_SRS0_LOL_MASK)
mbed_official 121:7f86b4238bec 6027 #define RCM_SRS0_WDOG_MASK (0x20U)
mbed_official 121:7f86b4238bec 6028 #define RCM_SRS0_WDOG_SHIFT (5U)
mbed_official 121:7f86b4238bec 6029 #define RCM_SRS0_WDOG(x) (((uint8_t)(((uint8_t)(x)) << RCM_SRS0_WDOG_SHIFT)) & RCM_SRS0_WDOG_MASK)
mbed_official 121:7f86b4238bec 6030 #define RCM_SRS0_PIN_MASK (0x40U)
mbed_official 121:7f86b4238bec 6031 #define RCM_SRS0_PIN_SHIFT (6U)
mbed_official 121:7f86b4238bec 6032 #define RCM_SRS0_PIN(x) (((uint8_t)(((uint8_t)(x)) << RCM_SRS0_PIN_SHIFT)) & RCM_SRS0_PIN_MASK)
mbed_official 121:7f86b4238bec 6033 #define RCM_SRS0_POR_MASK (0x80U)
mbed_official 121:7f86b4238bec 6034 #define RCM_SRS0_POR_SHIFT (7U)
mbed_official 121:7f86b4238bec 6035 #define RCM_SRS0_POR(x) (((uint8_t)(((uint8_t)(x)) << RCM_SRS0_POR_SHIFT)) & RCM_SRS0_POR_MASK)
mbed_official 121:7f86b4238bec 6036
mbed_official 121:7f86b4238bec 6037 /*! @name SRS1 - System Reset Status Register 1 */
mbed_official 121:7f86b4238bec 6038 #define RCM_SRS1_JTAG_MASK (0x1U)
mbed_official 121:7f86b4238bec 6039 #define RCM_SRS1_JTAG_SHIFT (0U)
mbed_official 121:7f86b4238bec 6040 #define RCM_SRS1_JTAG(x) (((uint8_t)(((uint8_t)(x)) << RCM_SRS1_JTAG_SHIFT)) & RCM_SRS1_JTAG_MASK)
mbed_official 121:7f86b4238bec 6041 #define RCM_SRS1_LOCKUP_MASK (0x2U)
mbed_official 121:7f86b4238bec 6042 #define RCM_SRS1_LOCKUP_SHIFT (1U)
mbed_official 121:7f86b4238bec 6043 #define RCM_SRS1_LOCKUP(x) (((uint8_t)(((uint8_t)(x)) << RCM_SRS1_LOCKUP_SHIFT)) & RCM_SRS1_LOCKUP_MASK)
mbed_official 121:7f86b4238bec 6044 #define RCM_SRS1_SW_MASK (0x4U)
mbed_official 121:7f86b4238bec 6045 #define RCM_SRS1_SW_SHIFT (2U)
mbed_official 121:7f86b4238bec 6046 #define RCM_SRS1_SW(x) (((uint8_t)(((uint8_t)(x)) << RCM_SRS1_SW_SHIFT)) & RCM_SRS1_SW_MASK)
mbed_official 121:7f86b4238bec 6047 #define RCM_SRS1_MDM_AP_MASK (0x8U)
mbed_official 121:7f86b4238bec 6048 #define RCM_SRS1_MDM_AP_SHIFT (3U)
mbed_official 121:7f86b4238bec 6049 #define RCM_SRS1_MDM_AP(x) (((uint8_t)(((uint8_t)(x)) << RCM_SRS1_MDM_AP_SHIFT)) & RCM_SRS1_MDM_AP_MASK)
mbed_official 121:7f86b4238bec 6050 #define RCM_SRS1_EZPT_MASK (0x10U)
mbed_official 121:7f86b4238bec 6051 #define RCM_SRS1_EZPT_SHIFT (4U)
mbed_official 121:7f86b4238bec 6052 #define RCM_SRS1_EZPT(x) (((uint8_t)(((uint8_t)(x)) << RCM_SRS1_EZPT_SHIFT)) & RCM_SRS1_EZPT_MASK)
mbed_official 121:7f86b4238bec 6053 #define RCM_SRS1_SACKERR_MASK (0x20U)
mbed_official 121:7f86b4238bec 6054 #define RCM_SRS1_SACKERR_SHIFT (5U)
mbed_official 121:7f86b4238bec 6055 #define RCM_SRS1_SACKERR(x) (((uint8_t)(((uint8_t)(x)) << RCM_SRS1_SACKERR_SHIFT)) & RCM_SRS1_SACKERR_MASK)
mbed_official 121:7f86b4238bec 6056
mbed_official 121:7f86b4238bec 6057 /*! @name RPFC - Reset Pin Filter Control register */
mbed_official 121:7f86b4238bec 6058 #define RCM_RPFC_RSTFLTSRW_MASK (0x3U)
mbed_official 121:7f86b4238bec 6059 #define RCM_RPFC_RSTFLTSRW_SHIFT (0U)
mbed_official 121:7f86b4238bec 6060 #define RCM_RPFC_RSTFLTSRW(x) (((uint8_t)(((uint8_t)(x)) << RCM_RPFC_RSTFLTSRW_SHIFT)) & RCM_RPFC_RSTFLTSRW_MASK)
mbed_official 121:7f86b4238bec 6061 #define RCM_RPFC_RSTFLTSS_MASK (0x4U)
mbed_official 121:7f86b4238bec 6062 #define RCM_RPFC_RSTFLTSS_SHIFT (2U)
mbed_official 121:7f86b4238bec 6063 #define RCM_RPFC_RSTFLTSS(x) (((uint8_t)(((uint8_t)(x)) << RCM_RPFC_RSTFLTSS_SHIFT)) & RCM_RPFC_RSTFLTSS_MASK)
mbed_official 121:7f86b4238bec 6064
mbed_official 121:7f86b4238bec 6065 /*! @name RPFW - Reset Pin Filter Width register */
mbed_official 121:7f86b4238bec 6066 #define RCM_RPFW_RSTFLTSEL_MASK (0x1FU)
mbed_official 121:7f86b4238bec 6067 #define RCM_RPFW_RSTFLTSEL_SHIFT (0U)
mbed_official 121:7f86b4238bec 6068 #define RCM_RPFW_RSTFLTSEL(x) (((uint8_t)(((uint8_t)(x)) << RCM_RPFW_RSTFLTSEL_SHIFT)) & RCM_RPFW_RSTFLTSEL_MASK)
mbed_official 121:7f86b4238bec 6069
mbed_official 121:7f86b4238bec 6070 /*! @name MR - Mode Register */
mbed_official 121:7f86b4238bec 6071 #define RCM_MR_EZP_MS_MASK (0x2U)
mbed_official 121:7f86b4238bec 6072 #define RCM_MR_EZP_MS_SHIFT (1U)
mbed_official 121:7f86b4238bec 6073 #define RCM_MR_EZP_MS(x) (((uint8_t)(((uint8_t)(x)) << RCM_MR_EZP_MS_SHIFT)) & RCM_MR_EZP_MS_MASK)
mbed_official 121:7f86b4238bec 6074
mbed_official 121:7f86b4238bec 6075 /*! @name SSRS0 - Sticky System Reset Status Register 0 */
mbed_official 121:7f86b4238bec 6076 #define RCM_SSRS0_SWAKEUP_MASK (0x1U)
mbed_official 121:7f86b4238bec 6077 #define RCM_SSRS0_SWAKEUP_SHIFT (0U)
mbed_official 121:7f86b4238bec 6078 #define RCM_SSRS0_SWAKEUP(x) (((uint8_t)(((uint8_t)(x)) << RCM_SSRS0_SWAKEUP_SHIFT)) & RCM_SSRS0_SWAKEUP_MASK)
mbed_official 121:7f86b4238bec 6079 #define RCM_SSRS0_SLVD_MASK (0x2U)
mbed_official 121:7f86b4238bec 6080 #define RCM_SSRS0_SLVD_SHIFT (1U)
mbed_official 121:7f86b4238bec 6081 #define RCM_SSRS0_SLVD(x) (((uint8_t)(((uint8_t)(x)) << RCM_SSRS0_SLVD_SHIFT)) & RCM_SSRS0_SLVD_MASK)
mbed_official 121:7f86b4238bec 6082 #define RCM_SSRS0_SLOC_MASK (0x4U)
mbed_official 121:7f86b4238bec 6083 #define RCM_SSRS0_SLOC_SHIFT (2U)
mbed_official 121:7f86b4238bec 6084 #define RCM_SSRS0_SLOC(x) (((uint8_t)(((uint8_t)(x)) << RCM_SSRS0_SLOC_SHIFT)) & RCM_SSRS0_SLOC_MASK)
mbed_official 121:7f86b4238bec 6085 #define RCM_SSRS0_SLOL_MASK (0x8U)
mbed_official 121:7f86b4238bec 6086 #define RCM_SSRS0_SLOL_SHIFT (3U)
mbed_official 121:7f86b4238bec 6087 #define RCM_SSRS0_SLOL(x) (((uint8_t)(((uint8_t)(x)) << RCM_SSRS0_SLOL_SHIFT)) & RCM_SSRS0_SLOL_MASK)
mbed_official 121:7f86b4238bec 6088 #define RCM_SSRS0_SWDOG_MASK (0x20U)
mbed_official 121:7f86b4238bec 6089 #define RCM_SSRS0_SWDOG_SHIFT (5U)
mbed_official 121:7f86b4238bec 6090 #define RCM_SSRS0_SWDOG(x) (((uint8_t)(((uint8_t)(x)) << RCM_SSRS0_SWDOG_SHIFT)) & RCM_SSRS0_SWDOG_MASK)
mbed_official 121:7f86b4238bec 6091 #define RCM_SSRS0_SPIN_MASK (0x40U)
mbed_official 121:7f86b4238bec 6092 #define RCM_SSRS0_SPIN_SHIFT (6U)
mbed_official 121:7f86b4238bec 6093 #define RCM_SSRS0_SPIN(x) (((uint8_t)(((uint8_t)(x)) << RCM_SSRS0_SPIN_SHIFT)) & RCM_SSRS0_SPIN_MASK)
mbed_official 121:7f86b4238bec 6094 #define RCM_SSRS0_SPOR_MASK (0x80U)
mbed_official 121:7f86b4238bec 6095 #define RCM_SSRS0_SPOR_SHIFT (7U)
mbed_official 121:7f86b4238bec 6096 #define RCM_SSRS0_SPOR(x) (((uint8_t)(((uint8_t)(x)) << RCM_SSRS0_SPOR_SHIFT)) & RCM_SSRS0_SPOR_MASK)
mbed_official 121:7f86b4238bec 6097
mbed_official 121:7f86b4238bec 6098 /*! @name SSRS1 - Sticky System Reset Status Register 1 */
mbed_official 121:7f86b4238bec 6099 #define RCM_SSRS1_SJTAG_MASK (0x1U)
mbed_official 121:7f86b4238bec 6100 #define RCM_SSRS1_SJTAG_SHIFT (0U)
mbed_official 121:7f86b4238bec 6101 #define RCM_SSRS1_SJTAG(x) (((uint8_t)(((uint8_t)(x)) << RCM_SSRS1_SJTAG_SHIFT)) & RCM_SSRS1_SJTAG_MASK)
mbed_official 121:7f86b4238bec 6102 #define RCM_SSRS1_SLOCKUP_MASK (0x2U)
mbed_official 121:7f86b4238bec 6103 #define RCM_SSRS1_SLOCKUP_SHIFT (1U)
mbed_official 121:7f86b4238bec 6104 #define RCM_SSRS1_SLOCKUP(x) (((uint8_t)(((uint8_t)(x)) << RCM_SSRS1_SLOCKUP_SHIFT)) & RCM_SSRS1_SLOCKUP_MASK)
mbed_official 121:7f86b4238bec 6105 #define RCM_SSRS1_SSW_MASK (0x4U)
mbed_official 121:7f86b4238bec 6106 #define RCM_SSRS1_SSW_SHIFT (2U)
mbed_official 121:7f86b4238bec 6107 #define RCM_SSRS1_SSW(x) (((uint8_t)(((uint8_t)(x)) << RCM_SSRS1_SSW_SHIFT)) & RCM_SSRS1_SSW_MASK)
mbed_official 121:7f86b4238bec 6108 #define RCM_SSRS1_SMDM_AP_MASK (0x8U)
mbed_official 121:7f86b4238bec 6109 #define RCM_SSRS1_SMDM_AP_SHIFT (3U)
mbed_official 121:7f86b4238bec 6110 #define RCM_SSRS1_SMDM_AP(x) (((uint8_t)(((uint8_t)(x)) << RCM_SSRS1_SMDM_AP_SHIFT)) & RCM_SSRS1_SMDM_AP_MASK)
mbed_official 121:7f86b4238bec 6111 #define RCM_SSRS1_SEZPT_MASK (0x10U)
mbed_official 121:7f86b4238bec 6112 #define RCM_SSRS1_SEZPT_SHIFT (4U)
mbed_official 121:7f86b4238bec 6113 #define RCM_SSRS1_SEZPT(x) (((uint8_t)(((uint8_t)(x)) << RCM_SSRS1_SEZPT_SHIFT)) & RCM_SSRS1_SEZPT_MASK)
mbed_official 121:7f86b4238bec 6114 #define RCM_SSRS1_SSACKERR_MASK (0x20U)
mbed_official 121:7f86b4238bec 6115 #define RCM_SSRS1_SSACKERR_SHIFT (5U)
mbed_official 121:7f86b4238bec 6116 #define RCM_SSRS1_SSACKERR(x) (((uint8_t)(((uint8_t)(x)) << RCM_SSRS1_SSACKERR_SHIFT)) & RCM_SSRS1_SSACKERR_MASK)
mbed_official 121:7f86b4238bec 6117
bogdanm 0:9b334a45a8ff 6118
bogdanm 0:9b334a45a8ff 6119 /*!
bogdanm 0:9b334a45a8ff 6120 * @}
bogdanm 0:9b334a45a8ff 6121 */ /* end of group RCM_Register_Masks */
bogdanm 0:9b334a45a8ff 6122
bogdanm 0:9b334a45a8ff 6123
bogdanm 0:9b334a45a8ff 6124 /* RCM - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 6125 /** Peripheral RCM base address */
bogdanm 0:9b334a45a8ff 6126 #define RCM_BASE (0x4007F000u)
bogdanm 0:9b334a45a8ff 6127 /** Peripheral RCM base pointer */
bogdanm 0:9b334a45a8ff 6128 #define RCM ((RCM_Type *)RCM_BASE)
bogdanm 0:9b334a45a8ff 6129 /** Array initializer of RCM peripheral base addresses */
bogdanm 0:9b334a45a8ff 6130 #define RCM_BASE_ADDRS { RCM_BASE }
bogdanm 0:9b334a45a8ff 6131 /** Array initializer of RCM peripheral base pointers */
bogdanm 0:9b334a45a8ff 6132 #define RCM_BASE_PTRS { RCM }
bogdanm 0:9b334a45a8ff 6133
bogdanm 0:9b334a45a8ff 6134 /*!
bogdanm 0:9b334a45a8ff 6135 * @}
bogdanm 0:9b334a45a8ff 6136 */ /* end of group RCM_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 6137
bogdanm 0:9b334a45a8ff 6138
bogdanm 0:9b334a45a8ff 6139 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 6140 -- RFSYS Peripheral Access Layer
bogdanm 0:9b334a45a8ff 6141 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 6142
bogdanm 0:9b334a45a8ff 6143 /*!
bogdanm 0:9b334a45a8ff 6144 * @addtogroup RFSYS_Peripheral_Access_Layer RFSYS Peripheral Access Layer
bogdanm 0:9b334a45a8ff 6145 * @{
bogdanm 0:9b334a45a8ff 6146 */
bogdanm 0:9b334a45a8ff 6147
bogdanm 0:9b334a45a8ff 6148 /** RFSYS - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 6149 typedef struct {
bogdanm 0:9b334a45a8ff 6150 __IO uint32_t REG[8]; /**< Register file register, array offset: 0x0, array step: 0x4 */
mbed_official 121:7f86b4238bec 6151 } RFSYS_Type;
bogdanm 0:9b334a45a8ff 6152
bogdanm 0:9b334a45a8ff 6153 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 6154 -- RFSYS Register Masks
bogdanm 0:9b334a45a8ff 6155 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 6156
bogdanm 0:9b334a45a8ff 6157 /*!
bogdanm 0:9b334a45a8ff 6158 * @addtogroup RFSYS_Register_Masks RFSYS Register Masks
bogdanm 0:9b334a45a8ff 6159 * @{
bogdanm 0:9b334a45a8ff 6160 */
bogdanm 0:9b334a45a8ff 6161
mbed_official 121:7f86b4238bec 6162 /*! @name REG - Register file register */
mbed_official 121:7f86b4238bec 6163 #define RFSYS_REG_LL_MASK (0xFFU)
mbed_official 121:7f86b4238bec 6164 #define RFSYS_REG_LL_SHIFT (0U)
mbed_official 121:7f86b4238bec 6165 #define RFSYS_REG_LL(x) (((uint32_t)(((uint32_t)(x)) << RFSYS_REG_LL_SHIFT)) & RFSYS_REG_LL_MASK)
mbed_official 121:7f86b4238bec 6166 #define RFSYS_REG_LH_MASK (0xFF00U)
mbed_official 121:7f86b4238bec 6167 #define RFSYS_REG_LH_SHIFT (8U)
mbed_official 121:7f86b4238bec 6168 #define RFSYS_REG_LH(x) (((uint32_t)(((uint32_t)(x)) << RFSYS_REG_LH_SHIFT)) & RFSYS_REG_LH_MASK)
mbed_official 121:7f86b4238bec 6169 #define RFSYS_REG_HL_MASK (0xFF0000U)
mbed_official 121:7f86b4238bec 6170 #define RFSYS_REG_HL_SHIFT (16U)
mbed_official 121:7f86b4238bec 6171 #define RFSYS_REG_HL(x) (((uint32_t)(((uint32_t)(x)) << RFSYS_REG_HL_SHIFT)) & RFSYS_REG_HL_MASK)
mbed_official 121:7f86b4238bec 6172 #define RFSYS_REG_HH_MASK (0xFF000000U)
mbed_official 121:7f86b4238bec 6173 #define RFSYS_REG_HH_SHIFT (24U)
mbed_official 121:7f86b4238bec 6174 #define RFSYS_REG_HH(x) (((uint32_t)(((uint32_t)(x)) << RFSYS_REG_HH_SHIFT)) & RFSYS_REG_HH_MASK)
mbed_official 121:7f86b4238bec 6175
mbed_official 121:7f86b4238bec 6176 /* The count of RFSYS_REG */
mbed_official 121:7f86b4238bec 6177 #define RFSYS_REG_COUNT (8U)
mbed_official 121:7f86b4238bec 6178
bogdanm 0:9b334a45a8ff 6179
bogdanm 0:9b334a45a8ff 6180 /*!
bogdanm 0:9b334a45a8ff 6181 * @}
bogdanm 0:9b334a45a8ff 6182 */ /* end of group RFSYS_Register_Masks */
bogdanm 0:9b334a45a8ff 6183
bogdanm 0:9b334a45a8ff 6184
bogdanm 0:9b334a45a8ff 6185 /* RFSYS - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 6186 /** Peripheral RFSYS base address */
bogdanm 0:9b334a45a8ff 6187 #define RFSYS_BASE (0x40041000u)
bogdanm 0:9b334a45a8ff 6188 /** Peripheral RFSYS base pointer */
bogdanm 0:9b334a45a8ff 6189 #define RFSYS ((RFSYS_Type *)RFSYS_BASE)
bogdanm 0:9b334a45a8ff 6190 /** Array initializer of RFSYS peripheral base addresses */
bogdanm 0:9b334a45a8ff 6191 #define RFSYS_BASE_ADDRS { RFSYS_BASE }
bogdanm 0:9b334a45a8ff 6192 /** Array initializer of RFSYS peripheral base pointers */
bogdanm 0:9b334a45a8ff 6193 #define RFSYS_BASE_PTRS { RFSYS }
bogdanm 0:9b334a45a8ff 6194
bogdanm 0:9b334a45a8ff 6195 /*!
bogdanm 0:9b334a45a8ff 6196 * @}
bogdanm 0:9b334a45a8ff 6197 */ /* end of group RFSYS_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 6198
bogdanm 0:9b334a45a8ff 6199
bogdanm 0:9b334a45a8ff 6200 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 6201 -- RFVBAT Peripheral Access Layer
bogdanm 0:9b334a45a8ff 6202 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 6203
bogdanm 0:9b334a45a8ff 6204 /*!
bogdanm 0:9b334a45a8ff 6205 * @addtogroup RFVBAT_Peripheral_Access_Layer RFVBAT Peripheral Access Layer
bogdanm 0:9b334a45a8ff 6206 * @{
bogdanm 0:9b334a45a8ff 6207 */
bogdanm 0:9b334a45a8ff 6208
bogdanm 0:9b334a45a8ff 6209 /** RFVBAT - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 6210 typedef struct {
bogdanm 0:9b334a45a8ff 6211 __IO uint32_t REG[8]; /**< VBAT register file register, array offset: 0x0, array step: 0x4 */
mbed_official 121:7f86b4238bec 6212 } RFVBAT_Type;
bogdanm 0:9b334a45a8ff 6213
bogdanm 0:9b334a45a8ff 6214 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 6215 -- RFVBAT Register Masks
bogdanm 0:9b334a45a8ff 6216 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 6217
bogdanm 0:9b334a45a8ff 6218 /*!
bogdanm 0:9b334a45a8ff 6219 * @addtogroup RFVBAT_Register_Masks RFVBAT Register Masks
bogdanm 0:9b334a45a8ff 6220 * @{
bogdanm 0:9b334a45a8ff 6221 */
bogdanm 0:9b334a45a8ff 6222
mbed_official 121:7f86b4238bec 6223 /*! @name REG - VBAT register file register */
mbed_official 121:7f86b4238bec 6224 #define RFVBAT_REG_LL_MASK (0xFFU)
mbed_official 121:7f86b4238bec 6225 #define RFVBAT_REG_LL_SHIFT (0U)
mbed_official 121:7f86b4238bec 6226 #define RFVBAT_REG_LL(x) (((uint32_t)(((uint32_t)(x)) << RFVBAT_REG_LL_SHIFT)) & RFVBAT_REG_LL_MASK)
mbed_official 121:7f86b4238bec 6227 #define RFVBAT_REG_LH_MASK (0xFF00U)
mbed_official 121:7f86b4238bec 6228 #define RFVBAT_REG_LH_SHIFT (8U)
mbed_official 121:7f86b4238bec 6229 #define RFVBAT_REG_LH(x) (((uint32_t)(((uint32_t)(x)) << RFVBAT_REG_LH_SHIFT)) & RFVBAT_REG_LH_MASK)
mbed_official 121:7f86b4238bec 6230 #define RFVBAT_REG_HL_MASK (0xFF0000U)
mbed_official 121:7f86b4238bec 6231 #define RFVBAT_REG_HL_SHIFT (16U)
mbed_official 121:7f86b4238bec 6232 #define RFVBAT_REG_HL(x) (((uint32_t)(((uint32_t)(x)) << RFVBAT_REG_HL_SHIFT)) & RFVBAT_REG_HL_MASK)
mbed_official 121:7f86b4238bec 6233 #define RFVBAT_REG_HH_MASK (0xFF000000U)
mbed_official 121:7f86b4238bec 6234 #define RFVBAT_REG_HH_SHIFT (24U)
mbed_official 121:7f86b4238bec 6235 #define RFVBAT_REG_HH(x) (((uint32_t)(((uint32_t)(x)) << RFVBAT_REG_HH_SHIFT)) & RFVBAT_REG_HH_MASK)
mbed_official 121:7f86b4238bec 6236
mbed_official 121:7f86b4238bec 6237 /* The count of RFVBAT_REG */
mbed_official 121:7f86b4238bec 6238 #define RFVBAT_REG_COUNT (8U)
mbed_official 121:7f86b4238bec 6239
bogdanm 0:9b334a45a8ff 6240
bogdanm 0:9b334a45a8ff 6241 /*!
bogdanm 0:9b334a45a8ff 6242 * @}
bogdanm 0:9b334a45a8ff 6243 */ /* end of group RFVBAT_Register_Masks */
bogdanm 0:9b334a45a8ff 6244
bogdanm 0:9b334a45a8ff 6245
bogdanm 0:9b334a45a8ff 6246 /* RFVBAT - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 6247 /** Peripheral RFVBAT base address */
bogdanm 0:9b334a45a8ff 6248 #define RFVBAT_BASE (0x4003E000u)
bogdanm 0:9b334a45a8ff 6249 /** Peripheral RFVBAT base pointer */
bogdanm 0:9b334a45a8ff 6250 #define RFVBAT ((RFVBAT_Type *)RFVBAT_BASE)
bogdanm 0:9b334a45a8ff 6251 /** Array initializer of RFVBAT peripheral base addresses */
bogdanm 0:9b334a45a8ff 6252 #define RFVBAT_BASE_ADDRS { RFVBAT_BASE }
bogdanm 0:9b334a45a8ff 6253 /** Array initializer of RFVBAT peripheral base pointers */
bogdanm 0:9b334a45a8ff 6254 #define RFVBAT_BASE_PTRS { RFVBAT }
bogdanm 0:9b334a45a8ff 6255
bogdanm 0:9b334a45a8ff 6256 /*!
bogdanm 0:9b334a45a8ff 6257 * @}
bogdanm 0:9b334a45a8ff 6258 */ /* end of group RFVBAT_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 6259
bogdanm 0:9b334a45a8ff 6260
bogdanm 0:9b334a45a8ff 6261 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 6262 -- RNG Peripheral Access Layer
bogdanm 0:9b334a45a8ff 6263 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 6264
bogdanm 0:9b334a45a8ff 6265 /*!
bogdanm 0:9b334a45a8ff 6266 * @addtogroup RNG_Peripheral_Access_Layer RNG Peripheral Access Layer
bogdanm 0:9b334a45a8ff 6267 * @{
bogdanm 0:9b334a45a8ff 6268 */
bogdanm 0:9b334a45a8ff 6269
bogdanm 0:9b334a45a8ff 6270 /** RNG - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 6271 typedef struct {
bogdanm 0:9b334a45a8ff 6272 __IO uint32_t CR; /**< RNGA Control Register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 6273 __I uint32_t SR; /**< RNGA Status Register, offset: 0x4 */
bogdanm 0:9b334a45a8ff 6274 __O uint32_t ER; /**< RNGA Entropy Register, offset: 0x8 */
bogdanm 0:9b334a45a8ff 6275 __I uint32_t OR; /**< RNGA Output Register, offset: 0xC */
mbed_official 121:7f86b4238bec 6276 } RNG_Type;
bogdanm 0:9b334a45a8ff 6277
bogdanm 0:9b334a45a8ff 6278 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 6279 -- RNG Register Masks
bogdanm 0:9b334a45a8ff 6280 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 6281
bogdanm 0:9b334a45a8ff 6282 /*!
bogdanm 0:9b334a45a8ff 6283 * @addtogroup RNG_Register_Masks RNG Register Masks
bogdanm 0:9b334a45a8ff 6284 * @{
bogdanm 0:9b334a45a8ff 6285 */
bogdanm 0:9b334a45a8ff 6286
mbed_official 121:7f86b4238bec 6287 /*! @name CR - RNGA Control Register */
mbed_official 121:7f86b4238bec 6288 #define RNG_CR_GO_MASK (0x1U)
mbed_official 121:7f86b4238bec 6289 #define RNG_CR_GO_SHIFT (0U)
mbed_official 121:7f86b4238bec 6290 #define RNG_CR_GO(x) (((uint32_t)(((uint32_t)(x)) << RNG_CR_GO_SHIFT)) & RNG_CR_GO_MASK)
mbed_official 121:7f86b4238bec 6291 #define RNG_CR_HA_MASK (0x2U)
mbed_official 121:7f86b4238bec 6292 #define RNG_CR_HA_SHIFT (1U)
mbed_official 121:7f86b4238bec 6293 #define RNG_CR_HA(x) (((uint32_t)(((uint32_t)(x)) << RNG_CR_HA_SHIFT)) & RNG_CR_HA_MASK)
mbed_official 121:7f86b4238bec 6294 #define RNG_CR_INTM_MASK (0x4U)
mbed_official 121:7f86b4238bec 6295 #define RNG_CR_INTM_SHIFT (2U)
mbed_official 121:7f86b4238bec 6296 #define RNG_CR_INTM(x) (((uint32_t)(((uint32_t)(x)) << RNG_CR_INTM_SHIFT)) & RNG_CR_INTM_MASK)
mbed_official 121:7f86b4238bec 6297 #define RNG_CR_CLRI_MASK (0x8U)
mbed_official 121:7f86b4238bec 6298 #define RNG_CR_CLRI_SHIFT (3U)
mbed_official 121:7f86b4238bec 6299 #define RNG_CR_CLRI(x) (((uint32_t)(((uint32_t)(x)) << RNG_CR_CLRI_SHIFT)) & RNG_CR_CLRI_MASK)
mbed_official 121:7f86b4238bec 6300 #define RNG_CR_SLP_MASK (0x10U)
mbed_official 121:7f86b4238bec 6301 #define RNG_CR_SLP_SHIFT (4U)
mbed_official 121:7f86b4238bec 6302 #define RNG_CR_SLP(x) (((uint32_t)(((uint32_t)(x)) << RNG_CR_SLP_SHIFT)) & RNG_CR_SLP_MASK)
mbed_official 121:7f86b4238bec 6303
mbed_official 121:7f86b4238bec 6304 /*! @name SR - RNGA Status Register */
mbed_official 121:7f86b4238bec 6305 #define RNG_SR_SECV_MASK (0x1U)
mbed_official 121:7f86b4238bec 6306 #define RNG_SR_SECV_SHIFT (0U)
mbed_official 121:7f86b4238bec 6307 #define RNG_SR_SECV(x) (((uint32_t)(((uint32_t)(x)) << RNG_SR_SECV_SHIFT)) & RNG_SR_SECV_MASK)
mbed_official 121:7f86b4238bec 6308 #define RNG_SR_LRS_MASK (0x2U)
mbed_official 121:7f86b4238bec 6309 #define RNG_SR_LRS_SHIFT (1U)
mbed_official 121:7f86b4238bec 6310 #define RNG_SR_LRS(x) (((uint32_t)(((uint32_t)(x)) << RNG_SR_LRS_SHIFT)) & RNG_SR_LRS_MASK)
mbed_official 121:7f86b4238bec 6311 #define RNG_SR_ORU_MASK (0x4U)
mbed_official 121:7f86b4238bec 6312 #define RNG_SR_ORU_SHIFT (2U)
mbed_official 121:7f86b4238bec 6313 #define RNG_SR_ORU(x) (((uint32_t)(((uint32_t)(x)) << RNG_SR_ORU_SHIFT)) & RNG_SR_ORU_MASK)
mbed_official 121:7f86b4238bec 6314 #define RNG_SR_ERRI_MASK (0x8U)
mbed_official 121:7f86b4238bec 6315 #define RNG_SR_ERRI_SHIFT (3U)
mbed_official 121:7f86b4238bec 6316 #define RNG_SR_ERRI(x) (((uint32_t)(((uint32_t)(x)) << RNG_SR_ERRI_SHIFT)) & RNG_SR_ERRI_MASK)
mbed_official 121:7f86b4238bec 6317 #define RNG_SR_SLP_MASK (0x10U)
mbed_official 121:7f86b4238bec 6318 #define RNG_SR_SLP_SHIFT (4U)
mbed_official 121:7f86b4238bec 6319 #define RNG_SR_SLP(x) (((uint32_t)(((uint32_t)(x)) << RNG_SR_SLP_SHIFT)) & RNG_SR_SLP_MASK)
mbed_official 121:7f86b4238bec 6320 #define RNG_SR_OREG_LVL_MASK (0xFF00U)
mbed_official 121:7f86b4238bec 6321 #define RNG_SR_OREG_LVL_SHIFT (8U)
mbed_official 121:7f86b4238bec 6322 #define RNG_SR_OREG_LVL(x) (((uint32_t)(((uint32_t)(x)) << RNG_SR_OREG_LVL_SHIFT)) & RNG_SR_OREG_LVL_MASK)
mbed_official 121:7f86b4238bec 6323 #define RNG_SR_OREG_SIZE_MASK (0xFF0000U)
mbed_official 121:7f86b4238bec 6324 #define RNG_SR_OREG_SIZE_SHIFT (16U)
mbed_official 121:7f86b4238bec 6325 #define RNG_SR_OREG_SIZE(x) (((uint32_t)(((uint32_t)(x)) << RNG_SR_OREG_SIZE_SHIFT)) & RNG_SR_OREG_SIZE_MASK)
mbed_official 121:7f86b4238bec 6326
mbed_official 121:7f86b4238bec 6327 /*! @name ER - RNGA Entropy Register */
mbed_official 121:7f86b4238bec 6328 #define RNG_ER_EXT_ENT_MASK (0xFFFFFFFFU)
mbed_official 121:7f86b4238bec 6329 #define RNG_ER_EXT_ENT_SHIFT (0U)
mbed_official 121:7f86b4238bec 6330 #define RNG_ER_EXT_ENT(x) (((uint32_t)(((uint32_t)(x)) << RNG_ER_EXT_ENT_SHIFT)) & RNG_ER_EXT_ENT_MASK)
mbed_official 121:7f86b4238bec 6331
mbed_official 121:7f86b4238bec 6332 /*! @name OR - RNGA Output Register */
mbed_official 121:7f86b4238bec 6333 #define RNG_OR_RANDOUT_MASK (0xFFFFFFFFU)
mbed_official 121:7f86b4238bec 6334 #define RNG_OR_RANDOUT_SHIFT (0U)
mbed_official 121:7f86b4238bec 6335 #define RNG_OR_RANDOUT(x) (((uint32_t)(((uint32_t)(x)) << RNG_OR_RANDOUT_SHIFT)) & RNG_OR_RANDOUT_MASK)
mbed_official 121:7f86b4238bec 6336
bogdanm 0:9b334a45a8ff 6337
bogdanm 0:9b334a45a8ff 6338 /*!
bogdanm 0:9b334a45a8ff 6339 * @}
bogdanm 0:9b334a45a8ff 6340 */ /* end of group RNG_Register_Masks */
bogdanm 0:9b334a45a8ff 6341
bogdanm 0:9b334a45a8ff 6342
bogdanm 0:9b334a45a8ff 6343 /* RNG - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 6344 /** Peripheral RNG base address */
bogdanm 0:9b334a45a8ff 6345 #define RNG_BASE (0x40029000u)
bogdanm 0:9b334a45a8ff 6346 /** Peripheral RNG base pointer */
bogdanm 0:9b334a45a8ff 6347 #define RNG ((RNG_Type *)RNG_BASE)
bogdanm 0:9b334a45a8ff 6348 /** Array initializer of RNG peripheral base addresses */
bogdanm 0:9b334a45a8ff 6349 #define RNG_BASE_ADDRS { RNG_BASE }
bogdanm 0:9b334a45a8ff 6350 /** Array initializer of RNG peripheral base pointers */
bogdanm 0:9b334a45a8ff 6351 #define RNG_BASE_PTRS { RNG }
bogdanm 0:9b334a45a8ff 6352 /** Interrupt vectors for the RNG peripheral type */
bogdanm 0:9b334a45a8ff 6353 #define RNG_IRQS { RNG_IRQn }
bogdanm 0:9b334a45a8ff 6354
bogdanm 0:9b334a45a8ff 6355 /*!
bogdanm 0:9b334a45a8ff 6356 * @}
bogdanm 0:9b334a45a8ff 6357 */ /* end of group RNG_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 6358
bogdanm 0:9b334a45a8ff 6359
bogdanm 0:9b334a45a8ff 6360 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 6361 -- RTC Peripheral Access Layer
bogdanm 0:9b334a45a8ff 6362 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 6363
bogdanm 0:9b334a45a8ff 6364 /*!
bogdanm 0:9b334a45a8ff 6365 * @addtogroup RTC_Peripheral_Access_Layer RTC Peripheral Access Layer
bogdanm 0:9b334a45a8ff 6366 * @{
bogdanm 0:9b334a45a8ff 6367 */
bogdanm 0:9b334a45a8ff 6368
bogdanm 0:9b334a45a8ff 6369 /** RTC - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 6370 typedef struct {
bogdanm 0:9b334a45a8ff 6371 __IO uint32_t TSR; /**< RTC Time Seconds Register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 6372 __IO uint32_t TPR; /**< RTC Time Prescaler Register, offset: 0x4 */
bogdanm 0:9b334a45a8ff 6373 __IO uint32_t TAR; /**< RTC Time Alarm Register, offset: 0x8 */
bogdanm 0:9b334a45a8ff 6374 __IO uint32_t TCR; /**< RTC Time Compensation Register, offset: 0xC */
bogdanm 0:9b334a45a8ff 6375 __IO uint32_t CR; /**< RTC Control Register, offset: 0x10 */
bogdanm 0:9b334a45a8ff 6376 __IO uint32_t SR; /**< RTC Status Register, offset: 0x14 */
bogdanm 0:9b334a45a8ff 6377 __IO uint32_t LR; /**< RTC Lock Register, offset: 0x18 */
bogdanm 0:9b334a45a8ff 6378 __IO uint32_t IER; /**< RTC Interrupt Enable Register, offset: 0x1C */
bogdanm 0:9b334a45a8ff 6379 uint8_t RESERVED_0[2016];
bogdanm 0:9b334a45a8ff 6380 __IO uint32_t WAR; /**< RTC Write Access Register, offset: 0x800 */
bogdanm 0:9b334a45a8ff 6381 __IO uint32_t RAR; /**< RTC Read Access Register, offset: 0x804 */
mbed_official 121:7f86b4238bec 6382 } RTC_Type;
bogdanm 0:9b334a45a8ff 6383
bogdanm 0:9b334a45a8ff 6384 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 6385 -- RTC Register Masks
bogdanm 0:9b334a45a8ff 6386 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 6387
bogdanm 0:9b334a45a8ff 6388 /*!
bogdanm 0:9b334a45a8ff 6389 * @addtogroup RTC_Register_Masks RTC Register Masks
bogdanm 0:9b334a45a8ff 6390 * @{
bogdanm 0:9b334a45a8ff 6391 */
bogdanm 0:9b334a45a8ff 6392
mbed_official 121:7f86b4238bec 6393 /*! @name TSR - RTC Time Seconds Register */
mbed_official 121:7f86b4238bec 6394 #define RTC_TSR_TSR_MASK (0xFFFFFFFFU)
mbed_official 121:7f86b4238bec 6395 #define RTC_TSR_TSR_SHIFT (0U)
mbed_official 121:7f86b4238bec 6396 #define RTC_TSR_TSR(x) (((uint32_t)(((uint32_t)(x)) << RTC_TSR_TSR_SHIFT)) & RTC_TSR_TSR_MASK)
mbed_official 121:7f86b4238bec 6397
mbed_official 121:7f86b4238bec 6398 /*! @name TPR - RTC Time Prescaler Register */
mbed_official 121:7f86b4238bec 6399 #define RTC_TPR_TPR_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 6400 #define RTC_TPR_TPR_SHIFT (0U)
mbed_official 121:7f86b4238bec 6401 #define RTC_TPR_TPR(x) (((uint32_t)(((uint32_t)(x)) << RTC_TPR_TPR_SHIFT)) & RTC_TPR_TPR_MASK)
mbed_official 121:7f86b4238bec 6402
mbed_official 121:7f86b4238bec 6403 /*! @name TAR - RTC Time Alarm Register */
mbed_official 121:7f86b4238bec 6404 #define RTC_TAR_TAR_MASK (0xFFFFFFFFU)
mbed_official 121:7f86b4238bec 6405 #define RTC_TAR_TAR_SHIFT (0U)
mbed_official 121:7f86b4238bec 6406 #define RTC_TAR_TAR(x) (((uint32_t)(((uint32_t)(x)) << RTC_TAR_TAR_SHIFT)) & RTC_TAR_TAR_MASK)
mbed_official 121:7f86b4238bec 6407
mbed_official 121:7f86b4238bec 6408 /*! @name TCR - RTC Time Compensation Register */
mbed_official 121:7f86b4238bec 6409 #define RTC_TCR_TCR_MASK (0xFFU)
mbed_official 121:7f86b4238bec 6410 #define RTC_TCR_TCR_SHIFT (0U)
mbed_official 121:7f86b4238bec 6411 #define RTC_TCR_TCR(x) (((uint32_t)(((uint32_t)(x)) << RTC_TCR_TCR_SHIFT)) & RTC_TCR_TCR_MASK)
mbed_official 121:7f86b4238bec 6412 #define RTC_TCR_CIR_MASK (0xFF00U)
mbed_official 121:7f86b4238bec 6413 #define RTC_TCR_CIR_SHIFT (8U)
mbed_official 121:7f86b4238bec 6414 #define RTC_TCR_CIR(x) (((uint32_t)(((uint32_t)(x)) << RTC_TCR_CIR_SHIFT)) & RTC_TCR_CIR_MASK)
mbed_official 121:7f86b4238bec 6415 #define RTC_TCR_TCV_MASK (0xFF0000U)
mbed_official 121:7f86b4238bec 6416 #define RTC_TCR_TCV_SHIFT (16U)
mbed_official 121:7f86b4238bec 6417 #define RTC_TCR_TCV(x) (((uint32_t)(((uint32_t)(x)) << RTC_TCR_TCV_SHIFT)) & RTC_TCR_TCV_MASK)
mbed_official 121:7f86b4238bec 6418 #define RTC_TCR_CIC_MASK (0xFF000000U)
mbed_official 121:7f86b4238bec 6419 #define RTC_TCR_CIC_SHIFT (24U)
mbed_official 121:7f86b4238bec 6420 #define RTC_TCR_CIC(x) (((uint32_t)(((uint32_t)(x)) << RTC_TCR_CIC_SHIFT)) & RTC_TCR_CIC_MASK)
mbed_official 121:7f86b4238bec 6421
mbed_official 121:7f86b4238bec 6422 /*! @name CR - RTC Control Register */
mbed_official 121:7f86b4238bec 6423 #define RTC_CR_SWR_MASK (0x1U)
mbed_official 121:7f86b4238bec 6424 #define RTC_CR_SWR_SHIFT (0U)
mbed_official 121:7f86b4238bec 6425 #define RTC_CR_SWR(x) (((uint32_t)(((uint32_t)(x)) << RTC_CR_SWR_SHIFT)) & RTC_CR_SWR_MASK)
mbed_official 121:7f86b4238bec 6426 #define RTC_CR_WPE_MASK (0x2U)
mbed_official 121:7f86b4238bec 6427 #define RTC_CR_WPE_SHIFT (1U)
mbed_official 121:7f86b4238bec 6428 #define RTC_CR_WPE(x) (((uint32_t)(((uint32_t)(x)) << RTC_CR_WPE_SHIFT)) & RTC_CR_WPE_MASK)
mbed_official 121:7f86b4238bec 6429 #define RTC_CR_SUP_MASK (0x4U)
mbed_official 121:7f86b4238bec 6430 #define RTC_CR_SUP_SHIFT (2U)
mbed_official 121:7f86b4238bec 6431 #define RTC_CR_SUP(x) (((uint32_t)(((uint32_t)(x)) << RTC_CR_SUP_SHIFT)) & RTC_CR_SUP_MASK)
mbed_official 121:7f86b4238bec 6432 #define RTC_CR_UM_MASK (0x8U)
mbed_official 121:7f86b4238bec 6433 #define RTC_CR_UM_SHIFT (3U)
mbed_official 121:7f86b4238bec 6434 #define RTC_CR_UM(x) (((uint32_t)(((uint32_t)(x)) << RTC_CR_UM_SHIFT)) & RTC_CR_UM_MASK)
mbed_official 121:7f86b4238bec 6435 #define RTC_CR_WPS_MASK (0x10U)
mbed_official 121:7f86b4238bec 6436 #define RTC_CR_WPS_SHIFT (4U)
mbed_official 121:7f86b4238bec 6437 #define RTC_CR_WPS(x) (((uint32_t)(((uint32_t)(x)) << RTC_CR_WPS_SHIFT)) & RTC_CR_WPS_MASK)
mbed_official 121:7f86b4238bec 6438 #define RTC_CR_OSCE_MASK (0x100U)
mbed_official 121:7f86b4238bec 6439 #define RTC_CR_OSCE_SHIFT (8U)
mbed_official 121:7f86b4238bec 6440 #define RTC_CR_OSCE(x) (((uint32_t)(((uint32_t)(x)) << RTC_CR_OSCE_SHIFT)) & RTC_CR_OSCE_MASK)
mbed_official 121:7f86b4238bec 6441 #define RTC_CR_CLKO_MASK (0x200U)
mbed_official 121:7f86b4238bec 6442 #define RTC_CR_CLKO_SHIFT (9U)
mbed_official 121:7f86b4238bec 6443 #define RTC_CR_CLKO(x) (((uint32_t)(((uint32_t)(x)) << RTC_CR_CLKO_SHIFT)) & RTC_CR_CLKO_MASK)
mbed_official 121:7f86b4238bec 6444 #define RTC_CR_SC16P_MASK (0x400U)
mbed_official 121:7f86b4238bec 6445 #define RTC_CR_SC16P_SHIFT (10U)
mbed_official 121:7f86b4238bec 6446 #define RTC_CR_SC16P(x) (((uint32_t)(((uint32_t)(x)) << RTC_CR_SC16P_SHIFT)) & RTC_CR_SC16P_MASK)
mbed_official 121:7f86b4238bec 6447 #define RTC_CR_SC8P_MASK (0x800U)
mbed_official 121:7f86b4238bec 6448 #define RTC_CR_SC8P_SHIFT (11U)
mbed_official 121:7f86b4238bec 6449 #define RTC_CR_SC8P(x) (((uint32_t)(((uint32_t)(x)) << RTC_CR_SC8P_SHIFT)) & RTC_CR_SC8P_MASK)
mbed_official 121:7f86b4238bec 6450 #define RTC_CR_SC4P_MASK (0x1000U)
mbed_official 121:7f86b4238bec 6451 #define RTC_CR_SC4P_SHIFT (12U)
mbed_official 121:7f86b4238bec 6452 #define RTC_CR_SC4P(x) (((uint32_t)(((uint32_t)(x)) << RTC_CR_SC4P_SHIFT)) & RTC_CR_SC4P_MASK)
mbed_official 121:7f86b4238bec 6453 #define RTC_CR_SC2P_MASK (0x2000U)
mbed_official 121:7f86b4238bec 6454 #define RTC_CR_SC2P_SHIFT (13U)
mbed_official 121:7f86b4238bec 6455 #define RTC_CR_SC2P(x) (((uint32_t)(((uint32_t)(x)) << RTC_CR_SC2P_SHIFT)) & RTC_CR_SC2P_MASK)
mbed_official 121:7f86b4238bec 6456
mbed_official 121:7f86b4238bec 6457 /*! @name SR - RTC Status Register */
mbed_official 121:7f86b4238bec 6458 #define RTC_SR_TIF_MASK (0x1U)
mbed_official 121:7f86b4238bec 6459 #define RTC_SR_TIF_SHIFT (0U)
mbed_official 121:7f86b4238bec 6460 #define RTC_SR_TIF(x) (((uint32_t)(((uint32_t)(x)) << RTC_SR_TIF_SHIFT)) & RTC_SR_TIF_MASK)
mbed_official 121:7f86b4238bec 6461 #define RTC_SR_TOF_MASK (0x2U)
mbed_official 121:7f86b4238bec 6462 #define RTC_SR_TOF_SHIFT (1U)
mbed_official 121:7f86b4238bec 6463 #define RTC_SR_TOF(x) (((uint32_t)(((uint32_t)(x)) << RTC_SR_TOF_SHIFT)) & RTC_SR_TOF_MASK)
mbed_official 121:7f86b4238bec 6464 #define RTC_SR_TAF_MASK (0x4U)
mbed_official 121:7f86b4238bec 6465 #define RTC_SR_TAF_SHIFT (2U)
mbed_official 121:7f86b4238bec 6466 #define RTC_SR_TAF(x) (((uint32_t)(((uint32_t)(x)) << RTC_SR_TAF_SHIFT)) & RTC_SR_TAF_MASK)
mbed_official 121:7f86b4238bec 6467 #define RTC_SR_TCE_MASK (0x10U)
mbed_official 121:7f86b4238bec 6468 #define RTC_SR_TCE_SHIFT (4U)
mbed_official 121:7f86b4238bec 6469 #define RTC_SR_TCE(x) (((uint32_t)(((uint32_t)(x)) << RTC_SR_TCE_SHIFT)) & RTC_SR_TCE_MASK)
mbed_official 121:7f86b4238bec 6470
mbed_official 121:7f86b4238bec 6471 /*! @name LR - RTC Lock Register */
mbed_official 121:7f86b4238bec 6472 #define RTC_LR_TCL_MASK (0x8U)
mbed_official 121:7f86b4238bec 6473 #define RTC_LR_TCL_SHIFT (3U)
mbed_official 121:7f86b4238bec 6474 #define RTC_LR_TCL(x) (((uint32_t)(((uint32_t)(x)) << RTC_LR_TCL_SHIFT)) & RTC_LR_TCL_MASK)
mbed_official 121:7f86b4238bec 6475 #define RTC_LR_CRL_MASK (0x10U)
mbed_official 121:7f86b4238bec 6476 #define RTC_LR_CRL_SHIFT (4U)
mbed_official 121:7f86b4238bec 6477 #define RTC_LR_CRL(x) (((uint32_t)(((uint32_t)(x)) << RTC_LR_CRL_SHIFT)) & RTC_LR_CRL_MASK)
mbed_official 121:7f86b4238bec 6478 #define RTC_LR_SRL_MASK (0x20U)
mbed_official 121:7f86b4238bec 6479 #define RTC_LR_SRL_SHIFT (5U)
mbed_official 121:7f86b4238bec 6480 #define RTC_LR_SRL(x) (((uint32_t)(((uint32_t)(x)) << RTC_LR_SRL_SHIFT)) & RTC_LR_SRL_MASK)
mbed_official 121:7f86b4238bec 6481 #define RTC_LR_LRL_MASK (0x40U)
mbed_official 121:7f86b4238bec 6482 #define RTC_LR_LRL_SHIFT (6U)
mbed_official 121:7f86b4238bec 6483 #define RTC_LR_LRL(x) (((uint32_t)(((uint32_t)(x)) << RTC_LR_LRL_SHIFT)) & RTC_LR_LRL_MASK)
mbed_official 121:7f86b4238bec 6484
mbed_official 121:7f86b4238bec 6485 /*! @name IER - RTC Interrupt Enable Register */
mbed_official 121:7f86b4238bec 6486 #define RTC_IER_TIIE_MASK (0x1U)
mbed_official 121:7f86b4238bec 6487 #define RTC_IER_TIIE_SHIFT (0U)
mbed_official 121:7f86b4238bec 6488 #define RTC_IER_TIIE(x) (((uint32_t)(((uint32_t)(x)) << RTC_IER_TIIE_SHIFT)) & RTC_IER_TIIE_MASK)
mbed_official 121:7f86b4238bec 6489 #define RTC_IER_TOIE_MASK (0x2U)
mbed_official 121:7f86b4238bec 6490 #define RTC_IER_TOIE_SHIFT (1U)
mbed_official 121:7f86b4238bec 6491 #define RTC_IER_TOIE(x) (((uint32_t)(((uint32_t)(x)) << RTC_IER_TOIE_SHIFT)) & RTC_IER_TOIE_MASK)
mbed_official 121:7f86b4238bec 6492 #define RTC_IER_TAIE_MASK (0x4U)
mbed_official 121:7f86b4238bec 6493 #define RTC_IER_TAIE_SHIFT (2U)
mbed_official 121:7f86b4238bec 6494 #define RTC_IER_TAIE(x) (((uint32_t)(((uint32_t)(x)) << RTC_IER_TAIE_SHIFT)) & RTC_IER_TAIE_MASK)
mbed_official 121:7f86b4238bec 6495 #define RTC_IER_TSIE_MASK (0x10U)
mbed_official 121:7f86b4238bec 6496 #define RTC_IER_TSIE_SHIFT (4U)
mbed_official 121:7f86b4238bec 6497 #define RTC_IER_TSIE(x) (((uint32_t)(((uint32_t)(x)) << RTC_IER_TSIE_SHIFT)) & RTC_IER_TSIE_MASK)
mbed_official 121:7f86b4238bec 6498 #define RTC_IER_WPON_MASK (0x80U)
mbed_official 121:7f86b4238bec 6499 #define RTC_IER_WPON_SHIFT (7U)
mbed_official 121:7f86b4238bec 6500 #define RTC_IER_WPON(x) (((uint32_t)(((uint32_t)(x)) << RTC_IER_WPON_SHIFT)) & RTC_IER_WPON_MASK)
mbed_official 121:7f86b4238bec 6501
mbed_official 121:7f86b4238bec 6502 /*! @name WAR - RTC Write Access Register */
mbed_official 121:7f86b4238bec 6503 #define RTC_WAR_TSRW_MASK (0x1U)
mbed_official 121:7f86b4238bec 6504 #define RTC_WAR_TSRW_SHIFT (0U)
mbed_official 121:7f86b4238bec 6505 #define RTC_WAR_TSRW(x) (((uint32_t)(((uint32_t)(x)) << RTC_WAR_TSRW_SHIFT)) & RTC_WAR_TSRW_MASK)
mbed_official 121:7f86b4238bec 6506 #define RTC_WAR_TPRW_MASK (0x2U)
mbed_official 121:7f86b4238bec 6507 #define RTC_WAR_TPRW_SHIFT (1U)
mbed_official 121:7f86b4238bec 6508 #define RTC_WAR_TPRW(x) (((uint32_t)(((uint32_t)(x)) << RTC_WAR_TPRW_SHIFT)) & RTC_WAR_TPRW_MASK)
mbed_official 121:7f86b4238bec 6509 #define RTC_WAR_TARW_MASK (0x4U)
mbed_official 121:7f86b4238bec 6510 #define RTC_WAR_TARW_SHIFT (2U)
mbed_official 121:7f86b4238bec 6511 #define RTC_WAR_TARW(x) (((uint32_t)(((uint32_t)(x)) << RTC_WAR_TARW_SHIFT)) & RTC_WAR_TARW_MASK)
mbed_official 121:7f86b4238bec 6512 #define RTC_WAR_TCRW_MASK (0x8U)
mbed_official 121:7f86b4238bec 6513 #define RTC_WAR_TCRW_SHIFT (3U)
mbed_official 121:7f86b4238bec 6514 #define RTC_WAR_TCRW(x) (((uint32_t)(((uint32_t)(x)) << RTC_WAR_TCRW_SHIFT)) & RTC_WAR_TCRW_MASK)
mbed_official 121:7f86b4238bec 6515 #define RTC_WAR_CRW_MASK (0x10U)
mbed_official 121:7f86b4238bec 6516 #define RTC_WAR_CRW_SHIFT (4U)
mbed_official 121:7f86b4238bec 6517 #define RTC_WAR_CRW(x) (((uint32_t)(((uint32_t)(x)) << RTC_WAR_CRW_SHIFT)) & RTC_WAR_CRW_MASK)
mbed_official 121:7f86b4238bec 6518 #define RTC_WAR_SRW_MASK (0x20U)
mbed_official 121:7f86b4238bec 6519 #define RTC_WAR_SRW_SHIFT (5U)
mbed_official 121:7f86b4238bec 6520 #define RTC_WAR_SRW(x) (((uint32_t)(((uint32_t)(x)) << RTC_WAR_SRW_SHIFT)) & RTC_WAR_SRW_MASK)
mbed_official 121:7f86b4238bec 6521 #define RTC_WAR_LRW_MASK (0x40U)
mbed_official 121:7f86b4238bec 6522 #define RTC_WAR_LRW_SHIFT (6U)
mbed_official 121:7f86b4238bec 6523 #define RTC_WAR_LRW(x) (((uint32_t)(((uint32_t)(x)) << RTC_WAR_LRW_SHIFT)) & RTC_WAR_LRW_MASK)
mbed_official 121:7f86b4238bec 6524 #define RTC_WAR_IERW_MASK (0x80U)
mbed_official 121:7f86b4238bec 6525 #define RTC_WAR_IERW_SHIFT (7U)
mbed_official 121:7f86b4238bec 6526 #define RTC_WAR_IERW(x) (((uint32_t)(((uint32_t)(x)) << RTC_WAR_IERW_SHIFT)) & RTC_WAR_IERW_MASK)
mbed_official 121:7f86b4238bec 6527
mbed_official 121:7f86b4238bec 6528 /*! @name RAR - RTC Read Access Register */
mbed_official 121:7f86b4238bec 6529 #define RTC_RAR_TSRR_MASK (0x1U)
mbed_official 121:7f86b4238bec 6530 #define RTC_RAR_TSRR_SHIFT (0U)
mbed_official 121:7f86b4238bec 6531 #define RTC_RAR_TSRR(x) (((uint32_t)(((uint32_t)(x)) << RTC_RAR_TSRR_SHIFT)) & RTC_RAR_TSRR_MASK)
mbed_official 121:7f86b4238bec 6532 #define RTC_RAR_TPRR_MASK (0x2U)
mbed_official 121:7f86b4238bec 6533 #define RTC_RAR_TPRR_SHIFT (1U)
mbed_official 121:7f86b4238bec 6534 #define RTC_RAR_TPRR(x) (((uint32_t)(((uint32_t)(x)) << RTC_RAR_TPRR_SHIFT)) & RTC_RAR_TPRR_MASK)
mbed_official 121:7f86b4238bec 6535 #define RTC_RAR_TARR_MASK (0x4U)
mbed_official 121:7f86b4238bec 6536 #define RTC_RAR_TARR_SHIFT (2U)
mbed_official 121:7f86b4238bec 6537 #define RTC_RAR_TARR(x) (((uint32_t)(((uint32_t)(x)) << RTC_RAR_TARR_SHIFT)) & RTC_RAR_TARR_MASK)
mbed_official 121:7f86b4238bec 6538 #define RTC_RAR_TCRR_MASK (0x8U)
mbed_official 121:7f86b4238bec 6539 #define RTC_RAR_TCRR_SHIFT (3U)
mbed_official 121:7f86b4238bec 6540 #define RTC_RAR_TCRR(x) (((uint32_t)(((uint32_t)(x)) << RTC_RAR_TCRR_SHIFT)) & RTC_RAR_TCRR_MASK)
mbed_official 121:7f86b4238bec 6541 #define RTC_RAR_CRR_MASK (0x10U)
mbed_official 121:7f86b4238bec 6542 #define RTC_RAR_CRR_SHIFT (4U)
mbed_official 121:7f86b4238bec 6543 #define RTC_RAR_CRR(x) (((uint32_t)(((uint32_t)(x)) << RTC_RAR_CRR_SHIFT)) & RTC_RAR_CRR_MASK)
mbed_official 121:7f86b4238bec 6544 #define RTC_RAR_SRR_MASK (0x20U)
mbed_official 121:7f86b4238bec 6545 #define RTC_RAR_SRR_SHIFT (5U)
mbed_official 121:7f86b4238bec 6546 #define RTC_RAR_SRR(x) (((uint32_t)(((uint32_t)(x)) << RTC_RAR_SRR_SHIFT)) & RTC_RAR_SRR_MASK)
mbed_official 121:7f86b4238bec 6547 #define RTC_RAR_LRR_MASK (0x40U)
mbed_official 121:7f86b4238bec 6548 #define RTC_RAR_LRR_SHIFT (6U)
mbed_official 121:7f86b4238bec 6549 #define RTC_RAR_LRR(x) (((uint32_t)(((uint32_t)(x)) << RTC_RAR_LRR_SHIFT)) & RTC_RAR_LRR_MASK)
mbed_official 121:7f86b4238bec 6550 #define RTC_RAR_IERR_MASK (0x80U)
mbed_official 121:7f86b4238bec 6551 #define RTC_RAR_IERR_SHIFT (7U)
mbed_official 121:7f86b4238bec 6552 #define RTC_RAR_IERR(x) (((uint32_t)(((uint32_t)(x)) << RTC_RAR_IERR_SHIFT)) & RTC_RAR_IERR_MASK)
mbed_official 121:7f86b4238bec 6553
bogdanm 0:9b334a45a8ff 6554
bogdanm 0:9b334a45a8ff 6555 /*!
bogdanm 0:9b334a45a8ff 6556 * @}
bogdanm 0:9b334a45a8ff 6557 */ /* end of group RTC_Register_Masks */
bogdanm 0:9b334a45a8ff 6558
bogdanm 0:9b334a45a8ff 6559
bogdanm 0:9b334a45a8ff 6560 /* RTC - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 6561 /** Peripheral RTC base address */
bogdanm 0:9b334a45a8ff 6562 #define RTC_BASE (0x4003D000u)
bogdanm 0:9b334a45a8ff 6563 /** Peripheral RTC base pointer */
bogdanm 0:9b334a45a8ff 6564 #define RTC ((RTC_Type *)RTC_BASE)
bogdanm 0:9b334a45a8ff 6565 /** Array initializer of RTC peripheral base addresses */
bogdanm 0:9b334a45a8ff 6566 #define RTC_BASE_ADDRS { RTC_BASE }
bogdanm 0:9b334a45a8ff 6567 /** Array initializer of RTC peripheral base pointers */
bogdanm 0:9b334a45a8ff 6568 #define RTC_BASE_PTRS { RTC }
bogdanm 0:9b334a45a8ff 6569 /** Interrupt vectors for the RTC peripheral type */
bogdanm 0:9b334a45a8ff 6570 #define RTC_IRQS { RTC_IRQn }
bogdanm 0:9b334a45a8ff 6571 #define RTC_SECONDS_IRQS { RTC_Seconds_IRQn }
bogdanm 0:9b334a45a8ff 6572
bogdanm 0:9b334a45a8ff 6573 /*!
bogdanm 0:9b334a45a8ff 6574 * @}
bogdanm 0:9b334a45a8ff 6575 */ /* end of group RTC_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 6576
bogdanm 0:9b334a45a8ff 6577
bogdanm 0:9b334a45a8ff 6578 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 6579 -- SIM Peripheral Access Layer
bogdanm 0:9b334a45a8ff 6580 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 6581
bogdanm 0:9b334a45a8ff 6582 /*!
bogdanm 0:9b334a45a8ff 6583 * @addtogroup SIM_Peripheral_Access_Layer SIM Peripheral Access Layer
bogdanm 0:9b334a45a8ff 6584 * @{
bogdanm 0:9b334a45a8ff 6585 */
bogdanm 0:9b334a45a8ff 6586
bogdanm 0:9b334a45a8ff 6587 /** SIM - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 6588 typedef struct {
bogdanm 0:9b334a45a8ff 6589 __IO uint32_t SOPT1; /**< System Options Register 1, offset: 0x0 */
bogdanm 0:9b334a45a8ff 6590 __IO uint32_t SOPT1CFG; /**< SOPT1 Configuration Register, offset: 0x4 */
bogdanm 0:9b334a45a8ff 6591 uint8_t RESERVED_0[4092];
bogdanm 0:9b334a45a8ff 6592 __IO uint32_t SOPT2; /**< System Options Register 2, offset: 0x1004 */
bogdanm 0:9b334a45a8ff 6593 uint8_t RESERVED_1[4];
bogdanm 0:9b334a45a8ff 6594 __IO uint32_t SOPT4; /**< System Options Register 4, offset: 0x100C */
bogdanm 0:9b334a45a8ff 6595 __IO uint32_t SOPT5; /**< System Options Register 5, offset: 0x1010 */
bogdanm 0:9b334a45a8ff 6596 uint8_t RESERVED_2[4];
bogdanm 0:9b334a45a8ff 6597 __IO uint32_t SOPT7; /**< System Options Register 7, offset: 0x1018 */
bogdanm 0:9b334a45a8ff 6598 __IO uint32_t SOPT8; /**< System Options Register 8, offset: 0x101C */
bogdanm 0:9b334a45a8ff 6599 uint8_t RESERVED_3[4];
bogdanm 0:9b334a45a8ff 6600 __I uint32_t SDID; /**< System Device Identification Register, offset: 0x1024 */
bogdanm 0:9b334a45a8ff 6601 uint8_t RESERVED_4[12];
bogdanm 0:9b334a45a8ff 6602 __IO uint32_t SCGC4; /**< System Clock Gating Control Register 4, offset: 0x1034 */
bogdanm 0:9b334a45a8ff 6603 __IO uint32_t SCGC5; /**< System Clock Gating Control Register 5, offset: 0x1038 */
bogdanm 0:9b334a45a8ff 6604 __IO uint32_t SCGC6; /**< System Clock Gating Control Register 6, offset: 0x103C */
bogdanm 0:9b334a45a8ff 6605 __IO uint32_t SCGC7; /**< System Clock Gating Control Register 7, offset: 0x1040 */
bogdanm 0:9b334a45a8ff 6606 __IO uint32_t CLKDIV1; /**< System Clock Divider Register 1, offset: 0x1044 */
bogdanm 0:9b334a45a8ff 6607 __IO uint32_t CLKDIV2; /**< System Clock Divider Register 2, offset: 0x1048 */
bogdanm 0:9b334a45a8ff 6608 __IO uint32_t FCFG1; /**< Flash Configuration Register 1, offset: 0x104C */
bogdanm 0:9b334a45a8ff 6609 __I uint32_t FCFG2; /**< Flash Configuration Register 2, offset: 0x1050 */
bogdanm 0:9b334a45a8ff 6610 __I uint32_t UIDH; /**< Unique Identification Register High, offset: 0x1054 */
bogdanm 0:9b334a45a8ff 6611 __I uint32_t UIDMH; /**< Unique Identification Register Mid-High, offset: 0x1058 */
bogdanm 0:9b334a45a8ff 6612 __I uint32_t UIDML; /**< Unique Identification Register Mid Low, offset: 0x105C */
bogdanm 0:9b334a45a8ff 6613 __I uint32_t UIDL; /**< Unique Identification Register Low, offset: 0x1060 */
mbed_official 121:7f86b4238bec 6614 } SIM_Type;
bogdanm 0:9b334a45a8ff 6615
bogdanm 0:9b334a45a8ff 6616 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 6617 -- SIM Register Masks
bogdanm 0:9b334a45a8ff 6618 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 6619
bogdanm 0:9b334a45a8ff 6620 /*!
bogdanm 0:9b334a45a8ff 6621 * @addtogroup SIM_Register_Masks SIM Register Masks
bogdanm 0:9b334a45a8ff 6622 * @{
bogdanm 0:9b334a45a8ff 6623 */
bogdanm 0:9b334a45a8ff 6624
mbed_official 121:7f86b4238bec 6625 /*! @name SOPT1 - System Options Register 1 */
mbed_official 121:7f86b4238bec 6626 #define SIM_SOPT1_RAMSIZE_MASK (0xF000U)
mbed_official 121:7f86b4238bec 6627 #define SIM_SOPT1_RAMSIZE_SHIFT (12U)
mbed_official 121:7f86b4238bec 6628 #define SIM_SOPT1_RAMSIZE(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT1_RAMSIZE_SHIFT)) & SIM_SOPT1_RAMSIZE_MASK)
mbed_official 121:7f86b4238bec 6629 #define SIM_SOPT1_OSC32KOUT_MASK (0x30000U)
mbed_official 121:7f86b4238bec 6630 #define SIM_SOPT1_OSC32KOUT_SHIFT (16U)
mbed_official 121:7f86b4238bec 6631 #define SIM_SOPT1_OSC32KOUT(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT1_OSC32KOUT_SHIFT)) & SIM_SOPT1_OSC32KOUT_MASK)
mbed_official 121:7f86b4238bec 6632 #define SIM_SOPT1_OSC32KSEL_MASK (0xC0000U)
mbed_official 121:7f86b4238bec 6633 #define SIM_SOPT1_OSC32KSEL_SHIFT (18U)
mbed_official 121:7f86b4238bec 6634 #define SIM_SOPT1_OSC32KSEL(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT1_OSC32KSEL_SHIFT)) & SIM_SOPT1_OSC32KSEL_MASK)
mbed_official 121:7f86b4238bec 6635 #define SIM_SOPT1_USBVSTBY_MASK (0x20000000U)
mbed_official 121:7f86b4238bec 6636 #define SIM_SOPT1_USBVSTBY_SHIFT (29U)
mbed_official 121:7f86b4238bec 6637 #define SIM_SOPT1_USBVSTBY(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT1_USBVSTBY_SHIFT)) & SIM_SOPT1_USBVSTBY_MASK)
mbed_official 121:7f86b4238bec 6638 #define SIM_SOPT1_USBSSTBY_MASK (0x40000000U)
mbed_official 121:7f86b4238bec 6639 #define SIM_SOPT1_USBSSTBY_SHIFT (30U)
mbed_official 121:7f86b4238bec 6640 #define SIM_SOPT1_USBSSTBY(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT1_USBSSTBY_SHIFT)) & SIM_SOPT1_USBSSTBY_MASK)
mbed_official 121:7f86b4238bec 6641 #define SIM_SOPT1_USBREGEN_MASK (0x80000000U)
mbed_official 121:7f86b4238bec 6642 #define SIM_SOPT1_USBREGEN_SHIFT (31U)
mbed_official 121:7f86b4238bec 6643 #define SIM_SOPT1_USBREGEN(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT1_USBREGEN_SHIFT)) & SIM_SOPT1_USBREGEN_MASK)
mbed_official 121:7f86b4238bec 6644
mbed_official 121:7f86b4238bec 6645 /*! @name SOPT1CFG - SOPT1 Configuration Register */
mbed_official 121:7f86b4238bec 6646 #define SIM_SOPT1CFG_URWE_MASK (0x1000000U)
mbed_official 121:7f86b4238bec 6647 #define SIM_SOPT1CFG_URWE_SHIFT (24U)
mbed_official 121:7f86b4238bec 6648 #define SIM_SOPT1CFG_URWE(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT1CFG_URWE_SHIFT)) & SIM_SOPT1CFG_URWE_MASK)
mbed_official 121:7f86b4238bec 6649 #define SIM_SOPT1CFG_UVSWE_MASK (0x2000000U)
mbed_official 121:7f86b4238bec 6650 #define SIM_SOPT1CFG_UVSWE_SHIFT (25U)
mbed_official 121:7f86b4238bec 6651 #define SIM_SOPT1CFG_UVSWE(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT1CFG_UVSWE_SHIFT)) & SIM_SOPT1CFG_UVSWE_MASK)
mbed_official 121:7f86b4238bec 6652 #define SIM_SOPT1CFG_USSWE_MASK (0x4000000U)
mbed_official 121:7f86b4238bec 6653 #define SIM_SOPT1CFG_USSWE_SHIFT (26U)
mbed_official 121:7f86b4238bec 6654 #define SIM_SOPT1CFG_USSWE(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT1CFG_USSWE_SHIFT)) & SIM_SOPT1CFG_USSWE_MASK)
mbed_official 121:7f86b4238bec 6655
mbed_official 121:7f86b4238bec 6656 /*! @name SOPT2 - System Options Register 2 */
mbed_official 121:7f86b4238bec 6657 #define SIM_SOPT2_RTCCLKOUTSEL_MASK (0x10U)
mbed_official 121:7f86b4238bec 6658 #define SIM_SOPT2_RTCCLKOUTSEL_SHIFT (4U)
mbed_official 121:7f86b4238bec 6659 #define SIM_SOPT2_RTCCLKOUTSEL(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT2_RTCCLKOUTSEL_SHIFT)) & SIM_SOPT2_RTCCLKOUTSEL_MASK)
mbed_official 121:7f86b4238bec 6660 #define SIM_SOPT2_CLKOUTSEL_MASK (0xE0U)
mbed_official 121:7f86b4238bec 6661 #define SIM_SOPT2_CLKOUTSEL_SHIFT (5U)
mbed_official 121:7f86b4238bec 6662 #define SIM_SOPT2_CLKOUTSEL(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT2_CLKOUTSEL_SHIFT)) & SIM_SOPT2_CLKOUTSEL_MASK)
mbed_official 121:7f86b4238bec 6663 #define SIM_SOPT2_FBSL_MASK (0x300U)
mbed_official 121:7f86b4238bec 6664 #define SIM_SOPT2_FBSL_SHIFT (8U)
mbed_official 121:7f86b4238bec 6665 #define SIM_SOPT2_FBSL(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT2_FBSL_SHIFT)) & SIM_SOPT2_FBSL_MASK)
mbed_official 121:7f86b4238bec 6666 #define SIM_SOPT2_TRACECLKSEL_MASK (0x1000U)
mbed_official 121:7f86b4238bec 6667 #define SIM_SOPT2_TRACECLKSEL_SHIFT (12U)
mbed_official 121:7f86b4238bec 6668 #define SIM_SOPT2_TRACECLKSEL(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT2_TRACECLKSEL_SHIFT)) & SIM_SOPT2_TRACECLKSEL_MASK)
mbed_official 121:7f86b4238bec 6669 #define SIM_SOPT2_PLLFLLSEL_MASK (0x30000U)
mbed_official 121:7f86b4238bec 6670 #define SIM_SOPT2_PLLFLLSEL_SHIFT (16U)
mbed_official 121:7f86b4238bec 6671 #define SIM_SOPT2_PLLFLLSEL(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT2_PLLFLLSEL_SHIFT)) & SIM_SOPT2_PLLFLLSEL_MASK)
mbed_official 121:7f86b4238bec 6672 #define SIM_SOPT2_USBSRC_MASK (0x40000U)
mbed_official 121:7f86b4238bec 6673 #define SIM_SOPT2_USBSRC_SHIFT (18U)
mbed_official 121:7f86b4238bec 6674 #define SIM_SOPT2_USBSRC(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT2_USBSRC_SHIFT)) & SIM_SOPT2_USBSRC_MASK)
mbed_official 121:7f86b4238bec 6675 #define SIM_SOPT2_LPUARTSRC_MASK (0xC000000U)
mbed_official 121:7f86b4238bec 6676 #define SIM_SOPT2_LPUARTSRC_SHIFT (26U)
mbed_official 121:7f86b4238bec 6677 #define SIM_SOPT2_LPUARTSRC(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT2_LPUARTSRC_SHIFT)) & SIM_SOPT2_LPUARTSRC_MASK)
mbed_official 121:7f86b4238bec 6678
mbed_official 121:7f86b4238bec 6679 /*! @name SOPT4 - System Options Register 4 */
mbed_official 121:7f86b4238bec 6680 #define SIM_SOPT4_FTM0FLT0_MASK (0x1U)
mbed_official 121:7f86b4238bec 6681 #define SIM_SOPT4_FTM0FLT0_SHIFT (0U)
mbed_official 121:7f86b4238bec 6682 #define SIM_SOPT4_FTM0FLT0(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT4_FTM0FLT0_SHIFT)) & SIM_SOPT4_FTM0FLT0_MASK)
mbed_official 121:7f86b4238bec 6683 #define SIM_SOPT4_FTM0FLT1_MASK (0x2U)
mbed_official 121:7f86b4238bec 6684 #define SIM_SOPT4_FTM0FLT1_SHIFT (1U)
mbed_official 121:7f86b4238bec 6685 #define SIM_SOPT4_FTM0FLT1(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT4_FTM0FLT1_SHIFT)) & SIM_SOPT4_FTM0FLT1_MASK)
mbed_official 121:7f86b4238bec 6686 #define SIM_SOPT4_FTM1FLT0_MASK (0x10U)
mbed_official 121:7f86b4238bec 6687 #define SIM_SOPT4_FTM1FLT0_SHIFT (4U)
mbed_official 121:7f86b4238bec 6688 #define SIM_SOPT4_FTM1FLT0(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT4_FTM1FLT0_SHIFT)) & SIM_SOPT4_FTM1FLT0_MASK)
mbed_official 121:7f86b4238bec 6689 #define SIM_SOPT4_FTM2FLT0_MASK (0x100U)
mbed_official 121:7f86b4238bec 6690 #define SIM_SOPT4_FTM2FLT0_SHIFT (8U)
mbed_official 121:7f86b4238bec 6691 #define SIM_SOPT4_FTM2FLT0(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT4_FTM2FLT0_SHIFT)) & SIM_SOPT4_FTM2FLT0_MASK)
mbed_official 121:7f86b4238bec 6692 #define SIM_SOPT4_FTM3FLT0_MASK (0x1000U)
mbed_official 121:7f86b4238bec 6693 #define SIM_SOPT4_FTM3FLT0_SHIFT (12U)
mbed_official 121:7f86b4238bec 6694 #define SIM_SOPT4_FTM3FLT0(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT4_FTM3FLT0_SHIFT)) & SIM_SOPT4_FTM3FLT0_MASK)
mbed_official 121:7f86b4238bec 6695 #define SIM_SOPT4_FTM1CH0SRC_MASK (0xC0000U)
mbed_official 121:7f86b4238bec 6696 #define SIM_SOPT4_FTM1CH0SRC_SHIFT (18U)
mbed_official 121:7f86b4238bec 6697 #define SIM_SOPT4_FTM1CH0SRC(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT4_FTM1CH0SRC_SHIFT)) & SIM_SOPT4_FTM1CH0SRC_MASK)
mbed_official 121:7f86b4238bec 6698 #define SIM_SOPT4_FTM2CH0SRC_MASK (0x300000U)
mbed_official 121:7f86b4238bec 6699 #define SIM_SOPT4_FTM2CH0SRC_SHIFT (20U)
mbed_official 121:7f86b4238bec 6700 #define SIM_SOPT4_FTM2CH0SRC(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT4_FTM2CH0SRC_SHIFT)) & SIM_SOPT4_FTM2CH0SRC_MASK)
mbed_official 121:7f86b4238bec 6701 #define SIM_SOPT4_FTM2CH1SRC_MASK (0x400000U)
mbed_official 121:7f86b4238bec 6702 #define SIM_SOPT4_FTM2CH1SRC_SHIFT (22U)
mbed_official 121:7f86b4238bec 6703 #define SIM_SOPT4_FTM2CH1SRC(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT4_FTM2CH1SRC_SHIFT)) & SIM_SOPT4_FTM2CH1SRC_MASK)
mbed_official 121:7f86b4238bec 6704 #define SIM_SOPT4_FTM0CLKSEL_MASK (0x1000000U)
mbed_official 121:7f86b4238bec 6705 #define SIM_SOPT4_FTM0CLKSEL_SHIFT (24U)
mbed_official 121:7f86b4238bec 6706 #define SIM_SOPT4_FTM0CLKSEL(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT4_FTM0CLKSEL_SHIFT)) & SIM_SOPT4_FTM0CLKSEL_MASK)
mbed_official 121:7f86b4238bec 6707 #define SIM_SOPT4_FTM1CLKSEL_MASK (0x2000000U)
mbed_official 121:7f86b4238bec 6708 #define SIM_SOPT4_FTM1CLKSEL_SHIFT (25U)
mbed_official 121:7f86b4238bec 6709 #define SIM_SOPT4_FTM1CLKSEL(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT4_FTM1CLKSEL_SHIFT)) & SIM_SOPT4_FTM1CLKSEL_MASK)
mbed_official 121:7f86b4238bec 6710 #define SIM_SOPT4_FTM2CLKSEL_MASK (0x4000000U)
mbed_official 121:7f86b4238bec 6711 #define SIM_SOPT4_FTM2CLKSEL_SHIFT (26U)
mbed_official 121:7f86b4238bec 6712 #define SIM_SOPT4_FTM2CLKSEL(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT4_FTM2CLKSEL_SHIFT)) & SIM_SOPT4_FTM2CLKSEL_MASK)
mbed_official 121:7f86b4238bec 6713 #define SIM_SOPT4_FTM3CLKSEL_MASK (0x8000000U)
mbed_official 121:7f86b4238bec 6714 #define SIM_SOPT4_FTM3CLKSEL_SHIFT (27U)
mbed_official 121:7f86b4238bec 6715 #define SIM_SOPT4_FTM3CLKSEL(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT4_FTM3CLKSEL_SHIFT)) & SIM_SOPT4_FTM3CLKSEL_MASK)
mbed_official 121:7f86b4238bec 6716 #define SIM_SOPT4_FTM0TRG0SRC_MASK (0x10000000U)
mbed_official 121:7f86b4238bec 6717 #define SIM_SOPT4_FTM0TRG0SRC_SHIFT (28U)
mbed_official 121:7f86b4238bec 6718 #define SIM_SOPT4_FTM0TRG0SRC(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT4_FTM0TRG0SRC_SHIFT)) & SIM_SOPT4_FTM0TRG0SRC_MASK)
mbed_official 121:7f86b4238bec 6719 #define SIM_SOPT4_FTM0TRG1SRC_MASK (0x20000000U)
mbed_official 121:7f86b4238bec 6720 #define SIM_SOPT4_FTM0TRG1SRC_SHIFT (29U)
mbed_official 121:7f86b4238bec 6721 #define SIM_SOPT4_FTM0TRG1SRC(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT4_FTM0TRG1SRC_SHIFT)) & SIM_SOPT4_FTM0TRG1SRC_MASK)
mbed_official 121:7f86b4238bec 6722 #define SIM_SOPT4_FTM3TRG0SRC_MASK (0x40000000U)
mbed_official 121:7f86b4238bec 6723 #define SIM_SOPT4_FTM3TRG0SRC_SHIFT (30U)
mbed_official 121:7f86b4238bec 6724 #define SIM_SOPT4_FTM3TRG0SRC(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT4_FTM3TRG0SRC_SHIFT)) & SIM_SOPT4_FTM3TRG0SRC_MASK)
mbed_official 121:7f86b4238bec 6725 #define SIM_SOPT4_FTM3TRG1SRC_MASK (0x80000000U)
mbed_official 121:7f86b4238bec 6726 #define SIM_SOPT4_FTM3TRG1SRC_SHIFT (31U)
mbed_official 121:7f86b4238bec 6727 #define SIM_SOPT4_FTM3TRG1SRC(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT4_FTM3TRG1SRC_SHIFT)) & SIM_SOPT4_FTM3TRG1SRC_MASK)
mbed_official 121:7f86b4238bec 6728
mbed_official 121:7f86b4238bec 6729 /*! @name SOPT5 - System Options Register 5 */
mbed_official 121:7f86b4238bec 6730 #define SIM_SOPT5_UART0TXSRC_MASK (0x3U)
mbed_official 121:7f86b4238bec 6731 #define SIM_SOPT5_UART0TXSRC_SHIFT (0U)
mbed_official 121:7f86b4238bec 6732 #define SIM_SOPT5_UART0TXSRC(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT5_UART0TXSRC_SHIFT)) & SIM_SOPT5_UART0TXSRC_MASK)
mbed_official 121:7f86b4238bec 6733 #define SIM_SOPT5_UART0RXSRC_MASK (0xCU)
mbed_official 121:7f86b4238bec 6734 #define SIM_SOPT5_UART0RXSRC_SHIFT (2U)
mbed_official 121:7f86b4238bec 6735 #define SIM_SOPT5_UART0RXSRC(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT5_UART0RXSRC_SHIFT)) & SIM_SOPT5_UART0RXSRC_MASK)
mbed_official 121:7f86b4238bec 6736 #define SIM_SOPT5_UART1TXSRC_MASK (0x30U)
mbed_official 121:7f86b4238bec 6737 #define SIM_SOPT5_UART1TXSRC_SHIFT (4U)
mbed_official 121:7f86b4238bec 6738 #define SIM_SOPT5_UART1TXSRC(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT5_UART1TXSRC_SHIFT)) & SIM_SOPT5_UART1TXSRC_MASK)
mbed_official 121:7f86b4238bec 6739 #define SIM_SOPT5_UART1RXSRC_MASK (0xC0U)
mbed_official 121:7f86b4238bec 6740 #define SIM_SOPT5_UART1RXSRC_SHIFT (6U)
mbed_official 121:7f86b4238bec 6741 #define SIM_SOPT5_UART1RXSRC(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT5_UART1RXSRC_SHIFT)) & SIM_SOPT5_UART1RXSRC_MASK)
mbed_official 121:7f86b4238bec 6742 #define SIM_SOPT5_LPUART0RXSRC_MASK (0xC0000U)
mbed_official 121:7f86b4238bec 6743 #define SIM_SOPT5_LPUART0RXSRC_SHIFT (18U)
mbed_official 121:7f86b4238bec 6744 #define SIM_SOPT5_LPUART0RXSRC(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT5_LPUART0RXSRC_SHIFT)) & SIM_SOPT5_LPUART0RXSRC_MASK)
mbed_official 121:7f86b4238bec 6745
mbed_official 121:7f86b4238bec 6746 /*! @name SOPT7 - System Options Register 7 */
mbed_official 121:7f86b4238bec 6747 #define SIM_SOPT7_ADC0TRGSEL_MASK (0xFU)
mbed_official 121:7f86b4238bec 6748 #define SIM_SOPT7_ADC0TRGSEL_SHIFT (0U)
mbed_official 121:7f86b4238bec 6749 #define SIM_SOPT7_ADC0TRGSEL(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT7_ADC0TRGSEL_SHIFT)) & SIM_SOPT7_ADC0TRGSEL_MASK)
mbed_official 121:7f86b4238bec 6750 #define SIM_SOPT7_ADC0PRETRGSEL_MASK (0x10U)
mbed_official 121:7f86b4238bec 6751 #define SIM_SOPT7_ADC0PRETRGSEL_SHIFT (4U)
mbed_official 121:7f86b4238bec 6752 #define SIM_SOPT7_ADC0PRETRGSEL(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT7_ADC0PRETRGSEL_SHIFT)) & SIM_SOPT7_ADC0PRETRGSEL_MASK)
mbed_official 121:7f86b4238bec 6753 #define SIM_SOPT7_ADC0ALTTRGEN_MASK (0x80U)
mbed_official 121:7f86b4238bec 6754 #define SIM_SOPT7_ADC0ALTTRGEN_SHIFT (7U)
mbed_official 121:7f86b4238bec 6755 #define SIM_SOPT7_ADC0ALTTRGEN(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT7_ADC0ALTTRGEN_SHIFT)) & SIM_SOPT7_ADC0ALTTRGEN_MASK)
mbed_official 121:7f86b4238bec 6756 #define SIM_SOPT7_ADC1TRGSEL_MASK (0xF00U)
mbed_official 121:7f86b4238bec 6757 #define SIM_SOPT7_ADC1TRGSEL_SHIFT (8U)
mbed_official 121:7f86b4238bec 6758 #define SIM_SOPT7_ADC1TRGSEL(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT7_ADC1TRGSEL_SHIFT)) & SIM_SOPT7_ADC1TRGSEL_MASK)
mbed_official 121:7f86b4238bec 6759 #define SIM_SOPT7_ADC1PRETRGSEL_MASK (0x1000U)
mbed_official 121:7f86b4238bec 6760 #define SIM_SOPT7_ADC1PRETRGSEL_SHIFT (12U)
mbed_official 121:7f86b4238bec 6761 #define SIM_SOPT7_ADC1PRETRGSEL(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT7_ADC1PRETRGSEL_SHIFT)) & SIM_SOPT7_ADC1PRETRGSEL_MASK)
mbed_official 121:7f86b4238bec 6762 #define SIM_SOPT7_ADC1ALTTRGEN_MASK (0x8000U)
mbed_official 121:7f86b4238bec 6763 #define SIM_SOPT7_ADC1ALTTRGEN_SHIFT (15U)
mbed_official 121:7f86b4238bec 6764 #define SIM_SOPT7_ADC1ALTTRGEN(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT7_ADC1ALTTRGEN_SHIFT)) & SIM_SOPT7_ADC1ALTTRGEN_MASK)
mbed_official 121:7f86b4238bec 6765
mbed_official 121:7f86b4238bec 6766 /*! @name SOPT8 - System Options Register 8 */
mbed_official 121:7f86b4238bec 6767 #define SIM_SOPT8_FTM0SYNCBIT_MASK (0x1U)
mbed_official 121:7f86b4238bec 6768 #define SIM_SOPT8_FTM0SYNCBIT_SHIFT (0U)
mbed_official 121:7f86b4238bec 6769 #define SIM_SOPT8_FTM0SYNCBIT(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT8_FTM0SYNCBIT_SHIFT)) & SIM_SOPT8_FTM0SYNCBIT_MASK)
mbed_official 121:7f86b4238bec 6770 #define SIM_SOPT8_FTM1SYNCBIT_MASK (0x2U)
mbed_official 121:7f86b4238bec 6771 #define SIM_SOPT8_FTM1SYNCBIT_SHIFT (1U)
mbed_official 121:7f86b4238bec 6772 #define SIM_SOPT8_FTM1SYNCBIT(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT8_FTM1SYNCBIT_SHIFT)) & SIM_SOPT8_FTM1SYNCBIT_MASK)
mbed_official 121:7f86b4238bec 6773 #define SIM_SOPT8_FTM2SYNCBIT_MASK (0x4U)
mbed_official 121:7f86b4238bec 6774 #define SIM_SOPT8_FTM2SYNCBIT_SHIFT (2U)
mbed_official 121:7f86b4238bec 6775 #define SIM_SOPT8_FTM2SYNCBIT(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT8_FTM2SYNCBIT_SHIFT)) & SIM_SOPT8_FTM2SYNCBIT_MASK)
mbed_official 121:7f86b4238bec 6776 #define SIM_SOPT8_FTM3SYNCBIT_MASK (0x8U)
mbed_official 121:7f86b4238bec 6777 #define SIM_SOPT8_FTM3SYNCBIT_SHIFT (3U)
mbed_official 121:7f86b4238bec 6778 #define SIM_SOPT8_FTM3SYNCBIT(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT8_FTM3SYNCBIT_SHIFT)) & SIM_SOPT8_FTM3SYNCBIT_MASK)
mbed_official 121:7f86b4238bec 6779 #define SIM_SOPT8_FTM0OCH0SRC_MASK (0x10000U)
mbed_official 121:7f86b4238bec 6780 #define SIM_SOPT8_FTM0OCH0SRC_SHIFT (16U)
mbed_official 121:7f86b4238bec 6781 #define SIM_SOPT8_FTM0OCH0SRC(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT8_FTM0OCH0SRC_SHIFT)) & SIM_SOPT8_FTM0OCH0SRC_MASK)
mbed_official 121:7f86b4238bec 6782 #define SIM_SOPT8_FTM0OCH1SRC_MASK (0x20000U)
mbed_official 121:7f86b4238bec 6783 #define SIM_SOPT8_FTM0OCH1SRC_SHIFT (17U)
mbed_official 121:7f86b4238bec 6784 #define SIM_SOPT8_FTM0OCH1SRC(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT8_FTM0OCH1SRC_SHIFT)) & SIM_SOPT8_FTM0OCH1SRC_MASK)
mbed_official 121:7f86b4238bec 6785 #define SIM_SOPT8_FTM0OCH2SRC_MASK (0x40000U)
mbed_official 121:7f86b4238bec 6786 #define SIM_SOPT8_FTM0OCH2SRC_SHIFT (18U)
mbed_official 121:7f86b4238bec 6787 #define SIM_SOPT8_FTM0OCH2SRC(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT8_FTM0OCH2SRC_SHIFT)) & SIM_SOPT8_FTM0OCH2SRC_MASK)
mbed_official 121:7f86b4238bec 6788 #define SIM_SOPT8_FTM0OCH3SRC_MASK (0x80000U)
mbed_official 121:7f86b4238bec 6789 #define SIM_SOPT8_FTM0OCH3SRC_SHIFT (19U)
mbed_official 121:7f86b4238bec 6790 #define SIM_SOPT8_FTM0OCH3SRC(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT8_FTM0OCH3SRC_SHIFT)) & SIM_SOPT8_FTM0OCH3SRC_MASK)
mbed_official 121:7f86b4238bec 6791 #define SIM_SOPT8_FTM0OCH4SRC_MASK (0x100000U)
mbed_official 121:7f86b4238bec 6792 #define SIM_SOPT8_FTM0OCH4SRC_SHIFT (20U)
mbed_official 121:7f86b4238bec 6793 #define SIM_SOPT8_FTM0OCH4SRC(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT8_FTM0OCH4SRC_SHIFT)) & SIM_SOPT8_FTM0OCH4SRC_MASK)
mbed_official 121:7f86b4238bec 6794 #define SIM_SOPT8_FTM0OCH5SRC_MASK (0x200000U)
mbed_official 121:7f86b4238bec 6795 #define SIM_SOPT8_FTM0OCH5SRC_SHIFT (21U)
mbed_official 121:7f86b4238bec 6796 #define SIM_SOPT8_FTM0OCH5SRC(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT8_FTM0OCH5SRC_SHIFT)) & SIM_SOPT8_FTM0OCH5SRC_MASK)
mbed_official 121:7f86b4238bec 6797 #define SIM_SOPT8_FTM0OCH6SRC_MASK (0x400000U)
mbed_official 121:7f86b4238bec 6798 #define SIM_SOPT8_FTM0OCH6SRC_SHIFT (22U)
mbed_official 121:7f86b4238bec 6799 #define SIM_SOPT8_FTM0OCH6SRC(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT8_FTM0OCH6SRC_SHIFT)) & SIM_SOPT8_FTM0OCH6SRC_MASK)
mbed_official 121:7f86b4238bec 6800 #define SIM_SOPT8_FTM0OCH7SRC_MASK (0x800000U)
mbed_official 121:7f86b4238bec 6801 #define SIM_SOPT8_FTM0OCH7SRC_SHIFT (23U)
mbed_official 121:7f86b4238bec 6802 #define SIM_SOPT8_FTM0OCH7SRC(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT8_FTM0OCH7SRC_SHIFT)) & SIM_SOPT8_FTM0OCH7SRC_MASK)
mbed_official 121:7f86b4238bec 6803 #define SIM_SOPT8_FTM3OCH0SRC_MASK (0x1000000U)
mbed_official 121:7f86b4238bec 6804 #define SIM_SOPT8_FTM3OCH0SRC_SHIFT (24U)
mbed_official 121:7f86b4238bec 6805 #define SIM_SOPT8_FTM3OCH0SRC(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT8_FTM3OCH0SRC_SHIFT)) & SIM_SOPT8_FTM3OCH0SRC_MASK)
mbed_official 121:7f86b4238bec 6806 #define SIM_SOPT8_FTM3OCH1SRC_MASK (0x2000000U)
mbed_official 121:7f86b4238bec 6807 #define SIM_SOPT8_FTM3OCH1SRC_SHIFT (25U)
mbed_official 121:7f86b4238bec 6808 #define SIM_SOPT8_FTM3OCH1SRC(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT8_FTM3OCH1SRC_SHIFT)) & SIM_SOPT8_FTM3OCH1SRC_MASK)
mbed_official 121:7f86b4238bec 6809 #define SIM_SOPT8_FTM3OCH2SRC_MASK (0x4000000U)
mbed_official 121:7f86b4238bec 6810 #define SIM_SOPT8_FTM3OCH2SRC_SHIFT (26U)
mbed_official 121:7f86b4238bec 6811 #define SIM_SOPT8_FTM3OCH2SRC(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT8_FTM3OCH2SRC_SHIFT)) & SIM_SOPT8_FTM3OCH2SRC_MASK)
mbed_official 121:7f86b4238bec 6812 #define SIM_SOPT8_FTM3OCH3SRC_MASK (0x8000000U)
mbed_official 121:7f86b4238bec 6813 #define SIM_SOPT8_FTM3OCH3SRC_SHIFT (27U)
mbed_official 121:7f86b4238bec 6814 #define SIM_SOPT8_FTM3OCH3SRC(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT8_FTM3OCH3SRC_SHIFT)) & SIM_SOPT8_FTM3OCH3SRC_MASK)
mbed_official 121:7f86b4238bec 6815 #define SIM_SOPT8_FTM3OCH4SRC_MASK (0x10000000U)
mbed_official 121:7f86b4238bec 6816 #define SIM_SOPT8_FTM3OCH4SRC_SHIFT (28U)
mbed_official 121:7f86b4238bec 6817 #define SIM_SOPT8_FTM3OCH4SRC(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT8_FTM3OCH4SRC_SHIFT)) & SIM_SOPT8_FTM3OCH4SRC_MASK)
mbed_official 121:7f86b4238bec 6818 #define SIM_SOPT8_FTM3OCH5SRC_MASK (0x20000000U)
mbed_official 121:7f86b4238bec 6819 #define SIM_SOPT8_FTM3OCH5SRC_SHIFT (29U)
mbed_official 121:7f86b4238bec 6820 #define SIM_SOPT8_FTM3OCH5SRC(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT8_FTM3OCH5SRC_SHIFT)) & SIM_SOPT8_FTM3OCH5SRC_MASK)
mbed_official 121:7f86b4238bec 6821 #define SIM_SOPT8_FTM3OCH6SRC_MASK (0x40000000U)
mbed_official 121:7f86b4238bec 6822 #define SIM_SOPT8_FTM3OCH6SRC_SHIFT (30U)
mbed_official 121:7f86b4238bec 6823 #define SIM_SOPT8_FTM3OCH6SRC(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT8_FTM3OCH6SRC_SHIFT)) & SIM_SOPT8_FTM3OCH6SRC_MASK)
mbed_official 121:7f86b4238bec 6824 #define SIM_SOPT8_FTM3OCH7SRC_MASK (0x80000000U)
mbed_official 121:7f86b4238bec 6825 #define SIM_SOPT8_FTM3OCH7SRC_SHIFT (31U)
mbed_official 121:7f86b4238bec 6826 #define SIM_SOPT8_FTM3OCH7SRC(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT8_FTM3OCH7SRC_SHIFT)) & SIM_SOPT8_FTM3OCH7SRC_MASK)
mbed_official 121:7f86b4238bec 6827
mbed_official 121:7f86b4238bec 6828 /*! @name SDID - System Device Identification Register */
mbed_official 121:7f86b4238bec 6829 #define SIM_SDID_PINID_MASK (0xFU)
mbed_official 121:7f86b4238bec 6830 #define SIM_SDID_PINID_SHIFT (0U)
mbed_official 121:7f86b4238bec 6831 #define SIM_SDID_PINID(x) (((uint32_t)(((uint32_t)(x)) << SIM_SDID_PINID_SHIFT)) & SIM_SDID_PINID_MASK)
mbed_official 121:7f86b4238bec 6832 #define SIM_SDID_FAMID_MASK (0x70U)
mbed_official 121:7f86b4238bec 6833 #define SIM_SDID_FAMID_SHIFT (4U)
mbed_official 121:7f86b4238bec 6834 #define SIM_SDID_FAMID(x) (((uint32_t)(((uint32_t)(x)) << SIM_SDID_FAMID_SHIFT)) & SIM_SDID_FAMID_MASK)
mbed_official 121:7f86b4238bec 6835 #define SIM_SDID_DIEID_MASK (0xF80U)
mbed_official 121:7f86b4238bec 6836 #define SIM_SDID_DIEID_SHIFT (7U)
mbed_official 121:7f86b4238bec 6837 #define SIM_SDID_DIEID(x) (((uint32_t)(((uint32_t)(x)) << SIM_SDID_DIEID_SHIFT)) & SIM_SDID_DIEID_MASK)
mbed_official 121:7f86b4238bec 6838 #define SIM_SDID_REVID_MASK (0xF000U)
mbed_official 121:7f86b4238bec 6839 #define SIM_SDID_REVID_SHIFT (12U)
mbed_official 121:7f86b4238bec 6840 #define SIM_SDID_REVID(x) (((uint32_t)(((uint32_t)(x)) << SIM_SDID_REVID_SHIFT)) & SIM_SDID_REVID_MASK)
mbed_official 121:7f86b4238bec 6841 #define SIM_SDID_SERIESID_MASK (0xF00000U)
mbed_official 121:7f86b4238bec 6842 #define SIM_SDID_SERIESID_SHIFT (20U)
mbed_official 121:7f86b4238bec 6843 #define SIM_SDID_SERIESID(x) (((uint32_t)(((uint32_t)(x)) << SIM_SDID_SERIESID_SHIFT)) & SIM_SDID_SERIESID_MASK)
mbed_official 121:7f86b4238bec 6844 #define SIM_SDID_SUBFAMID_MASK (0xF000000U)
mbed_official 121:7f86b4238bec 6845 #define SIM_SDID_SUBFAMID_SHIFT (24U)
mbed_official 121:7f86b4238bec 6846 #define SIM_SDID_SUBFAMID(x) (((uint32_t)(((uint32_t)(x)) << SIM_SDID_SUBFAMID_SHIFT)) & SIM_SDID_SUBFAMID_MASK)
mbed_official 121:7f86b4238bec 6847 #define SIM_SDID_FAMILYID_MASK (0xF0000000U)
mbed_official 121:7f86b4238bec 6848 #define SIM_SDID_FAMILYID_SHIFT (28U)
mbed_official 121:7f86b4238bec 6849 #define SIM_SDID_FAMILYID(x) (((uint32_t)(((uint32_t)(x)) << SIM_SDID_FAMILYID_SHIFT)) & SIM_SDID_FAMILYID_MASK)
mbed_official 121:7f86b4238bec 6850
mbed_official 121:7f86b4238bec 6851 /*! @name SCGC4 - System Clock Gating Control Register 4 */
mbed_official 121:7f86b4238bec 6852 #define SIM_SCGC4_EWM_MASK (0x2U)
mbed_official 121:7f86b4238bec 6853 #define SIM_SCGC4_EWM_SHIFT (1U)
mbed_official 121:7f86b4238bec 6854 #define SIM_SCGC4_EWM(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC4_EWM_SHIFT)) & SIM_SCGC4_EWM_MASK)
mbed_official 121:7f86b4238bec 6855 #define SIM_SCGC4_I2C0_MASK (0x40U)
mbed_official 121:7f86b4238bec 6856 #define SIM_SCGC4_I2C0_SHIFT (6U)
mbed_official 121:7f86b4238bec 6857 #define SIM_SCGC4_I2C0(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC4_I2C0_SHIFT)) & SIM_SCGC4_I2C0_MASK)
mbed_official 121:7f86b4238bec 6858 #define SIM_SCGC4_I2C1_MASK (0x80U)
mbed_official 121:7f86b4238bec 6859 #define SIM_SCGC4_I2C1_SHIFT (7U)
mbed_official 121:7f86b4238bec 6860 #define SIM_SCGC4_I2C1(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC4_I2C1_SHIFT)) & SIM_SCGC4_I2C1_MASK)
mbed_official 121:7f86b4238bec 6861 #define SIM_SCGC4_UART0_MASK (0x400U)
mbed_official 121:7f86b4238bec 6862 #define SIM_SCGC4_UART0_SHIFT (10U)
mbed_official 121:7f86b4238bec 6863 #define SIM_SCGC4_UART0(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC4_UART0_SHIFT)) & SIM_SCGC4_UART0_MASK)
mbed_official 121:7f86b4238bec 6864 #define SIM_SCGC4_UART1_MASK (0x800U)
mbed_official 121:7f86b4238bec 6865 #define SIM_SCGC4_UART1_SHIFT (11U)
mbed_official 121:7f86b4238bec 6866 #define SIM_SCGC4_UART1(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC4_UART1_SHIFT)) & SIM_SCGC4_UART1_MASK)
mbed_official 121:7f86b4238bec 6867 #define SIM_SCGC4_UART2_MASK (0x1000U)
mbed_official 121:7f86b4238bec 6868 #define SIM_SCGC4_UART2_SHIFT (12U)
mbed_official 121:7f86b4238bec 6869 #define SIM_SCGC4_UART2(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC4_UART2_SHIFT)) & SIM_SCGC4_UART2_MASK)
mbed_official 121:7f86b4238bec 6870 #define SIM_SCGC4_USBOTG_MASK (0x40000U)
mbed_official 121:7f86b4238bec 6871 #define SIM_SCGC4_USBOTG_SHIFT (18U)
mbed_official 121:7f86b4238bec 6872 #define SIM_SCGC4_USBOTG(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC4_USBOTG_SHIFT)) & SIM_SCGC4_USBOTG_MASK)
mbed_official 121:7f86b4238bec 6873 #define SIM_SCGC4_CMP_MASK (0x80000U)
mbed_official 121:7f86b4238bec 6874 #define SIM_SCGC4_CMP_SHIFT (19U)
mbed_official 121:7f86b4238bec 6875 #define SIM_SCGC4_CMP(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC4_CMP_SHIFT)) & SIM_SCGC4_CMP_MASK)
mbed_official 121:7f86b4238bec 6876 #define SIM_SCGC4_VREF_MASK (0x100000U)
mbed_official 121:7f86b4238bec 6877 #define SIM_SCGC4_VREF_SHIFT (20U)
mbed_official 121:7f86b4238bec 6878 #define SIM_SCGC4_VREF(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC4_VREF_SHIFT)) & SIM_SCGC4_VREF_MASK)
mbed_official 121:7f86b4238bec 6879
mbed_official 121:7f86b4238bec 6880 /*! @name SCGC5 - System Clock Gating Control Register 5 */
mbed_official 121:7f86b4238bec 6881 #define SIM_SCGC5_LPTMR_MASK (0x1U)
mbed_official 121:7f86b4238bec 6882 #define SIM_SCGC5_LPTMR_SHIFT (0U)
mbed_official 121:7f86b4238bec 6883 #define SIM_SCGC5_LPTMR(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC5_LPTMR_SHIFT)) & SIM_SCGC5_LPTMR_MASK)
mbed_official 121:7f86b4238bec 6884 #define SIM_SCGC5_PORTA_MASK (0x200U)
mbed_official 121:7f86b4238bec 6885 #define SIM_SCGC5_PORTA_SHIFT (9U)
mbed_official 121:7f86b4238bec 6886 #define SIM_SCGC5_PORTA(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC5_PORTA_SHIFT)) & SIM_SCGC5_PORTA_MASK)
mbed_official 121:7f86b4238bec 6887 #define SIM_SCGC5_PORTB_MASK (0x400U)
mbed_official 121:7f86b4238bec 6888 #define SIM_SCGC5_PORTB_SHIFT (10U)
mbed_official 121:7f86b4238bec 6889 #define SIM_SCGC5_PORTB(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC5_PORTB_SHIFT)) & SIM_SCGC5_PORTB_MASK)
mbed_official 121:7f86b4238bec 6890 #define SIM_SCGC5_PORTC_MASK (0x800U)
mbed_official 121:7f86b4238bec 6891 #define SIM_SCGC5_PORTC_SHIFT (11U)
mbed_official 121:7f86b4238bec 6892 #define SIM_SCGC5_PORTC(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC5_PORTC_SHIFT)) & SIM_SCGC5_PORTC_MASK)
mbed_official 121:7f86b4238bec 6893 #define SIM_SCGC5_PORTD_MASK (0x1000U)
mbed_official 121:7f86b4238bec 6894 #define SIM_SCGC5_PORTD_SHIFT (12U)
mbed_official 121:7f86b4238bec 6895 #define SIM_SCGC5_PORTD(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC5_PORTD_SHIFT)) & SIM_SCGC5_PORTD_MASK)
mbed_official 121:7f86b4238bec 6896 #define SIM_SCGC5_PORTE_MASK (0x2000U)
mbed_official 121:7f86b4238bec 6897 #define SIM_SCGC5_PORTE_SHIFT (13U)
mbed_official 121:7f86b4238bec 6898 #define SIM_SCGC5_PORTE(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC5_PORTE_SHIFT)) & SIM_SCGC5_PORTE_MASK)
mbed_official 121:7f86b4238bec 6899
mbed_official 121:7f86b4238bec 6900 /*! @name SCGC6 - System Clock Gating Control Register 6 */
mbed_official 121:7f86b4238bec 6901 #define SIM_SCGC6_FTF_MASK (0x1U)
mbed_official 121:7f86b4238bec 6902 #define SIM_SCGC6_FTF_SHIFT (0U)
mbed_official 121:7f86b4238bec 6903 #define SIM_SCGC6_FTF(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_FTF_SHIFT)) & SIM_SCGC6_FTF_MASK)
mbed_official 121:7f86b4238bec 6904 #define SIM_SCGC6_DMAMUX_MASK (0x2U)
mbed_official 121:7f86b4238bec 6905 #define SIM_SCGC6_DMAMUX_SHIFT (1U)
mbed_official 121:7f86b4238bec 6906 #define SIM_SCGC6_DMAMUX(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_DMAMUX_SHIFT)) & SIM_SCGC6_DMAMUX_MASK)
mbed_official 121:7f86b4238bec 6907 #define SIM_SCGC6_FTM3_MASK (0x40U)
mbed_official 121:7f86b4238bec 6908 #define SIM_SCGC6_FTM3_SHIFT (6U)
mbed_official 121:7f86b4238bec 6909 #define SIM_SCGC6_FTM3(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_FTM3_SHIFT)) & SIM_SCGC6_FTM3_MASK)
mbed_official 121:7f86b4238bec 6910 #define SIM_SCGC6_ADC1_MASK (0x80U)
mbed_official 121:7f86b4238bec 6911 #define SIM_SCGC6_ADC1_SHIFT (7U)
mbed_official 121:7f86b4238bec 6912 #define SIM_SCGC6_ADC1(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_ADC1_SHIFT)) & SIM_SCGC6_ADC1_MASK)
mbed_official 121:7f86b4238bec 6913 #define SIM_SCGC6_DAC1_MASK (0x100U)
mbed_official 121:7f86b4238bec 6914 #define SIM_SCGC6_DAC1_SHIFT (8U)
mbed_official 121:7f86b4238bec 6915 #define SIM_SCGC6_DAC1(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_DAC1_SHIFT)) & SIM_SCGC6_DAC1_MASK)
mbed_official 121:7f86b4238bec 6916 #define SIM_SCGC6_RNGA_MASK (0x200U)
mbed_official 121:7f86b4238bec 6917 #define SIM_SCGC6_RNGA_SHIFT (9U)
mbed_official 121:7f86b4238bec 6918 #define SIM_SCGC6_RNGA(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_RNGA_SHIFT)) & SIM_SCGC6_RNGA_MASK)
mbed_official 121:7f86b4238bec 6919 #define SIM_SCGC6_LPUART0_MASK (0x400U)
mbed_official 121:7f86b4238bec 6920 #define SIM_SCGC6_LPUART0_SHIFT (10U)
mbed_official 121:7f86b4238bec 6921 #define SIM_SCGC6_LPUART0(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_LPUART0_SHIFT)) & SIM_SCGC6_LPUART0_MASK)
mbed_official 121:7f86b4238bec 6922 #define SIM_SCGC6_SPI0_MASK (0x1000U)
mbed_official 121:7f86b4238bec 6923 #define SIM_SCGC6_SPI0_SHIFT (12U)
mbed_official 121:7f86b4238bec 6924 #define SIM_SCGC6_SPI0(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_SPI0_SHIFT)) & SIM_SCGC6_SPI0_MASK)
mbed_official 121:7f86b4238bec 6925 #define SIM_SCGC6_SPI1_MASK (0x2000U)
mbed_official 121:7f86b4238bec 6926 #define SIM_SCGC6_SPI1_SHIFT (13U)
mbed_official 121:7f86b4238bec 6927 #define SIM_SCGC6_SPI1(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_SPI1_SHIFT)) & SIM_SCGC6_SPI1_MASK)
mbed_official 121:7f86b4238bec 6928 #define SIM_SCGC6_I2S_MASK (0x8000U)
mbed_official 121:7f86b4238bec 6929 #define SIM_SCGC6_I2S_SHIFT (15U)
mbed_official 121:7f86b4238bec 6930 #define SIM_SCGC6_I2S(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_I2S_SHIFT)) & SIM_SCGC6_I2S_MASK)
mbed_official 121:7f86b4238bec 6931 #define SIM_SCGC6_CRC_MASK (0x40000U)
mbed_official 121:7f86b4238bec 6932 #define SIM_SCGC6_CRC_SHIFT (18U)
mbed_official 121:7f86b4238bec 6933 #define SIM_SCGC6_CRC(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_CRC_SHIFT)) & SIM_SCGC6_CRC_MASK)
mbed_official 121:7f86b4238bec 6934 #define SIM_SCGC6_PDB_MASK (0x400000U)
mbed_official 121:7f86b4238bec 6935 #define SIM_SCGC6_PDB_SHIFT (22U)
mbed_official 121:7f86b4238bec 6936 #define SIM_SCGC6_PDB(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_PDB_SHIFT)) & SIM_SCGC6_PDB_MASK)
mbed_official 121:7f86b4238bec 6937 #define SIM_SCGC6_PIT_MASK (0x800000U)
mbed_official 121:7f86b4238bec 6938 #define SIM_SCGC6_PIT_SHIFT (23U)
mbed_official 121:7f86b4238bec 6939 #define SIM_SCGC6_PIT(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_PIT_SHIFT)) & SIM_SCGC6_PIT_MASK)
mbed_official 121:7f86b4238bec 6940 #define SIM_SCGC6_FTM0_MASK (0x1000000U)
mbed_official 121:7f86b4238bec 6941 #define SIM_SCGC6_FTM0_SHIFT (24U)
mbed_official 121:7f86b4238bec 6942 #define SIM_SCGC6_FTM0(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_FTM0_SHIFT)) & SIM_SCGC6_FTM0_MASK)
mbed_official 121:7f86b4238bec 6943 #define SIM_SCGC6_FTM1_MASK (0x2000000U)
mbed_official 121:7f86b4238bec 6944 #define SIM_SCGC6_FTM1_SHIFT (25U)
mbed_official 121:7f86b4238bec 6945 #define SIM_SCGC6_FTM1(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_FTM1_SHIFT)) & SIM_SCGC6_FTM1_MASK)
mbed_official 121:7f86b4238bec 6946 #define SIM_SCGC6_FTM2_MASK (0x4000000U)
mbed_official 121:7f86b4238bec 6947 #define SIM_SCGC6_FTM2_SHIFT (26U)
mbed_official 121:7f86b4238bec 6948 #define SIM_SCGC6_FTM2(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_FTM2_SHIFT)) & SIM_SCGC6_FTM2_MASK)
mbed_official 121:7f86b4238bec 6949 #define SIM_SCGC6_ADC0_MASK (0x8000000U)
mbed_official 121:7f86b4238bec 6950 #define SIM_SCGC6_ADC0_SHIFT (27U)
mbed_official 121:7f86b4238bec 6951 #define SIM_SCGC6_ADC0(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_ADC0_SHIFT)) & SIM_SCGC6_ADC0_MASK)
mbed_official 121:7f86b4238bec 6952 #define SIM_SCGC6_RTC_MASK (0x20000000U)
mbed_official 121:7f86b4238bec 6953 #define SIM_SCGC6_RTC_SHIFT (29U)
mbed_official 121:7f86b4238bec 6954 #define SIM_SCGC6_RTC(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_RTC_SHIFT)) & SIM_SCGC6_RTC_MASK)
mbed_official 121:7f86b4238bec 6955 #define SIM_SCGC6_DAC0_MASK (0x80000000U)
mbed_official 121:7f86b4238bec 6956 #define SIM_SCGC6_DAC0_SHIFT (31U)
mbed_official 121:7f86b4238bec 6957 #define SIM_SCGC6_DAC0(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_DAC0_SHIFT)) & SIM_SCGC6_DAC0_MASK)
mbed_official 121:7f86b4238bec 6958
mbed_official 121:7f86b4238bec 6959 /*! @name SCGC7 - System Clock Gating Control Register 7 */
mbed_official 121:7f86b4238bec 6960 #define SIM_SCGC7_FLEXBUS_MASK (0x1U)
mbed_official 121:7f86b4238bec 6961 #define SIM_SCGC7_FLEXBUS_SHIFT (0U)
mbed_official 121:7f86b4238bec 6962 #define SIM_SCGC7_FLEXBUS(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC7_FLEXBUS_SHIFT)) & SIM_SCGC7_FLEXBUS_MASK)
mbed_official 121:7f86b4238bec 6963 #define SIM_SCGC7_DMA_MASK (0x2U)
mbed_official 121:7f86b4238bec 6964 #define SIM_SCGC7_DMA_SHIFT (1U)
mbed_official 121:7f86b4238bec 6965 #define SIM_SCGC7_DMA(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC7_DMA_SHIFT)) & SIM_SCGC7_DMA_MASK)
mbed_official 121:7f86b4238bec 6966
mbed_official 121:7f86b4238bec 6967 /*! @name CLKDIV1 - System Clock Divider Register 1 */
mbed_official 121:7f86b4238bec 6968 #define SIM_CLKDIV1_OUTDIV4_MASK (0xF0000U)
mbed_official 121:7f86b4238bec 6969 #define SIM_CLKDIV1_OUTDIV4_SHIFT (16U)
mbed_official 121:7f86b4238bec 6970 #define SIM_CLKDIV1_OUTDIV4(x) (((uint32_t)(((uint32_t)(x)) << SIM_CLKDIV1_OUTDIV4_SHIFT)) & SIM_CLKDIV1_OUTDIV4_MASK)
mbed_official 121:7f86b4238bec 6971 #define SIM_CLKDIV1_OUTDIV3_MASK (0xF00000U)
mbed_official 121:7f86b4238bec 6972 #define SIM_CLKDIV1_OUTDIV3_SHIFT (20U)
mbed_official 121:7f86b4238bec 6973 #define SIM_CLKDIV1_OUTDIV3(x) (((uint32_t)(((uint32_t)(x)) << SIM_CLKDIV1_OUTDIV3_SHIFT)) & SIM_CLKDIV1_OUTDIV3_MASK)
mbed_official 121:7f86b4238bec 6974 #define SIM_CLKDIV1_OUTDIV2_MASK (0xF000000U)
mbed_official 121:7f86b4238bec 6975 #define SIM_CLKDIV1_OUTDIV2_SHIFT (24U)
mbed_official 121:7f86b4238bec 6976 #define SIM_CLKDIV1_OUTDIV2(x) (((uint32_t)(((uint32_t)(x)) << SIM_CLKDIV1_OUTDIV2_SHIFT)) & SIM_CLKDIV1_OUTDIV2_MASK)
mbed_official 121:7f86b4238bec 6977 #define SIM_CLKDIV1_OUTDIV1_MASK (0xF0000000U)
mbed_official 121:7f86b4238bec 6978 #define SIM_CLKDIV1_OUTDIV1_SHIFT (28U)
mbed_official 121:7f86b4238bec 6979 #define SIM_CLKDIV1_OUTDIV1(x) (((uint32_t)(((uint32_t)(x)) << SIM_CLKDIV1_OUTDIV1_SHIFT)) & SIM_CLKDIV1_OUTDIV1_MASK)
mbed_official 121:7f86b4238bec 6980
mbed_official 121:7f86b4238bec 6981 /*! @name CLKDIV2 - System Clock Divider Register 2 */
mbed_official 121:7f86b4238bec 6982 #define SIM_CLKDIV2_USBFRAC_MASK (0x1U)
mbed_official 121:7f86b4238bec 6983 #define SIM_CLKDIV2_USBFRAC_SHIFT (0U)
mbed_official 121:7f86b4238bec 6984 #define SIM_CLKDIV2_USBFRAC(x) (((uint32_t)(((uint32_t)(x)) << SIM_CLKDIV2_USBFRAC_SHIFT)) & SIM_CLKDIV2_USBFRAC_MASK)
mbed_official 121:7f86b4238bec 6985 #define SIM_CLKDIV2_USBDIV_MASK (0xEU)
mbed_official 121:7f86b4238bec 6986 #define SIM_CLKDIV2_USBDIV_SHIFT (1U)
mbed_official 121:7f86b4238bec 6987 #define SIM_CLKDIV2_USBDIV(x) (((uint32_t)(((uint32_t)(x)) << SIM_CLKDIV2_USBDIV_SHIFT)) & SIM_CLKDIV2_USBDIV_MASK)
mbed_official 121:7f86b4238bec 6988
mbed_official 121:7f86b4238bec 6989 /*! @name FCFG1 - Flash Configuration Register 1 */
mbed_official 121:7f86b4238bec 6990 #define SIM_FCFG1_FLASHDIS_MASK (0x1U)
mbed_official 121:7f86b4238bec 6991 #define SIM_FCFG1_FLASHDIS_SHIFT (0U)
mbed_official 121:7f86b4238bec 6992 #define SIM_FCFG1_FLASHDIS(x) (((uint32_t)(((uint32_t)(x)) << SIM_FCFG1_FLASHDIS_SHIFT)) & SIM_FCFG1_FLASHDIS_MASK)
mbed_official 121:7f86b4238bec 6993 #define SIM_FCFG1_FLASHDOZE_MASK (0x2U)
mbed_official 121:7f86b4238bec 6994 #define SIM_FCFG1_FLASHDOZE_SHIFT (1U)
mbed_official 121:7f86b4238bec 6995 #define SIM_FCFG1_FLASHDOZE(x) (((uint32_t)(((uint32_t)(x)) << SIM_FCFG1_FLASHDOZE_SHIFT)) & SIM_FCFG1_FLASHDOZE_MASK)
mbed_official 121:7f86b4238bec 6996 #define SIM_FCFG1_PFSIZE_MASK (0xF000000U)
mbed_official 121:7f86b4238bec 6997 #define SIM_FCFG1_PFSIZE_SHIFT (24U)
mbed_official 121:7f86b4238bec 6998 #define SIM_FCFG1_PFSIZE(x) (((uint32_t)(((uint32_t)(x)) << SIM_FCFG1_PFSIZE_SHIFT)) & SIM_FCFG1_PFSIZE_MASK)
mbed_official 121:7f86b4238bec 6999
mbed_official 121:7f86b4238bec 7000 /*! @name FCFG2 - Flash Configuration Register 2 */
mbed_official 121:7f86b4238bec 7001 #define SIM_FCFG2_MAXADDR1_MASK (0x7F0000U)
mbed_official 121:7f86b4238bec 7002 #define SIM_FCFG2_MAXADDR1_SHIFT (16U)
mbed_official 121:7f86b4238bec 7003 #define SIM_FCFG2_MAXADDR1(x) (((uint32_t)(((uint32_t)(x)) << SIM_FCFG2_MAXADDR1_SHIFT)) & SIM_FCFG2_MAXADDR1_MASK)
mbed_official 121:7f86b4238bec 7004 #define SIM_FCFG2_MAXADDR0_MASK (0x7F000000U)
mbed_official 121:7f86b4238bec 7005 #define SIM_FCFG2_MAXADDR0_SHIFT (24U)
mbed_official 121:7f86b4238bec 7006 #define SIM_FCFG2_MAXADDR0(x) (((uint32_t)(((uint32_t)(x)) << SIM_FCFG2_MAXADDR0_SHIFT)) & SIM_FCFG2_MAXADDR0_MASK)
mbed_official 121:7f86b4238bec 7007
mbed_official 121:7f86b4238bec 7008 /*! @name UIDH - Unique Identification Register High */
mbed_official 121:7f86b4238bec 7009 #define SIM_UIDH_UID_MASK (0xFFFFFFFFU)
mbed_official 121:7f86b4238bec 7010 #define SIM_UIDH_UID_SHIFT (0U)
mbed_official 121:7f86b4238bec 7011 #define SIM_UIDH_UID(x) (((uint32_t)(((uint32_t)(x)) << SIM_UIDH_UID_SHIFT)) & SIM_UIDH_UID_MASK)
mbed_official 121:7f86b4238bec 7012
mbed_official 121:7f86b4238bec 7013 /*! @name UIDMH - Unique Identification Register Mid-High */
mbed_official 121:7f86b4238bec 7014 #define SIM_UIDMH_UID_MASK (0xFFFFFFFFU)
mbed_official 121:7f86b4238bec 7015 #define SIM_UIDMH_UID_SHIFT (0U)
mbed_official 121:7f86b4238bec 7016 #define SIM_UIDMH_UID(x) (((uint32_t)(((uint32_t)(x)) << SIM_UIDMH_UID_SHIFT)) & SIM_UIDMH_UID_MASK)
mbed_official 121:7f86b4238bec 7017
mbed_official 121:7f86b4238bec 7018 /*! @name UIDML - Unique Identification Register Mid Low */
mbed_official 121:7f86b4238bec 7019 #define SIM_UIDML_UID_MASK (0xFFFFFFFFU)
mbed_official 121:7f86b4238bec 7020 #define SIM_UIDML_UID_SHIFT (0U)
mbed_official 121:7f86b4238bec 7021 #define SIM_UIDML_UID(x) (((uint32_t)(((uint32_t)(x)) << SIM_UIDML_UID_SHIFT)) & SIM_UIDML_UID_MASK)
mbed_official 121:7f86b4238bec 7022
mbed_official 121:7f86b4238bec 7023 /*! @name UIDL - Unique Identification Register Low */
mbed_official 121:7f86b4238bec 7024 #define SIM_UIDL_UID_MASK (0xFFFFFFFFU)
mbed_official 121:7f86b4238bec 7025 #define SIM_UIDL_UID_SHIFT (0U)
mbed_official 121:7f86b4238bec 7026 #define SIM_UIDL_UID(x) (((uint32_t)(((uint32_t)(x)) << SIM_UIDL_UID_SHIFT)) & SIM_UIDL_UID_MASK)
mbed_official 121:7f86b4238bec 7027
bogdanm 0:9b334a45a8ff 7028
bogdanm 0:9b334a45a8ff 7029 /*!
bogdanm 0:9b334a45a8ff 7030 * @}
bogdanm 0:9b334a45a8ff 7031 */ /* end of group SIM_Register_Masks */
bogdanm 0:9b334a45a8ff 7032
bogdanm 0:9b334a45a8ff 7033
bogdanm 0:9b334a45a8ff 7034 /* SIM - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 7035 /** Peripheral SIM base address */
bogdanm 0:9b334a45a8ff 7036 #define SIM_BASE (0x40047000u)
bogdanm 0:9b334a45a8ff 7037 /** Peripheral SIM base pointer */
bogdanm 0:9b334a45a8ff 7038 #define SIM ((SIM_Type *)SIM_BASE)
bogdanm 0:9b334a45a8ff 7039 /** Array initializer of SIM peripheral base addresses */
bogdanm 0:9b334a45a8ff 7040 #define SIM_BASE_ADDRS { SIM_BASE }
bogdanm 0:9b334a45a8ff 7041 /** Array initializer of SIM peripheral base pointers */
bogdanm 0:9b334a45a8ff 7042 #define SIM_BASE_PTRS { SIM }
bogdanm 0:9b334a45a8ff 7043
bogdanm 0:9b334a45a8ff 7044 /*!
bogdanm 0:9b334a45a8ff 7045 * @}
bogdanm 0:9b334a45a8ff 7046 */ /* end of group SIM_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 7047
bogdanm 0:9b334a45a8ff 7048
bogdanm 0:9b334a45a8ff 7049 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 7050 -- SMC Peripheral Access Layer
bogdanm 0:9b334a45a8ff 7051 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 7052
bogdanm 0:9b334a45a8ff 7053 /*!
bogdanm 0:9b334a45a8ff 7054 * @addtogroup SMC_Peripheral_Access_Layer SMC Peripheral Access Layer
bogdanm 0:9b334a45a8ff 7055 * @{
bogdanm 0:9b334a45a8ff 7056 */
bogdanm 0:9b334a45a8ff 7057
bogdanm 0:9b334a45a8ff 7058 /** SMC - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 7059 typedef struct {
bogdanm 0:9b334a45a8ff 7060 __IO uint8_t PMPROT; /**< Power Mode Protection register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 7061 __IO uint8_t PMCTRL; /**< Power Mode Control register, offset: 0x1 */
bogdanm 0:9b334a45a8ff 7062 __IO uint8_t STOPCTRL; /**< Stop Control Register, offset: 0x2 */
bogdanm 0:9b334a45a8ff 7063 __I uint8_t PMSTAT; /**< Power Mode Status register, offset: 0x3 */
mbed_official 121:7f86b4238bec 7064 } SMC_Type;
bogdanm 0:9b334a45a8ff 7065
bogdanm 0:9b334a45a8ff 7066 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 7067 -- SMC Register Masks
bogdanm 0:9b334a45a8ff 7068 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 7069
bogdanm 0:9b334a45a8ff 7070 /*!
bogdanm 0:9b334a45a8ff 7071 * @addtogroup SMC_Register_Masks SMC Register Masks
bogdanm 0:9b334a45a8ff 7072 * @{
bogdanm 0:9b334a45a8ff 7073 */
bogdanm 0:9b334a45a8ff 7074
mbed_official 121:7f86b4238bec 7075 /*! @name PMPROT - Power Mode Protection register */
mbed_official 121:7f86b4238bec 7076 #define SMC_PMPROT_AVLLS_MASK (0x2U)
mbed_official 121:7f86b4238bec 7077 #define SMC_PMPROT_AVLLS_SHIFT (1U)
mbed_official 121:7f86b4238bec 7078 #define SMC_PMPROT_AVLLS(x) (((uint8_t)(((uint8_t)(x)) << SMC_PMPROT_AVLLS_SHIFT)) & SMC_PMPROT_AVLLS_MASK)
mbed_official 121:7f86b4238bec 7079 #define SMC_PMPROT_ALLS_MASK (0x8U)
mbed_official 121:7f86b4238bec 7080 #define SMC_PMPROT_ALLS_SHIFT (3U)
mbed_official 121:7f86b4238bec 7081 #define SMC_PMPROT_ALLS(x) (((uint8_t)(((uint8_t)(x)) << SMC_PMPROT_ALLS_SHIFT)) & SMC_PMPROT_ALLS_MASK)
mbed_official 121:7f86b4238bec 7082 #define SMC_PMPROT_AVLP_MASK (0x20U)
mbed_official 121:7f86b4238bec 7083 #define SMC_PMPROT_AVLP_SHIFT (5U)
mbed_official 121:7f86b4238bec 7084 #define SMC_PMPROT_AVLP(x) (((uint8_t)(((uint8_t)(x)) << SMC_PMPROT_AVLP_SHIFT)) & SMC_PMPROT_AVLP_MASK)
mbed_official 121:7f86b4238bec 7085 #define SMC_PMPROT_AHSRUN_MASK (0x80U)
mbed_official 121:7f86b4238bec 7086 #define SMC_PMPROT_AHSRUN_SHIFT (7U)
mbed_official 121:7f86b4238bec 7087 #define SMC_PMPROT_AHSRUN(x) (((uint8_t)(((uint8_t)(x)) << SMC_PMPROT_AHSRUN_SHIFT)) & SMC_PMPROT_AHSRUN_MASK)
mbed_official 121:7f86b4238bec 7088
mbed_official 121:7f86b4238bec 7089 /*! @name PMCTRL - Power Mode Control register */
mbed_official 121:7f86b4238bec 7090 #define SMC_PMCTRL_STOPM_MASK (0x7U)
mbed_official 121:7f86b4238bec 7091 #define SMC_PMCTRL_STOPM_SHIFT (0U)
mbed_official 121:7f86b4238bec 7092 #define SMC_PMCTRL_STOPM(x) (((uint8_t)(((uint8_t)(x)) << SMC_PMCTRL_STOPM_SHIFT)) & SMC_PMCTRL_STOPM_MASK)
mbed_official 121:7f86b4238bec 7093 #define SMC_PMCTRL_STOPA_MASK (0x8U)
mbed_official 121:7f86b4238bec 7094 #define SMC_PMCTRL_STOPA_SHIFT (3U)
mbed_official 121:7f86b4238bec 7095 #define SMC_PMCTRL_STOPA(x) (((uint8_t)(((uint8_t)(x)) << SMC_PMCTRL_STOPA_SHIFT)) & SMC_PMCTRL_STOPA_MASK)
mbed_official 121:7f86b4238bec 7096 #define SMC_PMCTRL_RUNM_MASK (0x60U)
mbed_official 121:7f86b4238bec 7097 #define SMC_PMCTRL_RUNM_SHIFT (5U)
mbed_official 121:7f86b4238bec 7098 #define SMC_PMCTRL_RUNM(x) (((uint8_t)(((uint8_t)(x)) << SMC_PMCTRL_RUNM_SHIFT)) & SMC_PMCTRL_RUNM_MASK)
mbed_official 121:7f86b4238bec 7099
mbed_official 121:7f86b4238bec 7100 /*! @name STOPCTRL - Stop Control Register */
mbed_official 121:7f86b4238bec 7101 #define SMC_STOPCTRL_LLSM_MASK (0x7U)
mbed_official 121:7f86b4238bec 7102 #define SMC_STOPCTRL_LLSM_SHIFT (0U)
mbed_official 121:7f86b4238bec 7103 #define SMC_STOPCTRL_LLSM(x) (((uint8_t)(((uint8_t)(x)) << SMC_STOPCTRL_LLSM_SHIFT)) & SMC_STOPCTRL_LLSM_MASK)
mbed_official 121:7f86b4238bec 7104 #define SMC_STOPCTRL_PORPO_MASK (0x20U)
mbed_official 121:7f86b4238bec 7105 #define SMC_STOPCTRL_PORPO_SHIFT (5U)
mbed_official 121:7f86b4238bec 7106 #define SMC_STOPCTRL_PORPO(x) (((uint8_t)(((uint8_t)(x)) << SMC_STOPCTRL_PORPO_SHIFT)) & SMC_STOPCTRL_PORPO_MASK)
mbed_official 121:7f86b4238bec 7107 #define SMC_STOPCTRL_PSTOPO_MASK (0xC0U)
mbed_official 121:7f86b4238bec 7108 #define SMC_STOPCTRL_PSTOPO_SHIFT (6U)
mbed_official 121:7f86b4238bec 7109 #define SMC_STOPCTRL_PSTOPO(x) (((uint8_t)(((uint8_t)(x)) << SMC_STOPCTRL_PSTOPO_SHIFT)) & SMC_STOPCTRL_PSTOPO_MASK)
mbed_official 121:7f86b4238bec 7110
mbed_official 121:7f86b4238bec 7111 /*! @name PMSTAT - Power Mode Status register */
mbed_official 121:7f86b4238bec 7112 #define SMC_PMSTAT_PMSTAT_MASK (0xFFU)
mbed_official 121:7f86b4238bec 7113 #define SMC_PMSTAT_PMSTAT_SHIFT (0U)
mbed_official 121:7f86b4238bec 7114 #define SMC_PMSTAT_PMSTAT(x) (((uint8_t)(((uint8_t)(x)) << SMC_PMSTAT_PMSTAT_SHIFT)) & SMC_PMSTAT_PMSTAT_MASK)
mbed_official 121:7f86b4238bec 7115
bogdanm 0:9b334a45a8ff 7116
bogdanm 0:9b334a45a8ff 7117 /*!
bogdanm 0:9b334a45a8ff 7118 * @}
bogdanm 0:9b334a45a8ff 7119 */ /* end of group SMC_Register_Masks */
bogdanm 0:9b334a45a8ff 7120
bogdanm 0:9b334a45a8ff 7121
bogdanm 0:9b334a45a8ff 7122 /* SMC - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 7123 /** Peripheral SMC base address */
bogdanm 0:9b334a45a8ff 7124 #define SMC_BASE (0x4007E000u)
bogdanm 0:9b334a45a8ff 7125 /** Peripheral SMC base pointer */
bogdanm 0:9b334a45a8ff 7126 #define SMC ((SMC_Type *)SMC_BASE)
bogdanm 0:9b334a45a8ff 7127 /** Array initializer of SMC peripheral base addresses */
bogdanm 0:9b334a45a8ff 7128 #define SMC_BASE_ADDRS { SMC_BASE }
bogdanm 0:9b334a45a8ff 7129 /** Array initializer of SMC peripheral base pointers */
bogdanm 0:9b334a45a8ff 7130 #define SMC_BASE_PTRS { SMC }
bogdanm 0:9b334a45a8ff 7131
bogdanm 0:9b334a45a8ff 7132 /*!
bogdanm 0:9b334a45a8ff 7133 * @}
bogdanm 0:9b334a45a8ff 7134 */ /* end of group SMC_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 7135
bogdanm 0:9b334a45a8ff 7136
bogdanm 0:9b334a45a8ff 7137 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 7138 -- SPI Peripheral Access Layer
bogdanm 0:9b334a45a8ff 7139 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 7140
bogdanm 0:9b334a45a8ff 7141 /*!
bogdanm 0:9b334a45a8ff 7142 * @addtogroup SPI_Peripheral_Access_Layer SPI Peripheral Access Layer
bogdanm 0:9b334a45a8ff 7143 * @{
bogdanm 0:9b334a45a8ff 7144 */
bogdanm 0:9b334a45a8ff 7145
bogdanm 0:9b334a45a8ff 7146 /** SPI - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 7147 typedef struct {
bogdanm 0:9b334a45a8ff 7148 __IO uint32_t MCR; /**< Module Configuration Register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 7149 uint8_t RESERVED_0[4];
bogdanm 0:9b334a45a8ff 7150 __IO uint32_t TCR; /**< Transfer Count Register, offset: 0x8 */
bogdanm 0:9b334a45a8ff 7151 union { /* offset: 0xC */
bogdanm 0:9b334a45a8ff 7152 __IO uint32_t CTAR[2]; /**< Clock and Transfer Attributes Register (In Master Mode), array offset: 0xC, array step: 0x4 */
bogdanm 0:9b334a45a8ff 7153 __IO uint32_t CTAR_SLAVE[1]; /**< Clock and Transfer Attributes Register (In Slave Mode), array offset: 0xC, array step: 0x4 */
bogdanm 0:9b334a45a8ff 7154 };
bogdanm 0:9b334a45a8ff 7155 uint8_t RESERVED_1[24];
bogdanm 0:9b334a45a8ff 7156 __IO uint32_t SR; /**< Status Register, offset: 0x2C */
bogdanm 0:9b334a45a8ff 7157 __IO uint32_t RSER; /**< DMA/Interrupt Request Select and Enable Register, offset: 0x30 */
bogdanm 0:9b334a45a8ff 7158 union { /* offset: 0x34 */
bogdanm 0:9b334a45a8ff 7159 __IO uint32_t PUSHR; /**< PUSH TX FIFO Register In Master Mode, offset: 0x34 */
bogdanm 0:9b334a45a8ff 7160 __IO uint32_t PUSHR_SLAVE; /**< PUSH TX FIFO Register In Slave Mode, offset: 0x34 */
bogdanm 0:9b334a45a8ff 7161 };
bogdanm 0:9b334a45a8ff 7162 __I uint32_t POPR; /**< POP RX FIFO Register, offset: 0x38 */
bogdanm 0:9b334a45a8ff 7163 __I uint32_t TXFR0; /**< Transmit FIFO Registers, offset: 0x3C */
bogdanm 0:9b334a45a8ff 7164 __I uint32_t TXFR1; /**< Transmit FIFO Registers, offset: 0x40 */
bogdanm 0:9b334a45a8ff 7165 __I uint32_t TXFR2; /**< Transmit FIFO Registers, offset: 0x44 */
bogdanm 0:9b334a45a8ff 7166 __I uint32_t TXFR3; /**< Transmit FIFO Registers, offset: 0x48 */
bogdanm 0:9b334a45a8ff 7167 uint8_t RESERVED_2[48];
bogdanm 0:9b334a45a8ff 7168 __I uint32_t RXFR0; /**< Receive FIFO Registers, offset: 0x7C */
bogdanm 0:9b334a45a8ff 7169 __I uint32_t RXFR1; /**< Receive FIFO Registers, offset: 0x80 */
bogdanm 0:9b334a45a8ff 7170 __I uint32_t RXFR2; /**< Receive FIFO Registers, offset: 0x84 */
bogdanm 0:9b334a45a8ff 7171 __I uint32_t RXFR3; /**< Receive FIFO Registers, offset: 0x88 */
mbed_official 121:7f86b4238bec 7172 } SPI_Type;
bogdanm 0:9b334a45a8ff 7173
bogdanm 0:9b334a45a8ff 7174 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 7175 -- SPI Register Masks
bogdanm 0:9b334a45a8ff 7176 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 7177
bogdanm 0:9b334a45a8ff 7178 /*!
bogdanm 0:9b334a45a8ff 7179 * @addtogroup SPI_Register_Masks SPI Register Masks
bogdanm 0:9b334a45a8ff 7180 * @{
bogdanm 0:9b334a45a8ff 7181 */
bogdanm 0:9b334a45a8ff 7182
mbed_official 121:7f86b4238bec 7183 /*! @name MCR - Module Configuration Register */
mbed_official 121:7f86b4238bec 7184 #define SPI_MCR_HALT_MASK (0x1U)
mbed_official 121:7f86b4238bec 7185 #define SPI_MCR_HALT_SHIFT (0U)
mbed_official 121:7f86b4238bec 7186 #define SPI_MCR_HALT(x) (((uint32_t)(((uint32_t)(x)) << SPI_MCR_HALT_SHIFT)) & SPI_MCR_HALT_MASK)
mbed_official 121:7f86b4238bec 7187 #define SPI_MCR_SMPL_PT_MASK (0x300U)
mbed_official 121:7f86b4238bec 7188 #define SPI_MCR_SMPL_PT_SHIFT (8U)
mbed_official 121:7f86b4238bec 7189 #define SPI_MCR_SMPL_PT(x) (((uint32_t)(((uint32_t)(x)) << SPI_MCR_SMPL_PT_SHIFT)) & SPI_MCR_SMPL_PT_MASK)
mbed_official 121:7f86b4238bec 7190 #define SPI_MCR_CLR_RXF_MASK (0x400U)
mbed_official 121:7f86b4238bec 7191 #define SPI_MCR_CLR_RXF_SHIFT (10U)
mbed_official 121:7f86b4238bec 7192 #define SPI_MCR_CLR_RXF(x) (((uint32_t)(((uint32_t)(x)) << SPI_MCR_CLR_RXF_SHIFT)) & SPI_MCR_CLR_RXF_MASK)
mbed_official 121:7f86b4238bec 7193 #define SPI_MCR_CLR_TXF_MASK (0x800U)
mbed_official 121:7f86b4238bec 7194 #define SPI_MCR_CLR_TXF_SHIFT (11U)
mbed_official 121:7f86b4238bec 7195 #define SPI_MCR_CLR_TXF(x) (((uint32_t)(((uint32_t)(x)) << SPI_MCR_CLR_TXF_SHIFT)) & SPI_MCR_CLR_TXF_MASK)
mbed_official 121:7f86b4238bec 7196 #define SPI_MCR_DIS_RXF_MASK (0x1000U)
mbed_official 121:7f86b4238bec 7197 #define SPI_MCR_DIS_RXF_SHIFT (12U)
mbed_official 121:7f86b4238bec 7198 #define SPI_MCR_DIS_RXF(x) (((uint32_t)(((uint32_t)(x)) << SPI_MCR_DIS_RXF_SHIFT)) & SPI_MCR_DIS_RXF_MASK)
mbed_official 121:7f86b4238bec 7199 #define SPI_MCR_DIS_TXF_MASK (0x2000U)
mbed_official 121:7f86b4238bec 7200 #define SPI_MCR_DIS_TXF_SHIFT (13U)
mbed_official 121:7f86b4238bec 7201 #define SPI_MCR_DIS_TXF(x) (((uint32_t)(((uint32_t)(x)) << SPI_MCR_DIS_TXF_SHIFT)) & SPI_MCR_DIS_TXF_MASK)
mbed_official 121:7f86b4238bec 7202 #define SPI_MCR_MDIS_MASK (0x4000U)
mbed_official 121:7f86b4238bec 7203 #define SPI_MCR_MDIS_SHIFT (14U)
mbed_official 121:7f86b4238bec 7204 #define SPI_MCR_MDIS(x) (((uint32_t)(((uint32_t)(x)) << SPI_MCR_MDIS_SHIFT)) & SPI_MCR_MDIS_MASK)
mbed_official 121:7f86b4238bec 7205 #define SPI_MCR_DOZE_MASK (0x8000U)
mbed_official 121:7f86b4238bec 7206 #define SPI_MCR_DOZE_SHIFT (15U)
mbed_official 121:7f86b4238bec 7207 #define SPI_MCR_DOZE(x) (((uint32_t)(((uint32_t)(x)) << SPI_MCR_DOZE_SHIFT)) & SPI_MCR_DOZE_MASK)
mbed_official 121:7f86b4238bec 7208 #define SPI_MCR_PCSIS_MASK (0x3F0000U)
mbed_official 121:7f86b4238bec 7209 #define SPI_MCR_PCSIS_SHIFT (16U)
mbed_official 121:7f86b4238bec 7210 #define SPI_MCR_PCSIS(x) (((uint32_t)(((uint32_t)(x)) << SPI_MCR_PCSIS_SHIFT)) & SPI_MCR_PCSIS_MASK)
mbed_official 121:7f86b4238bec 7211 #define SPI_MCR_ROOE_MASK (0x1000000U)
mbed_official 121:7f86b4238bec 7212 #define SPI_MCR_ROOE_SHIFT (24U)
mbed_official 121:7f86b4238bec 7213 #define SPI_MCR_ROOE(x) (((uint32_t)(((uint32_t)(x)) << SPI_MCR_ROOE_SHIFT)) & SPI_MCR_ROOE_MASK)
mbed_official 121:7f86b4238bec 7214 #define SPI_MCR_PCSSE_MASK (0x2000000U)
mbed_official 121:7f86b4238bec 7215 #define SPI_MCR_PCSSE_SHIFT (25U)
mbed_official 121:7f86b4238bec 7216 #define SPI_MCR_PCSSE(x) (((uint32_t)(((uint32_t)(x)) << SPI_MCR_PCSSE_SHIFT)) & SPI_MCR_PCSSE_MASK)
mbed_official 121:7f86b4238bec 7217 #define SPI_MCR_MTFE_MASK (0x4000000U)
mbed_official 121:7f86b4238bec 7218 #define SPI_MCR_MTFE_SHIFT (26U)
mbed_official 121:7f86b4238bec 7219 #define SPI_MCR_MTFE(x) (((uint32_t)(((uint32_t)(x)) << SPI_MCR_MTFE_SHIFT)) & SPI_MCR_MTFE_MASK)
mbed_official 121:7f86b4238bec 7220 #define SPI_MCR_FRZ_MASK (0x8000000U)
mbed_official 121:7f86b4238bec 7221 #define SPI_MCR_FRZ_SHIFT (27U)
mbed_official 121:7f86b4238bec 7222 #define SPI_MCR_FRZ(x) (((uint32_t)(((uint32_t)(x)) << SPI_MCR_FRZ_SHIFT)) & SPI_MCR_FRZ_MASK)
mbed_official 121:7f86b4238bec 7223 #define SPI_MCR_DCONF_MASK (0x30000000U)
mbed_official 121:7f86b4238bec 7224 #define SPI_MCR_DCONF_SHIFT (28U)
mbed_official 121:7f86b4238bec 7225 #define SPI_MCR_DCONF(x) (((uint32_t)(((uint32_t)(x)) << SPI_MCR_DCONF_SHIFT)) & SPI_MCR_DCONF_MASK)
mbed_official 121:7f86b4238bec 7226 #define SPI_MCR_CONT_SCKE_MASK (0x40000000U)
mbed_official 121:7f86b4238bec 7227 #define SPI_MCR_CONT_SCKE_SHIFT (30U)
mbed_official 121:7f86b4238bec 7228 #define SPI_MCR_CONT_SCKE(x) (((uint32_t)(((uint32_t)(x)) << SPI_MCR_CONT_SCKE_SHIFT)) & SPI_MCR_CONT_SCKE_MASK)
mbed_official 121:7f86b4238bec 7229 #define SPI_MCR_MSTR_MASK (0x80000000U)
mbed_official 121:7f86b4238bec 7230 #define SPI_MCR_MSTR_SHIFT (31U)
mbed_official 121:7f86b4238bec 7231 #define SPI_MCR_MSTR(x) (((uint32_t)(((uint32_t)(x)) << SPI_MCR_MSTR_SHIFT)) & SPI_MCR_MSTR_MASK)
mbed_official 121:7f86b4238bec 7232
mbed_official 121:7f86b4238bec 7233 /*! @name TCR - Transfer Count Register */
mbed_official 121:7f86b4238bec 7234 #define SPI_TCR_SPI_TCNT_MASK (0xFFFF0000U)
mbed_official 121:7f86b4238bec 7235 #define SPI_TCR_SPI_TCNT_SHIFT (16U)
mbed_official 121:7f86b4238bec 7236 #define SPI_TCR_SPI_TCNT(x) (((uint32_t)(((uint32_t)(x)) << SPI_TCR_SPI_TCNT_SHIFT)) & SPI_TCR_SPI_TCNT_MASK)
mbed_official 121:7f86b4238bec 7237
mbed_official 121:7f86b4238bec 7238 /*! @name CTAR - Clock and Transfer Attributes Register (In Master Mode) */
mbed_official 121:7f86b4238bec 7239 #define SPI_CTAR_BR_MASK (0xFU)
mbed_official 121:7f86b4238bec 7240 #define SPI_CTAR_BR_SHIFT (0U)
mbed_official 121:7f86b4238bec 7241 #define SPI_CTAR_BR(x) (((uint32_t)(((uint32_t)(x)) << SPI_CTAR_BR_SHIFT)) & SPI_CTAR_BR_MASK)
mbed_official 121:7f86b4238bec 7242 #define SPI_CTAR_DT_MASK (0xF0U)
mbed_official 121:7f86b4238bec 7243 #define SPI_CTAR_DT_SHIFT (4U)
mbed_official 121:7f86b4238bec 7244 #define SPI_CTAR_DT(x) (((uint32_t)(((uint32_t)(x)) << SPI_CTAR_DT_SHIFT)) & SPI_CTAR_DT_MASK)
mbed_official 121:7f86b4238bec 7245 #define SPI_CTAR_ASC_MASK (0xF00U)
mbed_official 121:7f86b4238bec 7246 #define SPI_CTAR_ASC_SHIFT (8U)
mbed_official 121:7f86b4238bec 7247 #define SPI_CTAR_ASC(x) (((uint32_t)(((uint32_t)(x)) << SPI_CTAR_ASC_SHIFT)) & SPI_CTAR_ASC_MASK)
mbed_official 121:7f86b4238bec 7248 #define SPI_CTAR_CSSCK_MASK (0xF000U)
mbed_official 121:7f86b4238bec 7249 #define SPI_CTAR_CSSCK_SHIFT (12U)
mbed_official 121:7f86b4238bec 7250 #define SPI_CTAR_CSSCK(x) (((uint32_t)(((uint32_t)(x)) << SPI_CTAR_CSSCK_SHIFT)) & SPI_CTAR_CSSCK_MASK)
mbed_official 121:7f86b4238bec 7251 #define SPI_CTAR_PBR_MASK (0x30000U)
mbed_official 121:7f86b4238bec 7252 #define SPI_CTAR_PBR_SHIFT (16U)
mbed_official 121:7f86b4238bec 7253 #define SPI_CTAR_PBR(x) (((uint32_t)(((uint32_t)(x)) << SPI_CTAR_PBR_SHIFT)) & SPI_CTAR_PBR_MASK)
mbed_official 121:7f86b4238bec 7254 #define SPI_CTAR_PDT_MASK (0xC0000U)
mbed_official 121:7f86b4238bec 7255 #define SPI_CTAR_PDT_SHIFT (18U)
mbed_official 121:7f86b4238bec 7256 #define SPI_CTAR_PDT(x) (((uint32_t)(((uint32_t)(x)) << SPI_CTAR_PDT_SHIFT)) & SPI_CTAR_PDT_MASK)
mbed_official 121:7f86b4238bec 7257 #define SPI_CTAR_PASC_MASK (0x300000U)
mbed_official 121:7f86b4238bec 7258 #define SPI_CTAR_PASC_SHIFT (20U)
mbed_official 121:7f86b4238bec 7259 #define SPI_CTAR_PASC(x) (((uint32_t)(((uint32_t)(x)) << SPI_CTAR_PASC_SHIFT)) & SPI_CTAR_PASC_MASK)
mbed_official 121:7f86b4238bec 7260 #define SPI_CTAR_PCSSCK_MASK (0xC00000U)
mbed_official 121:7f86b4238bec 7261 #define SPI_CTAR_PCSSCK_SHIFT (22U)
mbed_official 121:7f86b4238bec 7262 #define SPI_CTAR_PCSSCK(x) (((uint32_t)(((uint32_t)(x)) << SPI_CTAR_PCSSCK_SHIFT)) & SPI_CTAR_PCSSCK_MASK)
mbed_official 121:7f86b4238bec 7263 #define SPI_CTAR_LSBFE_MASK (0x1000000U)
mbed_official 121:7f86b4238bec 7264 #define SPI_CTAR_LSBFE_SHIFT (24U)
mbed_official 121:7f86b4238bec 7265 #define SPI_CTAR_LSBFE(x) (((uint32_t)(((uint32_t)(x)) << SPI_CTAR_LSBFE_SHIFT)) & SPI_CTAR_LSBFE_MASK)
mbed_official 121:7f86b4238bec 7266 #define SPI_CTAR_CPHA_MASK (0x2000000U)
mbed_official 121:7f86b4238bec 7267 #define SPI_CTAR_CPHA_SHIFT (25U)
mbed_official 121:7f86b4238bec 7268 #define SPI_CTAR_CPHA(x) (((uint32_t)(((uint32_t)(x)) << SPI_CTAR_CPHA_SHIFT)) & SPI_CTAR_CPHA_MASK)
mbed_official 121:7f86b4238bec 7269 #define SPI_CTAR_CPOL_MASK (0x4000000U)
mbed_official 121:7f86b4238bec 7270 #define SPI_CTAR_CPOL_SHIFT (26U)
mbed_official 121:7f86b4238bec 7271 #define SPI_CTAR_CPOL(x) (((uint32_t)(((uint32_t)(x)) << SPI_CTAR_CPOL_SHIFT)) & SPI_CTAR_CPOL_MASK)
mbed_official 121:7f86b4238bec 7272 #define SPI_CTAR_FMSZ_MASK (0x78000000U)
mbed_official 121:7f86b4238bec 7273 #define SPI_CTAR_FMSZ_SHIFT (27U)
mbed_official 121:7f86b4238bec 7274 #define SPI_CTAR_FMSZ(x) (((uint32_t)(((uint32_t)(x)) << SPI_CTAR_FMSZ_SHIFT)) & SPI_CTAR_FMSZ_MASK)
mbed_official 121:7f86b4238bec 7275 #define SPI_CTAR_DBR_MASK (0x80000000U)
mbed_official 121:7f86b4238bec 7276 #define SPI_CTAR_DBR_SHIFT (31U)
mbed_official 121:7f86b4238bec 7277 #define SPI_CTAR_DBR(x) (((uint32_t)(((uint32_t)(x)) << SPI_CTAR_DBR_SHIFT)) & SPI_CTAR_DBR_MASK)
mbed_official 121:7f86b4238bec 7278
mbed_official 121:7f86b4238bec 7279 /* The count of SPI_CTAR */
mbed_official 121:7f86b4238bec 7280 #define SPI_CTAR_COUNT (2U)
mbed_official 121:7f86b4238bec 7281
mbed_official 121:7f86b4238bec 7282 /*! @name CTAR_SLAVE - Clock and Transfer Attributes Register (In Slave Mode) */
mbed_official 121:7f86b4238bec 7283 #define SPI_CTAR_SLAVE_CPHA_MASK (0x2000000U)
mbed_official 121:7f86b4238bec 7284 #define SPI_CTAR_SLAVE_CPHA_SHIFT (25U)
mbed_official 121:7f86b4238bec 7285 #define SPI_CTAR_SLAVE_CPHA(x) (((uint32_t)(((uint32_t)(x)) << SPI_CTAR_SLAVE_CPHA_SHIFT)) & SPI_CTAR_SLAVE_CPHA_MASK)
mbed_official 121:7f86b4238bec 7286 #define SPI_CTAR_SLAVE_CPOL_MASK (0x4000000U)
mbed_official 121:7f86b4238bec 7287 #define SPI_CTAR_SLAVE_CPOL_SHIFT (26U)
mbed_official 121:7f86b4238bec 7288 #define SPI_CTAR_SLAVE_CPOL(x) (((uint32_t)(((uint32_t)(x)) << SPI_CTAR_SLAVE_CPOL_SHIFT)) & SPI_CTAR_SLAVE_CPOL_MASK)
mbed_official 121:7f86b4238bec 7289 #define SPI_CTAR_SLAVE_FMSZ_MASK (0xF8000000U)
mbed_official 121:7f86b4238bec 7290 #define SPI_CTAR_SLAVE_FMSZ_SHIFT (27U)
mbed_official 121:7f86b4238bec 7291 #define SPI_CTAR_SLAVE_FMSZ(x) (((uint32_t)(((uint32_t)(x)) << SPI_CTAR_SLAVE_FMSZ_SHIFT)) & SPI_CTAR_SLAVE_FMSZ_MASK)
mbed_official 121:7f86b4238bec 7292
mbed_official 121:7f86b4238bec 7293 /* The count of SPI_CTAR_SLAVE */
mbed_official 121:7f86b4238bec 7294 #define SPI_CTAR_SLAVE_COUNT (1U)
mbed_official 121:7f86b4238bec 7295
mbed_official 121:7f86b4238bec 7296 /*! @name SR - Status Register */
mbed_official 121:7f86b4238bec 7297 #define SPI_SR_POPNXTPTR_MASK (0xFU)
mbed_official 121:7f86b4238bec 7298 #define SPI_SR_POPNXTPTR_SHIFT (0U)
mbed_official 121:7f86b4238bec 7299 #define SPI_SR_POPNXTPTR(x) (((uint32_t)(((uint32_t)(x)) << SPI_SR_POPNXTPTR_SHIFT)) & SPI_SR_POPNXTPTR_MASK)
mbed_official 121:7f86b4238bec 7300 #define SPI_SR_RXCTR_MASK (0xF0U)
mbed_official 121:7f86b4238bec 7301 #define SPI_SR_RXCTR_SHIFT (4U)
mbed_official 121:7f86b4238bec 7302 #define SPI_SR_RXCTR(x) (((uint32_t)(((uint32_t)(x)) << SPI_SR_RXCTR_SHIFT)) & SPI_SR_RXCTR_MASK)
mbed_official 121:7f86b4238bec 7303 #define SPI_SR_TXNXTPTR_MASK (0xF00U)
mbed_official 121:7f86b4238bec 7304 #define SPI_SR_TXNXTPTR_SHIFT (8U)
mbed_official 121:7f86b4238bec 7305 #define SPI_SR_TXNXTPTR(x) (((uint32_t)(((uint32_t)(x)) << SPI_SR_TXNXTPTR_SHIFT)) & SPI_SR_TXNXTPTR_MASK)
mbed_official 121:7f86b4238bec 7306 #define SPI_SR_TXCTR_MASK (0xF000U)
mbed_official 121:7f86b4238bec 7307 #define SPI_SR_TXCTR_SHIFT (12U)
mbed_official 121:7f86b4238bec 7308 #define SPI_SR_TXCTR(x) (((uint32_t)(((uint32_t)(x)) << SPI_SR_TXCTR_SHIFT)) & SPI_SR_TXCTR_MASK)
mbed_official 121:7f86b4238bec 7309 #define SPI_SR_RFDF_MASK (0x20000U)
mbed_official 121:7f86b4238bec 7310 #define SPI_SR_RFDF_SHIFT (17U)
mbed_official 121:7f86b4238bec 7311 #define SPI_SR_RFDF(x) (((uint32_t)(((uint32_t)(x)) << SPI_SR_RFDF_SHIFT)) & SPI_SR_RFDF_MASK)
mbed_official 121:7f86b4238bec 7312 #define SPI_SR_RFOF_MASK (0x80000U)
mbed_official 121:7f86b4238bec 7313 #define SPI_SR_RFOF_SHIFT (19U)
mbed_official 121:7f86b4238bec 7314 #define SPI_SR_RFOF(x) (((uint32_t)(((uint32_t)(x)) << SPI_SR_RFOF_SHIFT)) & SPI_SR_RFOF_MASK)
mbed_official 121:7f86b4238bec 7315 #define SPI_SR_TFFF_MASK (0x2000000U)
mbed_official 121:7f86b4238bec 7316 #define SPI_SR_TFFF_SHIFT (25U)
mbed_official 121:7f86b4238bec 7317 #define SPI_SR_TFFF(x) (((uint32_t)(((uint32_t)(x)) << SPI_SR_TFFF_SHIFT)) & SPI_SR_TFFF_MASK)
mbed_official 121:7f86b4238bec 7318 #define SPI_SR_TFUF_MASK (0x8000000U)
mbed_official 121:7f86b4238bec 7319 #define SPI_SR_TFUF_SHIFT (27U)
mbed_official 121:7f86b4238bec 7320 #define SPI_SR_TFUF(x) (((uint32_t)(((uint32_t)(x)) << SPI_SR_TFUF_SHIFT)) & SPI_SR_TFUF_MASK)
mbed_official 121:7f86b4238bec 7321 #define SPI_SR_EOQF_MASK (0x10000000U)
mbed_official 121:7f86b4238bec 7322 #define SPI_SR_EOQF_SHIFT (28U)
mbed_official 121:7f86b4238bec 7323 #define SPI_SR_EOQF(x) (((uint32_t)(((uint32_t)(x)) << SPI_SR_EOQF_SHIFT)) & SPI_SR_EOQF_MASK)
mbed_official 121:7f86b4238bec 7324 #define SPI_SR_TXRXS_MASK (0x40000000U)
mbed_official 121:7f86b4238bec 7325 #define SPI_SR_TXRXS_SHIFT (30U)
mbed_official 121:7f86b4238bec 7326 #define SPI_SR_TXRXS(x) (((uint32_t)(((uint32_t)(x)) << SPI_SR_TXRXS_SHIFT)) & SPI_SR_TXRXS_MASK)
mbed_official 121:7f86b4238bec 7327 #define SPI_SR_TCF_MASK (0x80000000U)
mbed_official 121:7f86b4238bec 7328 #define SPI_SR_TCF_SHIFT (31U)
mbed_official 121:7f86b4238bec 7329 #define SPI_SR_TCF(x) (((uint32_t)(((uint32_t)(x)) << SPI_SR_TCF_SHIFT)) & SPI_SR_TCF_MASK)
mbed_official 121:7f86b4238bec 7330
mbed_official 121:7f86b4238bec 7331 /*! @name RSER - DMA/Interrupt Request Select and Enable Register */
mbed_official 121:7f86b4238bec 7332 #define SPI_RSER_RFDF_DIRS_MASK (0x10000U)
mbed_official 121:7f86b4238bec 7333 #define SPI_RSER_RFDF_DIRS_SHIFT (16U)
mbed_official 121:7f86b4238bec 7334 #define SPI_RSER_RFDF_DIRS(x) (((uint32_t)(((uint32_t)(x)) << SPI_RSER_RFDF_DIRS_SHIFT)) & SPI_RSER_RFDF_DIRS_MASK)
mbed_official 121:7f86b4238bec 7335 #define SPI_RSER_RFDF_RE_MASK (0x20000U)
mbed_official 121:7f86b4238bec 7336 #define SPI_RSER_RFDF_RE_SHIFT (17U)
mbed_official 121:7f86b4238bec 7337 #define SPI_RSER_RFDF_RE(x) (((uint32_t)(((uint32_t)(x)) << SPI_RSER_RFDF_RE_SHIFT)) & SPI_RSER_RFDF_RE_MASK)
mbed_official 121:7f86b4238bec 7338 #define SPI_RSER_RFOF_RE_MASK (0x80000U)
mbed_official 121:7f86b4238bec 7339 #define SPI_RSER_RFOF_RE_SHIFT (19U)
mbed_official 121:7f86b4238bec 7340 #define SPI_RSER_RFOF_RE(x) (((uint32_t)(((uint32_t)(x)) << SPI_RSER_RFOF_RE_SHIFT)) & SPI_RSER_RFOF_RE_MASK)
mbed_official 121:7f86b4238bec 7341 #define SPI_RSER_TFFF_DIRS_MASK (0x1000000U)
mbed_official 121:7f86b4238bec 7342 #define SPI_RSER_TFFF_DIRS_SHIFT (24U)
mbed_official 121:7f86b4238bec 7343 #define SPI_RSER_TFFF_DIRS(x) (((uint32_t)(((uint32_t)(x)) << SPI_RSER_TFFF_DIRS_SHIFT)) & SPI_RSER_TFFF_DIRS_MASK)
mbed_official 121:7f86b4238bec 7344 #define SPI_RSER_TFFF_RE_MASK (0x2000000U)
mbed_official 121:7f86b4238bec 7345 #define SPI_RSER_TFFF_RE_SHIFT (25U)
mbed_official 121:7f86b4238bec 7346 #define SPI_RSER_TFFF_RE(x) (((uint32_t)(((uint32_t)(x)) << SPI_RSER_TFFF_RE_SHIFT)) & SPI_RSER_TFFF_RE_MASK)
mbed_official 121:7f86b4238bec 7347 #define SPI_RSER_TFUF_RE_MASK (0x8000000U)
mbed_official 121:7f86b4238bec 7348 #define SPI_RSER_TFUF_RE_SHIFT (27U)
mbed_official 121:7f86b4238bec 7349 #define SPI_RSER_TFUF_RE(x) (((uint32_t)(((uint32_t)(x)) << SPI_RSER_TFUF_RE_SHIFT)) & SPI_RSER_TFUF_RE_MASK)
mbed_official 121:7f86b4238bec 7350 #define SPI_RSER_EOQF_RE_MASK (0x10000000U)
mbed_official 121:7f86b4238bec 7351 #define SPI_RSER_EOQF_RE_SHIFT (28U)
mbed_official 121:7f86b4238bec 7352 #define SPI_RSER_EOQF_RE(x) (((uint32_t)(((uint32_t)(x)) << SPI_RSER_EOQF_RE_SHIFT)) & SPI_RSER_EOQF_RE_MASK)
mbed_official 121:7f86b4238bec 7353 #define SPI_RSER_TCF_RE_MASK (0x80000000U)
mbed_official 121:7f86b4238bec 7354 #define SPI_RSER_TCF_RE_SHIFT (31U)
mbed_official 121:7f86b4238bec 7355 #define SPI_RSER_TCF_RE(x) (((uint32_t)(((uint32_t)(x)) << SPI_RSER_TCF_RE_SHIFT)) & SPI_RSER_TCF_RE_MASK)
mbed_official 121:7f86b4238bec 7356
mbed_official 121:7f86b4238bec 7357 /*! @name PUSHR - PUSH TX FIFO Register In Master Mode */
mbed_official 121:7f86b4238bec 7358 #define SPI_PUSHR_TXDATA_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 7359 #define SPI_PUSHR_TXDATA_SHIFT (0U)
mbed_official 121:7f86b4238bec 7360 #define SPI_PUSHR_TXDATA(x) (((uint32_t)(((uint32_t)(x)) << SPI_PUSHR_TXDATA_SHIFT)) & SPI_PUSHR_TXDATA_MASK)
mbed_official 121:7f86b4238bec 7361 #define SPI_PUSHR_PCS_MASK (0x3F0000U)
mbed_official 121:7f86b4238bec 7362 #define SPI_PUSHR_PCS_SHIFT (16U)
mbed_official 121:7f86b4238bec 7363 #define SPI_PUSHR_PCS(x) (((uint32_t)(((uint32_t)(x)) << SPI_PUSHR_PCS_SHIFT)) & SPI_PUSHR_PCS_MASK)
mbed_official 121:7f86b4238bec 7364 #define SPI_PUSHR_CTCNT_MASK (0x4000000U)
mbed_official 121:7f86b4238bec 7365 #define SPI_PUSHR_CTCNT_SHIFT (26U)
mbed_official 121:7f86b4238bec 7366 #define SPI_PUSHR_CTCNT(x) (((uint32_t)(((uint32_t)(x)) << SPI_PUSHR_CTCNT_SHIFT)) & SPI_PUSHR_CTCNT_MASK)
mbed_official 121:7f86b4238bec 7367 #define SPI_PUSHR_EOQ_MASK (0x8000000U)
mbed_official 121:7f86b4238bec 7368 #define SPI_PUSHR_EOQ_SHIFT (27U)
mbed_official 121:7f86b4238bec 7369 #define SPI_PUSHR_EOQ(x) (((uint32_t)(((uint32_t)(x)) << SPI_PUSHR_EOQ_SHIFT)) & SPI_PUSHR_EOQ_MASK)
mbed_official 121:7f86b4238bec 7370 #define SPI_PUSHR_CTAS_MASK (0x70000000U)
mbed_official 121:7f86b4238bec 7371 #define SPI_PUSHR_CTAS_SHIFT (28U)
mbed_official 121:7f86b4238bec 7372 #define SPI_PUSHR_CTAS(x) (((uint32_t)(((uint32_t)(x)) << SPI_PUSHR_CTAS_SHIFT)) & SPI_PUSHR_CTAS_MASK)
mbed_official 121:7f86b4238bec 7373 #define SPI_PUSHR_CONT_MASK (0x80000000U)
mbed_official 121:7f86b4238bec 7374 #define SPI_PUSHR_CONT_SHIFT (31U)
mbed_official 121:7f86b4238bec 7375 #define SPI_PUSHR_CONT(x) (((uint32_t)(((uint32_t)(x)) << SPI_PUSHR_CONT_SHIFT)) & SPI_PUSHR_CONT_MASK)
mbed_official 121:7f86b4238bec 7376
mbed_official 121:7f86b4238bec 7377 /*! @name PUSHR_SLAVE - PUSH TX FIFO Register In Slave Mode */
mbed_official 121:7f86b4238bec 7378 #define SPI_PUSHR_SLAVE_TXDATA_MASK (0xFFFFFFFFU)
mbed_official 121:7f86b4238bec 7379 #define SPI_PUSHR_SLAVE_TXDATA_SHIFT (0U)
mbed_official 121:7f86b4238bec 7380 #define SPI_PUSHR_SLAVE_TXDATA(x) (((uint32_t)(((uint32_t)(x)) << SPI_PUSHR_SLAVE_TXDATA_SHIFT)) & SPI_PUSHR_SLAVE_TXDATA_MASK)
mbed_official 121:7f86b4238bec 7381
mbed_official 121:7f86b4238bec 7382 /*! @name POPR - POP RX FIFO Register */
mbed_official 121:7f86b4238bec 7383 #define SPI_POPR_RXDATA_MASK (0xFFFFFFFFU)
mbed_official 121:7f86b4238bec 7384 #define SPI_POPR_RXDATA_SHIFT (0U)
mbed_official 121:7f86b4238bec 7385 #define SPI_POPR_RXDATA(x) (((uint32_t)(((uint32_t)(x)) << SPI_POPR_RXDATA_SHIFT)) & SPI_POPR_RXDATA_MASK)
mbed_official 121:7f86b4238bec 7386
mbed_official 121:7f86b4238bec 7387 /*! @name TXFR0 - Transmit FIFO Registers */
mbed_official 121:7f86b4238bec 7388 #define SPI_TXFR0_TXDATA_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 7389 #define SPI_TXFR0_TXDATA_SHIFT (0U)
mbed_official 121:7f86b4238bec 7390 #define SPI_TXFR0_TXDATA(x) (((uint32_t)(((uint32_t)(x)) << SPI_TXFR0_TXDATA_SHIFT)) & SPI_TXFR0_TXDATA_MASK)
mbed_official 121:7f86b4238bec 7391 #define SPI_TXFR0_TXCMD_TXDATA_MASK (0xFFFF0000U)
mbed_official 121:7f86b4238bec 7392 #define SPI_TXFR0_TXCMD_TXDATA_SHIFT (16U)
mbed_official 121:7f86b4238bec 7393 #define SPI_TXFR0_TXCMD_TXDATA(x) (((uint32_t)(((uint32_t)(x)) << SPI_TXFR0_TXCMD_TXDATA_SHIFT)) & SPI_TXFR0_TXCMD_TXDATA_MASK)
mbed_official 121:7f86b4238bec 7394
mbed_official 121:7f86b4238bec 7395 /*! @name TXFR1 - Transmit FIFO Registers */
mbed_official 121:7f86b4238bec 7396 #define SPI_TXFR1_TXDATA_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 7397 #define SPI_TXFR1_TXDATA_SHIFT (0U)
mbed_official 121:7f86b4238bec 7398 #define SPI_TXFR1_TXDATA(x) (((uint32_t)(((uint32_t)(x)) << SPI_TXFR1_TXDATA_SHIFT)) & SPI_TXFR1_TXDATA_MASK)
mbed_official 121:7f86b4238bec 7399 #define SPI_TXFR1_TXCMD_TXDATA_MASK (0xFFFF0000U)
mbed_official 121:7f86b4238bec 7400 #define SPI_TXFR1_TXCMD_TXDATA_SHIFT (16U)
mbed_official 121:7f86b4238bec 7401 #define SPI_TXFR1_TXCMD_TXDATA(x) (((uint32_t)(((uint32_t)(x)) << SPI_TXFR1_TXCMD_TXDATA_SHIFT)) & SPI_TXFR1_TXCMD_TXDATA_MASK)
mbed_official 121:7f86b4238bec 7402
mbed_official 121:7f86b4238bec 7403 /*! @name TXFR2 - Transmit FIFO Registers */
mbed_official 121:7f86b4238bec 7404 #define SPI_TXFR2_TXDATA_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 7405 #define SPI_TXFR2_TXDATA_SHIFT (0U)
mbed_official 121:7f86b4238bec 7406 #define SPI_TXFR2_TXDATA(x) (((uint32_t)(((uint32_t)(x)) << SPI_TXFR2_TXDATA_SHIFT)) & SPI_TXFR2_TXDATA_MASK)
mbed_official 121:7f86b4238bec 7407 #define SPI_TXFR2_TXCMD_TXDATA_MASK (0xFFFF0000U)
mbed_official 121:7f86b4238bec 7408 #define SPI_TXFR2_TXCMD_TXDATA_SHIFT (16U)
mbed_official 121:7f86b4238bec 7409 #define SPI_TXFR2_TXCMD_TXDATA(x) (((uint32_t)(((uint32_t)(x)) << SPI_TXFR2_TXCMD_TXDATA_SHIFT)) & SPI_TXFR2_TXCMD_TXDATA_MASK)
mbed_official 121:7f86b4238bec 7410
mbed_official 121:7f86b4238bec 7411 /*! @name TXFR3 - Transmit FIFO Registers */
mbed_official 121:7f86b4238bec 7412 #define SPI_TXFR3_TXDATA_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 7413 #define SPI_TXFR3_TXDATA_SHIFT (0U)
mbed_official 121:7f86b4238bec 7414 #define SPI_TXFR3_TXDATA(x) (((uint32_t)(((uint32_t)(x)) << SPI_TXFR3_TXDATA_SHIFT)) & SPI_TXFR3_TXDATA_MASK)
mbed_official 121:7f86b4238bec 7415 #define SPI_TXFR3_TXCMD_TXDATA_MASK (0xFFFF0000U)
mbed_official 121:7f86b4238bec 7416 #define SPI_TXFR3_TXCMD_TXDATA_SHIFT (16U)
mbed_official 121:7f86b4238bec 7417 #define SPI_TXFR3_TXCMD_TXDATA(x) (((uint32_t)(((uint32_t)(x)) << SPI_TXFR3_TXCMD_TXDATA_SHIFT)) & SPI_TXFR3_TXCMD_TXDATA_MASK)
mbed_official 121:7f86b4238bec 7418
mbed_official 121:7f86b4238bec 7419 /*! @name RXFR0 - Receive FIFO Registers */
mbed_official 121:7f86b4238bec 7420 #define SPI_RXFR0_RXDATA_MASK (0xFFFFFFFFU)
mbed_official 121:7f86b4238bec 7421 #define SPI_RXFR0_RXDATA_SHIFT (0U)
mbed_official 121:7f86b4238bec 7422 #define SPI_RXFR0_RXDATA(x) (((uint32_t)(((uint32_t)(x)) << SPI_RXFR0_RXDATA_SHIFT)) & SPI_RXFR0_RXDATA_MASK)
mbed_official 121:7f86b4238bec 7423
mbed_official 121:7f86b4238bec 7424 /*! @name RXFR1 - Receive FIFO Registers */
mbed_official 121:7f86b4238bec 7425 #define SPI_RXFR1_RXDATA_MASK (0xFFFFFFFFU)
mbed_official 121:7f86b4238bec 7426 #define SPI_RXFR1_RXDATA_SHIFT (0U)
mbed_official 121:7f86b4238bec 7427 #define SPI_RXFR1_RXDATA(x) (((uint32_t)(((uint32_t)(x)) << SPI_RXFR1_RXDATA_SHIFT)) & SPI_RXFR1_RXDATA_MASK)
mbed_official 121:7f86b4238bec 7428
mbed_official 121:7f86b4238bec 7429 /*! @name RXFR2 - Receive FIFO Registers */
mbed_official 121:7f86b4238bec 7430 #define SPI_RXFR2_RXDATA_MASK (0xFFFFFFFFU)
mbed_official 121:7f86b4238bec 7431 #define SPI_RXFR2_RXDATA_SHIFT (0U)
mbed_official 121:7f86b4238bec 7432 #define SPI_RXFR2_RXDATA(x) (((uint32_t)(((uint32_t)(x)) << SPI_RXFR2_RXDATA_SHIFT)) & SPI_RXFR2_RXDATA_MASK)
mbed_official 121:7f86b4238bec 7433
mbed_official 121:7f86b4238bec 7434 /*! @name RXFR3 - Receive FIFO Registers */
mbed_official 121:7f86b4238bec 7435 #define SPI_RXFR3_RXDATA_MASK (0xFFFFFFFFU)
mbed_official 121:7f86b4238bec 7436 #define SPI_RXFR3_RXDATA_SHIFT (0U)
mbed_official 121:7f86b4238bec 7437 #define SPI_RXFR3_RXDATA(x) (((uint32_t)(((uint32_t)(x)) << SPI_RXFR3_RXDATA_SHIFT)) & SPI_RXFR3_RXDATA_MASK)
mbed_official 121:7f86b4238bec 7438
bogdanm 0:9b334a45a8ff 7439
bogdanm 0:9b334a45a8ff 7440 /*!
bogdanm 0:9b334a45a8ff 7441 * @}
bogdanm 0:9b334a45a8ff 7442 */ /* end of group SPI_Register_Masks */
bogdanm 0:9b334a45a8ff 7443
bogdanm 0:9b334a45a8ff 7444
bogdanm 0:9b334a45a8ff 7445 /* SPI - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 7446 /** Peripheral SPI0 base address */
bogdanm 0:9b334a45a8ff 7447 #define SPI0_BASE (0x4002C000u)
bogdanm 0:9b334a45a8ff 7448 /** Peripheral SPI0 base pointer */
bogdanm 0:9b334a45a8ff 7449 #define SPI0 ((SPI_Type *)SPI0_BASE)
bogdanm 0:9b334a45a8ff 7450 /** Peripheral SPI1 base address */
bogdanm 0:9b334a45a8ff 7451 #define SPI1_BASE (0x4002D000u)
bogdanm 0:9b334a45a8ff 7452 /** Peripheral SPI1 base pointer */
bogdanm 0:9b334a45a8ff 7453 #define SPI1 ((SPI_Type *)SPI1_BASE)
bogdanm 0:9b334a45a8ff 7454 /** Array initializer of SPI peripheral base addresses */
bogdanm 0:9b334a45a8ff 7455 #define SPI_BASE_ADDRS { SPI0_BASE, SPI1_BASE }
bogdanm 0:9b334a45a8ff 7456 /** Array initializer of SPI peripheral base pointers */
bogdanm 0:9b334a45a8ff 7457 #define SPI_BASE_PTRS { SPI0, SPI1 }
bogdanm 0:9b334a45a8ff 7458 /** Interrupt vectors for the SPI peripheral type */
bogdanm 0:9b334a45a8ff 7459 #define SPI_IRQS { SPI0_IRQn, SPI1_IRQn }
bogdanm 0:9b334a45a8ff 7460
bogdanm 0:9b334a45a8ff 7461 /*!
bogdanm 0:9b334a45a8ff 7462 * @}
bogdanm 0:9b334a45a8ff 7463 */ /* end of group SPI_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 7464
bogdanm 0:9b334a45a8ff 7465
bogdanm 0:9b334a45a8ff 7466 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 7467 -- UART Peripheral Access Layer
bogdanm 0:9b334a45a8ff 7468 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 7469
bogdanm 0:9b334a45a8ff 7470 /*!
bogdanm 0:9b334a45a8ff 7471 * @addtogroup UART_Peripheral_Access_Layer UART Peripheral Access Layer
bogdanm 0:9b334a45a8ff 7472 * @{
bogdanm 0:9b334a45a8ff 7473 */
bogdanm 0:9b334a45a8ff 7474
bogdanm 0:9b334a45a8ff 7475 /** UART - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 7476 typedef struct {
bogdanm 0:9b334a45a8ff 7477 __IO uint8_t BDH; /**< UART Baud Rate Registers: High, offset: 0x0 */
bogdanm 0:9b334a45a8ff 7478 __IO uint8_t BDL; /**< UART Baud Rate Registers: Low, offset: 0x1 */
bogdanm 0:9b334a45a8ff 7479 __IO uint8_t C1; /**< UART Control Register 1, offset: 0x2 */
bogdanm 0:9b334a45a8ff 7480 __IO uint8_t C2; /**< UART Control Register 2, offset: 0x3 */
bogdanm 0:9b334a45a8ff 7481 __I uint8_t S1; /**< UART Status Register 1, offset: 0x4 */
bogdanm 0:9b334a45a8ff 7482 __IO uint8_t S2; /**< UART Status Register 2, offset: 0x5 */
bogdanm 0:9b334a45a8ff 7483 __IO uint8_t C3; /**< UART Control Register 3, offset: 0x6 */
bogdanm 0:9b334a45a8ff 7484 __IO uint8_t D; /**< UART Data Register, offset: 0x7 */
bogdanm 0:9b334a45a8ff 7485 __IO uint8_t MA1; /**< UART Match Address Registers 1, offset: 0x8 */
bogdanm 0:9b334a45a8ff 7486 __IO uint8_t MA2; /**< UART Match Address Registers 2, offset: 0x9 */
bogdanm 0:9b334a45a8ff 7487 __IO uint8_t C4; /**< UART Control Register 4, offset: 0xA */
bogdanm 0:9b334a45a8ff 7488 __IO uint8_t C5; /**< UART Control Register 5, offset: 0xB */
bogdanm 0:9b334a45a8ff 7489 __I uint8_t ED; /**< UART Extended Data Register, offset: 0xC */
bogdanm 0:9b334a45a8ff 7490 __IO uint8_t MODEM; /**< UART Modem Register, offset: 0xD */
bogdanm 0:9b334a45a8ff 7491 __IO uint8_t IR; /**< UART Infrared Register, offset: 0xE */
bogdanm 0:9b334a45a8ff 7492 uint8_t RESERVED_0[1];
bogdanm 0:9b334a45a8ff 7493 __IO uint8_t PFIFO; /**< UART FIFO Parameters, offset: 0x10 */
bogdanm 0:9b334a45a8ff 7494 __IO uint8_t CFIFO; /**< UART FIFO Control Register, offset: 0x11 */
bogdanm 0:9b334a45a8ff 7495 __IO uint8_t SFIFO; /**< UART FIFO Status Register, offset: 0x12 */
bogdanm 0:9b334a45a8ff 7496 __IO uint8_t TWFIFO; /**< UART FIFO Transmit Watermark, offset: 0x13 */
bogdanm 0:9b334a45a8ff 7497 __I uint8_t TCFIFO; /**< UART FIFO Transmit Count, offset: 0x14 */
bogdanm 0:9b334a45a8ff 7498 __IO uint8_t RWFIFO; /**< UART FIFO Receive Watermark, offset: 0x15 */
bogdanm 0:9b334a45a8ff 7499 __I uint8_t RCFIFO; /**< UART FIFO Receive Count, offset: 0x16 */
bogdanm 0:9b334a45a8ff 7500 uint8_t RESERVED_1[1];
bogdanm 0:9b334a45a8ff 7501 __IO uint8_t C7816; /**< UART 7816 Control Register, offset: 0x18 */
bogdanm 0:9b334a45a8ff 7502 __IO uint8_t IE7816; /**< UART 7816 Interrupt Enable Register, offset: 0x19 */
bogdanm 0:9b334a45a8ff 7503 __IO uint8_t IS7816; /**< UART 7816 Interrupt Status Register, offset: 0x1A */
bogdanm 0:9b334a45a8ff 7504 __IO uint8_t WP7816; /**< UART 7816 Wait Parameter Register, offset: 0x1B */
bogdanm 0:9b334a45a8ff 7505 __IO uint8_t WN7816; /**< UART 7816 Wait N Register, offset: 0x1C */
bogdanm 0:9b334a45a8ff 7506 __IO uint8_t WF7816; /**< UART 7816 Wait FD Register, offset: 0x1D */
bogdanm 0:9b334a45a8ff 7507 __IO uint8_t ET7816; /**< UART 7816 Error Threshold Register, offset: 0x1E */
bogdanm 0:9b334a45a8ff 7508 __IO uint8_t TL7816; /**< UART 7816 Transmit Length Register, offset: 0x1F */
bogdanm 0:9b334a45a8ff 7509 uint8_t RESERVED_2[26];
bogdanm 0:9b334a45a8ff 7510 __IO uint8_t AP7816A_T0; /**< UART 7816 ATR Duration Timer Register A, offset: 0x3A */
bogdanm 0:9b334a45a8ff 7511 __IO uint8_t AP7816B_T0; /**< UART 7816 ATR Duration Timer Register B, offset: 0x3B */
bogdanm 0:9b334a45a8ff 7512 union { /* offset: 0x3C */
bogdanm 0:9b334a45a8ff 7513 struct { /* offset: 0x3C */
bogdanm 0:9b334a45a8ff 7514 __IO uint8_t WP7816A_T0; /**< UART 7816 Wait Parameter Register A, offset: 0x3C */
bogdanm 0:9b334a45a8ff 7515 __IO uint8_t WP7816B_T0; /**< UART 7816 Wait Parameter Register B, offset: 0x3D */
bogdanm 0:9b334a45a8ff 7516 } TYPE0;
bogdanm 0:9b334a45a8ff 7517 struct { /* offset: 0x3C */
bogdanm 0:9b334a45a8ff 7518 __IO uint8_t WP7816A_T1; /**< UART 7816 Wait Parameter Register A, offset: 0x3C */
bogdanm 0:9b334a45a8ff 7519 __IO uint8_t WP7816B_T1; /**< UART 7816 Wait Parameter Register B, offset: 0x3D */
bogdanm 0:9b334a45a8ff 7520 } TYPE1;
bogdanm 0:9b334a45a8ff 7521 };
bogdanm 0:9b334a45a8ff 7522 __IO uint8_t WGP7816_T1; /**< UART 7816 Wait and Guard Parameter Register, offset: 0x3E */
bogdanm 0:9b334a45a8ff 7523 __IO uint8_t WP7816C_T1; /**< UART 7816 Wait Parameter Register C, offset: 0x3F */
mbed_official 121:7f86b4238bec 7524 } UART_Type;
bogdanm 0:9b334a45a8ff 7525
bogdanm 0:9b334a45a8ff 7526 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 7527 -- UART Register Masks
bogdanm 0:9b334a45a8ff 7528 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 7529
bogdanm 0:9b334a45a8ff 7530 /*!
bogdanm 0:9b334a45a8ff 7531 * @addtogroup UART_Register_Masks UART Register Masks
bogdanm 0:9b334a45a8ff 7532 * @{
bogdanm 0:9b334a45a8ff 7533 */
bogdanm 0:9b334a45a8ff 7534
mbed_official 121:7f86b4238bec 7535 /*! @name BDH - UART Baud Rate Registers: High */
mbed_official 121:7f86b4238bec 7536 #define UART_BDH_SBR_MASK (0x1FU)
mbed_official 121:7f86b4238bec 7537 #define UART_BDH_SBR_SHIFT (0U)
mbed_official 121:7f86b4238bec 7538 #define UART_BDH_SBR(x) (((uint8_t)(((uint8_t)(x)) << UART_BDH_SBR_SHIFT)) & UART_BDH_SBR_MASK)
mbed_official 121:7f86b4238bec 7539 #define UART_BDH_RXEDGIE_MASK (0x40U)
mbed_official 121:7f86b4238bec 7540 #define UART_BDH_RXEDGIE_SHIFT (6U)
mbed_official 121:7f86b4238bec 7541 #define UART_BDH_RXEDGIE(x) (((uint8_t)(((uint8_t)(x)) << UART_BDH_RXEDGIE_SHIFT)) & UART_BDH_RXEDGIE_MASK)
mbed_official 121:7f86b4238bec 7542 #define UART_BDH_LBKDIE_MASK (0x80U)
mbed_official 121:7f86b4238bec 7543 #define UART_BDH_LBKDIE_SHIFT (7U)
mbed_official 121:7f86b4238bec 7544 #define UART_BDH_LBKDIE(x) (((uint8_t)(((uint8_t)(x)) << UART_BDH_LBKDIE_SHIFT)) & UART_BDH_LBKDIE_MASK)
mbed_official 121:7f86b4238bec 7545
mbed_official 121:7f86b4238bec 7546 /*! @name BDL - UART Baud Rate Registers: Low */
mbed_official 121:7f86b4238bec 7547 #define UART_BDL_SBR_MASK (0xFFU)
mbed_official 121:7f86b4238bec 7548 #define UART_BDL_SBR_SHIFT (0U)
mbed_official 121:7f86b4238bec 7549 #define UART_BDL_SBR(x) (((uint8_t)(((uint8_t)(x)) << UART_BDL_SBR_SHIFT)) & UART_BDL_SBR_MASK)
mbed_official 121:7f86b4238bec 7550
mbed_official 121:7f86b4238bec 7551 /*! @name C1 - UART Control Register 1 */
mbed_official 121:7f86b4238bec 7552 #define UART_C1_PT_MASK (0x1U)
mbed_official 121:7f86b4238bec 7553 #define UART_C1_PT_SHIFT (0U)
mbed_official 121:7f86b4238bec 7554 #define UART_C1_PT(x) (((uint8_t)(((uint8_t)(x)) << UART_C1_PT_SHIFT)) & UART_C1_PT_MASK)
mbed_official 121:7f86b4238bec 7555 #define UART_C1_PE_MASK (0x2U)
mbed_official 121:7f86b4238bec 7556 #define UART_C1_PE_SHIFT (1U)
mbed_official 121:7f86b4238bec 7557 #define UART_C1_PE(x) (((uint8_t)(((uint8_t)(x)) << UART_C1_PE_SHIFT)) & UART_C1_PE_MASK)
mbed_official 121:7f86b4238bec 7558 #define UART_C1_ILT_MASK (0x4U)
mbed_official 121:7f86b4238bec 7559 #define UART_C1_ILT_SHIFT (2U)
mbed_official 121:7f86b4238bec 7560 #define UART_C1_ILT(x) (((uint8_t)(((uint8_t)(x)) << UART_C1_ILT_SHIFT)) & UART_C1_ILT_MASK)
mbed_official 121:7f86b4238bec 7561 #define UART_C1_WAKE_MASK (0x8U)
mbed_official 121:7f86b4238bec 7562 #define UART_C1_WAKE_SHIFT (3U)
mbed_official 121:7f86b4238bec 7563 #define UART_C1_WAKE(x) (((uint8_t)(((uint8_t)(x)) << UART_C1_WAKE_SHIFT)) & UART_C1_WAKE_MASK)
mbed_official 121:7f86b4238bec 7564 #define UART_C1_M_MASK (0x10U)
mbed_official 121:7f86b4238bec 7565 #define UART_C1_M_SHIFT (4U)
mbed_official 121:7f86b4238bec 7566 #define UART_C1_M(x) (((uint8_t)(((uint8_t)(x)) << UART_C1_M_SHIFT)) & UART_C1_M_MASK)
mbed_official 121:7f86b4238bec 7567 #define UART_C1_RSRC_MASK (0x20U)
mbed_official 121:7f86b4238bec 7568 #define UART_C1_RSRC_SHIFT (5U)
mbed_official 121:7f86b4238bec 7569 #define UART_C1_RSRC(x) (((uint8_t)(((uint8_t)(x)) << UART_C1_RSRC_SHIFT)) & UART_C1_RSRC_MASK)
mbed_official 121:7f86b4238bec 7570 #define UART_C1_UARTSWAI_MASK (0x40U)
mbed_official 121:7f86b4238bec 7571 #define UART_C1_UARTSWAI_SHIFT (6U)
mbed_official 121:7f86b4238bec 7572 #define UART_C1_UARTSWAI(x) (((uint8_t)(((uint8_t)(x)) << UART_C1_UARTSWAI_SHIFT)) & UART_C1_UARTSWAI_MASK)
mbed_official 121:7f86b4238bec 7573 #define UART_C1_LOOPS_MASK (0x80U)
mbed_official 121:7f86b4238bec 7574 #define UART_C1_LOOPS_SHIFT (7U)
mbed_official 121:7f86b4238bec 7575 #define UART_C1_LOOPS(x) (((uint8_t)(((uint8_t)(x)) << UART_C1_LOOPS_SHIFT)) & UART_C1_LOOPS_MASK)
mbed_official 121:7f86b4238bec 7576
mbed_official 121:7f86b4238bec 7577 /*! @name C2 - UART Control Register 2 */
mbed_official 121:7f86b4238bec 7578 #define UART_C2_SBK_MASK (0x1U)
mbed_official 121:7f86b4238bec 7579 #define UART_C2_SBK_SHIFT (0U)
mbed_official 121:7f86b4238bec 7580 #define UART_C2_SBK(x) (((uint8_t)(((uint8_t)(x)) << UART_C2_SBK_SHIFT)) & UART_C2_SBK_MASK)
mbed_official 121:7f86b4238bec 7581 #define UART_C2_RWU_MASK (0x2U)
mbed_official 121:7f86b4238bec 7582 #define UART_C2_RWU_SHIFT (1U)
mbed_official 121:7f86b4238bec 7583 #define UART_C2_RWU(x) (((uint8_t)(((uint8_t)(x)) << UART_C2_RWU_SHIFT)) & UART_C2_RWU_MASK)
mbed_official 121:7f86b4238bec 7584 #define UART_C2_RE_MASK (0x4U)
mbed_official 121:7f86b4238bec 7585 #define UART_C2_RE_SHIFT (2U)
mbed_official 121:7f86b4238bec 7586 #define UART_C2_RE(x) (((uint8_t)(((uint8_t)(x)) << UART_C2_RE_SHIFT)) & UART_C2_RE_MASK)
mbed_official 121:7f86b4238bec 7587 #define UART_C2_TE_MASK (0x8U)
mbed_official 121:7f86b4238bec 7588 #define UART_C2_TE_SHIFT (3U)
mbed_official 121:7f86b4238bec 7589 #define UART_C2_TE(x) (((uint8_t)(((uint8_t)(x)) << UART_C2_TE_SHIFT)) & UART_C2_TE_MASK)
mbed_official 121:7f86b4238bec 7590 #define UART_C2_ILIE_MASK (0x10U)
mbed_official 121:7f86b4238bec 7591 #define UART_C2_ILIE_SHIFT (4U)
mbed_official 121:7f86b4238bec 7592 #define UART_C2_ILIE(x) (((uint8_t)(((uint8_t)(x)) << UART_C2_ILIE_SHIFT)) & UART_C2_ILIE_MASK)
mbed_official 121:7f86b4238bec 7593 #define UART_C2_RIE_MASK (0x20U)
mbed_official 121:7f86b4238bec 7594 #define UART_C2_RIE_SHIFT (5U)
mbed_official 121:7f86b4238bec 7595 #define UART_C2_RIE(x) (((uint8_t)(((uint8_t)(x)) << UART_C2_RIE_SHIFT)) & UART_C2_RIE_MASK)
mbed_official 121:7f86b4238bec 7596 #define UART_C2_TCIE_MASK (0x40U)
mbed_official 121:7f86b4238bec 7597 #define UART_C2_TCIE_SHIFT (6U)
mbed_official 121:7f86b4238bec 7598 #define UART_C2_TCIE(x) (((uint8_t)(((uint8_t)(x)) << UART_C2_TCIE_SHIFT)) & UART_C2_TCIE_MASK)
mbed_official 121:7f86b4238bec 7599 #define UART_C2_TIE_MASK (0x80U)
mbed_official 121:7f86b4238bec 7600 #define UART_C2_TIE_SHIFT (7U)
mbed_official 121:7f86b4238bec 7601 #define UART_C2_TIE(x) (((uint8_t)(((uint8_t)(x)) << UART_C2_TIE_SHIFT)) & UART_C2_TIE_MASK)
mbed_official 121:7f86b4238bec 7602
mbed_official 121:7f86b4238bec 7603 /*! @name S1 - UART Status Register 1 */
mbed_official 121:7f86b4238bec 7604 #define UART_S1_PF_MASK (0x1U)
mbed_official 121:7f86b4238bec 7605 #define UART_S1_PF_SHIFT (0U)
mbed_official 121:7f86b4238bec 7606 #define UART_S1_PF(x) (((uint8_t)(((uint8_t)(x)) << UART_S1_PF_SHIFT)) & UART_S1_PF_MASK)
mbed_official 121:7f86b4238bec 7607 #define UART_S1_FE_MASK (0x2U)
mbed_official 121:7f86b4238bec 7608 #define UART_S1_FE_SHIFT (1U)
mbed_official 121:7f86b4238bec 7609 #define UART_S1_FE(x) (((uint8_t)(((uint8_t)(x)) << UART_S1_FE_SHIFT)) & UART_S1_FE_MASK)
mbed_official 121:7f86b4238bec 7610 #define UART_S1_NF_MASK (0x4U)
mbed_official 121:7f86b4238bec 7611 #define UART_S1_NF_SHIFT (2U)
mbed_official 121:7f86b4238bec 7612 #define UART_S1_NF(x) (((uint8_t)(((uint8_t)(x)) << UART_S1_NF_SHIFT)) & UART_S1_NF_MASK)
mbed_official 121:7f86b4238bec 7613 #define UART_S1_OR_MASK (0x8U)
mbed_official 121:7f86b4238bec 7614 #define UART_S1_OR_SHIFT (3U)
mbed_official 121:7f86b4238bec 7615 #define UART_S1_OR(x) (((uint8_t)(((uint8_t)(x)) << UART_S1_OR_SHIFT)) & UART_S1_OR_MASK)
mbed_official 121:7f86b4238bec 7616 #define UART_S1_IDLE_MASK (0x10U)
mbed_official 121:7f86b4238bec 7617 #define UART_S1_IDLE_SHIFT (4U)
mbed_official 121:7f86b4238bec 7618 #define UART_S1_IDLE(x) (((uint8_t)(((uint8_t)(x)) << UART_S1_IDLE_SHIFT)) & UART_S1_IDLE_MASK)
mbed_official 121:7f86b4238bec 7619 #define UART_S1_RDRF_MASK (0x20U)
mbed_official 121:7f86b4238bec 7620 #define UART_S1_RDRF_SHIFT (5U)
mbed_official 121:7f86b4238bec 7621 #define UART_S1_RDRF(x) (((uint8_t)(((uint8_t)(x)) << UART_S1_RDRF_SHIFT)) & UART_S1_RDRF_MASK)
mbed_official 121:7f86b4238bec 7622 #define UART_S1_TC_MASK (0x40U)
mbed_official 121:7f86b4238bec 7623 #define UART_S1_TC_SHIFT (6U)
mbed_official 121:7f86b4238bec 7624 #define UART_S1_TC(x) (((uint8_t)(((uint8_t)(x)) << UART_S1_TC_SHIFT)) & UART_S1_TC_MASK)
mbed_official 121:7f86b4238bec 7625 #define UART_S1_TDRE_MASK (0x80U)
mbed_official 121:7f86b4238bec 7626 #define UART_S1_TDRE_SHIFT (7U)
mbed_official 121:7f86b4238bec 7627 #define UART_S1_TDRE(x) (((uint8_t)(((uint8_t)(x)) << UART_S1_TDRE_SHIFT)) & UART_S1_TDRE_MASK)
mbed_official 121:7f86b4238bec 7628
mbed_official 121:7f86b4238bec 7629 /*! @name S2 - UART Status Register 2 */
mbed_official 121:7f86b4238bec 7630 #define UART_S2_RAF_MASK (0x1U)
mbed_official 121:7f86b4238bec 7631 #define UART_S2_RAF_SHIFT (0U)
mbed_official 121:7f86b4238bec 7632 #define UART_S2_RAF(x) (((uint8_t)(((uint8_t)(x)) << UART_S2_RAF_SHIFT)) & UART_S2_RAF_MASK)
mbed_official 121:7f86b4238bec 7633 #define UART_S2_LBKDE_MASK (0x2U)
mbed_official 121:7f86b4238bec 7634 #define UART_S2_LBKDE_SHIFT (1U)
mbed_official 121:7f86b4238bec 7635 #define UART_S2_LBKDE(x) (((uint8_t)(((uint8_t)(x)) << UART_S2_LBKDE_SHIFT)) & UART_S2_LBKDE_MASK)
mbed_official 121:7f86b4238bec 7636 #define UART_S2_BRK13_MASK (0x4U)
mbed_official 121:7f86b4238bec 7637 #define UART_S2_BRK13_SHIFT (2U)
mbed_official 121:7f86b4238bec 7638 #define UART_S2_BRK13(x) (((uint8_t)(((uint8_t)(x)) << UART_S2_BRK13_SHIFT)) & UART_S2_BRK13_MASK)
mbed_official 121:7f86b4238bec 7639 #define UART_S2_RWUID_MASK (0x8U)
mbed_official 121:7f86b4238bec 7640 #define UART_S2_RWUID_SHIFT (3U)
mbed_official 121:7f86b4238bec 7641 #define UART_S2_RWUID(x) (((uint8_t)(((uint8_t)(x)) << UART_S2_RWUID_SHIFT)) & UART_S2_RWUID_MASK)
mbed_official 121:7f86b4238bec 7642 #define UART_S2_RXINV_MASK (0x10U)
mbed_official 121:7f86b4238bec 7643 #define UART_S2_RXINV_SHIFT (4U)
mbed_official 121:7f86b4238bec 7644 #define UART_S2_RXINV(x) (((uint8_t)(((uint8_t)(x)) << UART_S2_RXINV_SHIFT)) & UART_S2_RXINV_MASK)
mbed_official 121:7f86b4238bec 7645 #define UART_S2_MSBF_MASK (0x20U)
mbed_official 121:7f86b4238bec 7646 #define UART_S2_MSBF_SHIFT (5U)
mbed_official 121:7f86b4238bec 7647 #define UART_S2_MSBF(x) (((uint8_t)(((uint8_t)(x)) << UART_S2_MSBF_SHIFT)) & UART_S2_MSBF_MASK)
mbed_official 121:7f86b4238bec 7648 #define UART_S2_RXEDGIF_MASK (0x40U)
mbed_official 121:7f86b4238bec 7649 #define UART_S2_RXEDGIF_SHIFT (6U)
mbed_official 121:7f86b4238bec 7650 #define UART_S2_RXEDGIF(x) (((uint8_t)(((uint8_t)(x)) << UART_S2_RXEDGIF_SHIFT)) & UART_S2_RXEDGIF_MASK)
mbed_official 121:7f86b4238bec 7651 #define UART_S2_LBKDIF_MASK (0x80U)
mbed_official 121:7f86b4238bec 7652 #define UART_S2_LBKDIF_SHIFT (7U)
mbed_official 121:7f86b4238bec 7653 #define UART_S2_LBKDIF(x) (((uint8_t)(((uint8_t)(x)) << UART_S2_LBKDIF_SHIFT)) & UART_S2_LBKDIF_MASK)
mbed_official 121:7f86b4238bec 7654
mbed_official 121:7f86b4238bec 7655 /*! @name C3 - UART Control Register 3 */
mbed_official 121:7f86b4238bec 7656 #define UART_C3_PEIE_MASK (0x1U)
mbed_official 121:7f86b4238bec 7657 #define UART_C3_PEIE_SHIFT (0U)
mbed_official 121:7f86b4238bec 7658 #define UART_C3_PEIE(x) (((uint8_t)(((uint8_t)(x)) << UART_C3_PEIE_SHIFT)) & UART_C3_PEIE_MASK)
mbed_official 121:7f86b4238bec 7659 #define UART_C3_FEIE_MASK (0x2U)
mbed_official 121:7f86b4238bec 7660 #define UART_C3_FEIE_SHIFT (1U)
mbed_official 121:7f86b4238bec 7661 #define UART_C3_FEIE(x) (((uint8_t)(((uint8_t)(x)) << UART_C3_FEIE_SHIFT)) & UART_C3_FEIE_MASK)
mbed_official 121:7f86b4238bec 7662 #define UART_C3_NEIE_MASK (0x4U)
mbed_official 121:7f86b4238bec 7663 #define UART_C3_NEIE_SHIFT (2U)
mbed_official 121:7f86b4238bec 7664 #define UART_C3_NEIE(x) (((uint8_t)(((uint8_t)(x)) << UART_C3_NEIE_SHIFT)) & UART_C3_NEIE_MASK)
mbed_official 121:7f86b4238bec 7665 #define UART_C3_ORIE_MASK (0x8U)
mbed_official 121:7f86b4238bec 7666 #define UART_C3_ORIE_SHIFT (3U)
mbed_official 121:7f86b4238bec 7667 #define UART_C3_ORIE(x) (((uint8_t)(((uint8_t)(x)) << UART_C3_ORIE_SHIFT)) & UART_C3_ORIE_MASK)
mbed_official 121:7f86b4238bec 7668 #define UART_C3_TXINV_MASK (0x10U)
mbed_official 121:7f86b4238bec 7669 #define UART_C3_TXINV_SHIFT (4U)
mbed_official 121:7f86b4238bec 7670 #define UART_C3_TXINV(x) (((uint8_t)(((uint8_t)(x)) << UART_C3_TXINV_SHIFT)) & UART_C3_TXINV_MASK)
mbed_official 121:7f86b4238bec 7671 #define UART_C3_TXDIR_MASK (0x20U)
mbed_official 121:7f86b4238bec 7672 #define UART_C3_TXDIR_SHIFT (5U)
mbed_official 121:7f86b4238bec 7673 #define UART_C3_TXDIR(x) (((uint8_t)(((uint8_t)(x)) << UART_C3_TXDIR_SHIFT)) & UART_C3_TXDIR_MASK)
mbed_official 121:7f86b4238bec 7674 #define UART_C3_T8_MASK (0x40U)
mbed_official 121:7f86b4238bec 7675 #define UART_C3_T8_SHIFT (6U)
mbed_official 121:7f86b4238bec 7676 #define UART_C3_T8(x) (((uint8_t)(((uint8_t)(x)) << UART_C3_T8_SHIFT)) & UART_C3_T8_MASK)
mbed_official 121:7f86b4238bec 7677 #define UART_C3_R8_MASK (0x80U)
mbed_official 121:7f86b4238bec 7678 #define UART_C3_R8_SHIFT (7U)
mbed_official 121:7f86b4238bec 7679 #define UART_C3_R8(x) (((uint8_t)(((uint8_t)(x)) << UART_C3_R8_SHIFT)) & UART_C3_R8_MASK)
mbed_official 121:7f86b4238bec 7680
mbed_official 121:7f86b4238bec 7681 /*! @name D - UART Data Register */
mbed_official 121:7f86b4238bec 7682 #define UART_D_RT_MASK (0xFFU)
mbed_official 121:7f86b4238bec 7683 #define UART_D_RT_SHIFT (0U)
mbed_official 121:7f86b4238bec 7684 #define UART_D_RT(x) (((uint8_t)(((uint8_t)(x)) << UART_D_RT_SHIFT)) & UART_D_RT_MASK)
mbed_official 121:7f86b4238bec 7685
mbed_official 121:7f86b4238bec 7686 /*! @name MA1 - UART Match Address Registers 1 */
mbed_official 121:7f86b4238bec 7687 #define UART_MA1_MA_MASK (0xFFU)
mbed_official 121:7f86b4238bec 7688 #define UART_MA1_MA_SHIFT (0U)
mbed_official 121:7f86b4238bec 7689 #define UART_MA1_MA(x) (((uint8_t)(((uint8_t)(x)) << UART_MA1_MA_SHIFT)) & UART_MA1_MA_MASK)
mbed_official 121:7f86b4238bec 7690
mbed_official 121:7f86b4238bec 7691 /*! @name MA2 - UART Match Address Registers 2 */
mbed_official 121:7f86b4238bec 7692 #define UART_MA2_MA_MASK (0xFFU)
mbed_official 121:7f86b4238bec 7693 #define UART_MA2_MA_SHIFT (0U)
mbed_official 121:7f86b4238bec 7694 #define UART_MA2_MA(x) (((uint8_t)(((uint8_t)(x)) << UART_MA2_MA_SHIFT)) & UART_MA2_MA_MASK)
mbed_official 121:7f86b4238bec 7695
mbed_official 121:7f86b4238bec 7696 /*! @name C4 - UART Control Register 4 */
mbed_official 121:7f86b4238bec 7697 #define UART_C4_BRFA_MASK (0x1FU)
mbed_official 121:7f86b4238bec 7698 #define UART_C4_BRFA_SHIFT (0U)
mbed_official 121:7f86b4238bec 7699 #define UART_C4_BRFA(x) (((uint8_t)(((uint8_t)(x)) << UART_C4_BRFA_SHIFT)) & UART_C4_BRFA_MASK)
mbed_official 121:7f86b4238bec 7700 #define UART_C4_M10_MASK (0x20U)
mbed_official 121:7f86b4238bec 7701 #define UART_C4_M10_SHIFT (5U)
mbed_official 121:7f86b4238bec 7702 #define UART_C4_M10(x) (((uint8_t)(((uint8_t)(x)) << UART_C4_M10_SHIFT)) & UART_C4_M10_MASK)
mbed_official 121:7f86b4238bec 7703 #define UART_C4_MAEN2_MASK (0x40U)
mbed_official 121:7f86b4238bec 7704 #define UART_C4_MAEN2_SHIFT (6U)
mbed_official 121:7f86b4238bec 7705 #define UART_C4_MAEN2(x) (((uint8_t)(((uint8_t)(x)) << UART_C4_MAEN2_SHIFT)) & UART_C4_MAEN2_MASK)
mbed_official 121:7f86b4238bec 7706 #define UART_C4_MAEN1_MASK (0x80U)
mbed_official 121:7f86b4238bec 7707 #define UART_C4_MAEN1_SHIFT (7U)
mbed_official 121:7f86b4238bec 7708 #define UART_C4_MAEN1(x) (((uint8_t)(((uint8_t)(x)) << UART_C4_MAEN1_SHIFT)) & UART_C4_MAEN1_MASK)
mbed_official 121:7f86b4238bec 7709
mbed_official 121:7f86b4238bec 7710 /*! @name C5 - UART Control Register 5 */
mbed_official 121:7f86b4238bec 7711 #define UART_C5_RDMAS_MASK (0x20U)
mbed_official 121:7f86b4238bec 7712 #define UART_C5_RDMAS_SHIFT (5U)
mbed_official 121:7f86b4238bec 7713 #define UART_C5_RDMAS(x) (((uint8_t)(((uint8_t)(x)) << UART_C5_RDMAS_SHIFT)) & UART_C5_RDMAS_MASK)
mbed_official 121:7f86b4238bec 7714 #define UART_C5_TDMAS_MASK (0x80U)
mbed_official 121:7f86b4238bec 7715 #define UART_C5_TDMAS_SHIFT (7U)
mbed_official 121:7f86b4238bec 7716 #define UART_C5_TDMAS(x) (((uint8_t)(((uint8_t)(x)) << UART_C5_TDMAS_SHIFT)) & UART_C5_TDMAS_MASK)
mbed_official 121:7f86b4238bec 7717
mbed_official 121:7f86b4238bec 7718 /*! @name ED - UART Extended Data Register */
mbed_official 121:7f86b4238bec 7719 #define UART_ED_PARITYE_MASK (0x40U)
mbed_official 121:7f86b4238bec 7720 #define UART_ED_PARITYE_SHIFT (6U)
mbed_official 121:7f86b4238bec 7721 #define UART_ED_PARITYE(x) (((uint8_t)(((uint8_t)(x)) << UART_ED_PARITYE_SHIFT)) & UART_ED_PARITYE_MASK)
mbed_official 121:7f86b4238bec 7722 #define UART_ED_NOISY_MASK (0x80U)
mbed_official 121:7f86b4238bec 7723 #define UART_ED_NOISY_SHIFT (7U)
mbed_official 121:7f86b4238bec 7724 #define UART_ED_NOISY(x) (((uint8_t)(((uint8_t)(x)) << UART_ED_NOISY_SHIFT)) & UART_ED_NOISY_MASK)
mbed_official 121:7f86b4238bec 7725
mbed_official 121:7f86b4238bec 7726 /*! @name MODEM - UART Modem Register */
mbed_official 121:7f86b4238bec 7727 #define UART_MODEM_TXCTSE_MASK (0x1U)
mbed_official 121:7f86b4238bec 7728 #define UART_MODEM_TXCTSE_SHIFT (0U)
mbed_official 121:7f86b4238bec 7729 #define UART_MODEM_TXCTSE(x) (((uint8_t)(((uint8_t)(x)) << UART_MODEM_TXCTSE_SHIFT)) & UART_MODEM_TXCTSE_MASK)
mbed_official 121:7f86b4238bec 7730 #define UART_MODEM_TXRTSE_MASK (0x2U)
mbed_official 121:7f86b4238bec 7731 #define UART_MODEM_TXRTSE_SHIFT (1U)
mbed_official 121:7f86b4238bec 7732 #define UART_MODEM_TXRTSE(x) (((uint8_t)(((uint8_t)(x)) << UART_MODEM_TXRTSE_SHIFT)) & UART_MODEM_TXRTSE_MASK)
mbed_official 121:7f86b4238bec 7733 #define UART_MODEM_TXRTSPOL_MASK (0x4U)
mbed_official 121:7f86b4238bec 7734 #define UART_MODEM_TXRTSPOL_SHIFT (2U)
mbed_official 121:7f86b4238bec 7735 #define UART_MODEM_TXRTSPOL(x) (((uint8_t)(((uint8_t)(x)) << UART_MODEM_TXRTSPOL_SHIFT)) & UART_MODEM_TXRTSPOL_MASK)
mbed_official 121:7f86b4238bec 7736 #define UART_MODEM_RXRTSE_MASK (0x8U)
mbed_official 121:7f86b4238bec 7737 #define UART_MODEM_RXRTSE_SHIFT (3U)
mbed_official 121:7f86b4238bec 7738 #define UART_MODEM_RXRTSE(x) (((uint8_t)(((uint8_t)(x)) << UART_MODEM_RXRTSE_SHIFT)) & UART_MODEM_RXRTSE_MASK)
mbed_official 121:7f86b4238bec 7739
mbed_official 121:7f86b4238bec 7740 /*! @name IR - UART Infrared Register */
mbed_official 121:7f86b4238bec 7741 #define UART_IR_TNP_MASK (0x3U)
mbed_official 121:7f86b4238bec 7742 #define UART_IR_TNP_SHIFT (0U)
mbed_official 121:7f86b4238bec 7743 #define UART_IR_TNP(x) (((uint8_t)(((uint8_t)(x)) << UART_IR_TNP_SHIFT)) & UART_IR_TNP_MASK)
mbed_official 121:7f86b4238bec 7744 #define UART_IR_IREN_MASK (0x4U)
mbed_official 121:7f86b4238bec 7745 #define UART_IR_IREN_SHIFT (2U)
mbed_official 121:7f86b4238bec 7746 #define UART_IR_IREN(x) (((uint8_t)(((uint8_t)(x)) << UART_IR_IREN_SHIFT)) & UART_IR_IREN_MASK)
mbed_official 121:7f86b4238bec 7747
mbed_official 121:7f86b4238bec 7748 /*! @name PFIFO - UART FIFO Parameters */
mbed_official 121:7f86b4238bec 7749 #define UART_PFIFO_RXFIFOSIZE_MASK (0x7U)
mbed_official 121:7f86b4238bec 7750 #define UART_PFIFO_RXFIFOSIZE_SHIFT (0U)
mbed_official 121:7f86b4238bec 7751 #define UART_PFIFO_RXFIFOSIZE(x) (((uint8_t)(((uint8_t)(x)) << UART_PFIFO_RXFIFOSIZE_SHIFT)) & UART_PFIFO_RXFIFOSIZE_MASK)
mbed_official 121:7f86b4238bec 7752 #define UART_PFIFO_RXFE_MASK (0x8U)
mbed_official 121:7f86b4238bec 7753 #define UART_PFIFO_RXFE_SHIFT (3U)
mbed_official 121:7f86b4238bec 7754 #define UART_PFIFO_RXFE(x) (((uint8_t)(((uint8_t)(x)) << UART_PFIFO_RXFE_SHIFT)) & UART_PFIFO_RXFE_MASK)
mbed_official 121:7f86b4238bec 7755 #define UART_PFIFO_TXFIFOSIZE_MASK (0x70U)
mbed_official 121:7f86b4238bec 7756 #define UART_PFIFO_TXFIFOSIZE_SHIFT (4U)
mbed_official 121:7f86b4238bec 7757 #define UART_PFIFO_TXFIFOSIZE(x) (((uint8_t)(((uint8_t)(x)) << UART_PFIFO_TXFIFOSIZE_SHIFT)) & UART_PFIFO_TXFIFOSIZE_MASK)
mbed_official 121:7f86b4238bec 7758 #define UART_PFIFO_TXFE_MASK (0x80U)
mbed_official 121:7f86b4238bec 7759 #define UART_PFIFO_TXFE_SHIFT (7U)
mbed_official 121:7f86b4238bec 7760 #define UART_PFIFO_TXFE(x) (((uint8_t)(((uint8_t)(x)) << UART_PFIFO_TXFE_SHIFT)) & UART_PFIFO_TXFE_MASK)
mbed_official 121:7f86b4238bec 7761
mbed_official 121:7f86b4238bec 7762 /*! @name CFIFO - UART FIFO Control Register */
mbed_official 121:7f86b4238bec 7763 #define UART_CFIFO_RXUFE_MASK (0x1U)
mbed_official 121:7f86b4238bec 7764 #define UART_CFIFO_RXUFE_SHIFT (0U)
mbed_official 121:7f86b4238bec 7765 #define UART_CFIFO_RXUFE(x) (((uint8_t)(((uint8_t)(x)) << UART_CFIFO_RXUFE_SHIFT)) & UART_CFIFO_RXUFE_MASK)
mbed_official 121:7f86b4238bec 7766 #define UART_CFIFO_TXOFE_MASK (0x2U)
mbed_official 121:7f86b4238bec 7767 #define UART_CFIFO_TXOFE_SHIFT (1U)
mbed_official 121:7f86b4238bec 7768 #define UART_CFIFO_TXOFE(x) (((uint8_t)(((uint8_t)(x)) << UART_CFIFO_TXOFE_SHIFT)) & UART_CFIFO_TXOFE_MASK)
mbed_official 121:7f86b4238bec 7769 #define UART_CFIFO_RXOFE_MASK (0x4U)
mbed_official 121:7f86b4238bec 7770 #define UART_CFIFO_RXOFE_SHIFT (2U)
mbed_official 121:7f86b4238bec 7771 #define UART_CFIFO_RXOFE(x) (((uint8_t)(((uint8_t)(x)) << UART_CFIFO_RXOFE_SHIFT)) & UART_CFIFO_RXOFE_MASK)
mbed_official 121:7f86b4238bec 7772 #define UART_CFIFO_RXFLUSH_MASK (0x40U)
mbed_official 121:7f86b4238bec 7773 #define UART_CFIFO_RXFLUSH_SHIFT (6U)
mbed_official 121:7f86b4238bec 7774 #define UART_CFIFO_RXFLUSH(x) (((uint8_t)(((uint8_t)(x)) << UART_CFIFO_RXFLUSH_SHIFT)) & UART_CFIFO_RXFLUSH_MASK)
mbed_official 121:7f86b4238bec 7775 #define UART_CFIFO_TXFLUSH_MASK (0x80U)
mbed_official 121:7f86b4238bec 7776 #define UART_CFIFO_TXFLUSH_SHIFT (7U)
mbed_official 121:7f86b4238bec 7777 #define UART_CFIFO_TXFLUSH(x) (((uint8_t)(((uint8_t)(x)) << UART_CFIFO_TXFLUSH_SHIFT)) & UART_CFIFO_TXFLUSH_MASK)
mbed_official 121:7f86b4238bec 7778
mbed_official 121:7f86b4238bec 7779 /*! @name SFIFO - UART FIFO Status Register */
mbed_official 121:7f86b4238bec 7780 #define UART_SFIFO_RXUF_MASK (0x1U)
mbed_official 121:7f86b4238bec 7781 #define UART_SFIFO_RXUF_SHIFT (0U)
mbed_official 121:7f86b4238bec 7782 #define UART_SFIFO_RXUF(x) (((uint8_t)(((uint8_t)(x)) << UART_SFIFO_RXUF_SHIFT)) & UART_SFIFO_RXUF_MASK)
mbed_official 121:7f86b4238bec 7783 #define UART_SFIFO_TXOF_MASK (0x2U)
mbed_official 121:7f86b4238bec 7784 #define UART_SFIFO_TXOF_SHIFT (1U)
mbed_official 121:7f86b4238bec 7785 #define UART_SFIFO_TXOF(x) (((uint8_t)(((uint8_t)(x)) << UART_SFIFO_TXOF_SHIFT)) & UART_SFIFO_TXOF_MASK)
mbed_official 121:7f86b4238bec 7786 #define UART_SFIFO_RXOF_MASK (0x4U)
mbed_official 121:7f86b4238bec 7787 #define UART_SFIFO_RXOF_SHIFT (2U)
mbed_official 121:7f86b4238bec 7788 #define UART_SFIFO_RXOF(x) (((uint8_t)(((uint8_t)(x)) << UART_SFIFO_RXOF_SHIFT)) & UART_SFIFO_RXOF_MASK)
mbed_official 121:7f86b4238bec 7789 #define UART_SFIFO_RXEMPT_MASK (0x40U)
mbed_official 121:7f86b4238bec 7790 #define UART_SFIFO_RXEMPT_SHIFT (6U)
mbed_official 121:7f86b4238bec 7791 #define UART_SFIFO_RXEMPT(x) (((uint8_t)(((uint8_t)(x)) << UART_SFIFO_RXEMPT_SHIFT)) & UART_SFIFO_RXEMPT_MASK)
mbed_official 121:7f86b4238bec 7792 #define UART_SFIFO_TXEMPT_MASK (0x80U)
mbed_official 121:7f86b4238bec 7793 #define UART_SFIFO_TXEMPT_SHIFT (7U)
mbed_official 121:7f86b4238bec 7794 #define UART_SFIFO_TXEMPT(x) (((uint8_t)(((uint8_t)(x)) << UART_SFIFO_TXEMPT_SHIFT)) & UART_SFIFO_TXEMPT_MASK)
mbed_official 121:7f86b4238bec 7795
mbed_official 121:7f86b4238bec 7796 /*! @name TWFIFO - UART FIFO Transmit Watermark */
mbed_official 121:7f86b4238bec 7797 #define UART_TWFIFO_TXWATER_MASK (0xFFU)
mbed_official 121:7f86b4238bec 7798 #define UART_TWFIFO_TXWATER_SHIFT (0U)
mbed_official 121:7f86b4238bec 7799 #define UART_TWFIFO_TXWATER(x) (((uint8_t)(((uint8_t)(x)) << UART_TWFIFO_TXWATER_SHIFT)) & UART_TWFIFO_TXWATER_MASK)
mbed_official 121:7f86b4238bec 7800
mbed_official 121:7f86b4238bec 7801 /*! @name TCFIFO - UART FIFO Transmit Count */
mbed_official 121:7f86b4238bec 7802 #define UART_TCFIFO_TXCOUNT_MASK (0xFFU)
mbed_official 121:7f86b4238bec 7803 #define UART_TCFIFO_TXCOUNT_SHIFT (0U)
mbed_official 121:7f86b4238bec 7804 #define UART_TCFIFO_TXCOUNT(x) (((uint8_t)(((uint8_t)(x)) << UART_TCFIFO_TXCOUNT_SHIFT)) & UART_TCFIFO_TXCOUNT_MASK)
mbed_official 121:7f86b4238bec 7805
mbed_official 121:7f86b4238bec 7806 /*! @name RWFIFO - UART FIFO Receive Watermark */
mbed_official 121:7f86b4238bec 7807 #define UART_RWFIFO_RXWATER_MASK (0xFFU)
mbed_official 121:7f86b4238bec 7808 #define UART_RWFIFO_RXWATER_SHIFT (0U)
mbed_official 121:7f86b4238bec 7809 #define UART_RWFIFO_RXWATER(x) (((uint8_t)(((uint8_t)(x)) << UART_RWFIFO_RXWATER_SHIFT)) & UART_RWFIFO_RXWATER_MASK)
mbed_official 121:7f86b4238bec 7810
mbed_official 121:7f86b4238bec 7811 /*! @name RCFIFO - UART FIFO Receive Count */
mbed_official 121:7f86b4238bec 7812 #define UART_RCFIFO_RXCOUNT_MASK (0xFFU)
mbed_official 121:7f86b4238bec 7813 #define UART_RCFIFO_RXCOUNT_SHIFT (0U)
mbed_official 121:7f86b4238bec 7814 #define UART_RCFIFO_RXCOUNT(x) (((uint8_t)(((uint8_t)(x)) << UART_RCFIFO_RXCOUNT_SHIFT)) & UART_RCFIFO_RXCOUNT_MASK)
mbed_official 121:7f86b4238bec 7815
mbed_official 121:7f86b4238bec 7816 /*! @name C7816 - UART 7816 Control Register */
mbed_official 121:7f86b4238bec 7817 #define UART_C7816_ISO_7816E_MASK (0x1U)
mbed_official 121:7f86b4238bec 7818 #define UART_C7816_ISO_7816E_SHIFT (0U)
mbed_official 121:7f86b4238bec 7819 #define UART_C7816_ISO_7816E(x) (((uint8_t)(((uint8_t)(x)) << UART_C7816_ISO_7816E_SHIFT)) & UART_C7816_ISO_7816E_MASK)
mbed_official 121:7f86b4238bec 7820 #define UART_C7816_TTYPE_MASK (0x2U)
mbed_official 121:7f86b4238bec 7821 #define UART_C7816_TTYPE_SHIFT (1U)
mbed_official 121:7f86b4238bec 7822 #define UART_C7816_TTYPE(x) (((uint8_t)(((uint8_t)(x)) << UART_C7816_TTYPE_SHIFT)) & UART_C7816_TTYPE_MASK)
mbed_official 121:7f86b4238bec 7823 #define UART_C7816_INIT_MASK (0x4U)
mbed_official 121:7f86b4238bec 7824 #define UART_C7816_INIT_SHIFT (2U)
mbed_official 121:7f86b4238bec 7825 #define UART_C7816_INIT(x) (((uint8_t)(((uint8_t)(x)) << UART_C7816_INIT_SHIFT)) & UART_C7816_INIT_MASK)
mbed_official 121:7f86b4238bec 7826 #define UART_C7816_ANACK_MASK (0x8U)
mbed_official 121:7f86b4238bec 7827 #define UART_C7816_ANACK_SHIFT (3U)
mbed_official 121:7f86b4238bec 7828 #define UART_C7816_ANACK(x) (((uint8_t)(((uint8_t)(x)) << UART_C7816_ANACK_SHIFT)) & UART_C7816_ANACK_MASK)
mbed_official 121:7f86b4238bec 7829 #define UART_C7816_ONACK_MASK (0x10U)
mbed_official 121:7f86b4238bec 7830 #define UART_C7816_ONACK_SHIFT (4U)
mbed_official 121:7f86b4238bec 7831 #define UART_C7816_ONACK(x) (((uint8_t)(((uint8_t)(x)) << UART_C7816_ONACK_SHIFT)) & UART_C7816_ONACK_MASK)
mbed_official 121:7f86b4238bec 7832
mbed_official 121:7f86b4238bec 7833 /*! @name IE7816 - UART 7816 Interrupt Enable Register */
mbed_official 121:7f86b4238bec 7834 #define UART_IE7816_RXTE_MASK (0x1U)
mbed_official 121:7f86b4238bec 7835 #define UART_IE7816_RXTE_SHIFT (0U)
mbed_official 121:7f86b4238bec 7836 #define UART_IE7816_RXTE(x) (((uint8_t)(((uint8_t)(x)) << UART_IE7816_RXTE_SHIFT)) & UART_IE7816_RXTE_MASK)
mbed_official 121:7f86b4238bec 7837 #define UART_IE7816_TXTE_MASK (0x2U)
mbed_official 121:7f86b4238bec 7838 #define UART_IE7816_TXTE_SHIFT (1U)
mbed_official 121:7f86b4238bec 7839 #define UART_IE7816_TXTE(x) (((uint8_t)(((uint8_t)(x)) << UART_IE7816_TXTE_SHIFT)) & UART_IE7816_TXTE_MASK)
mbed_official 121:7f86b4238bec 7840 #define UART_IE7816_GTVE_MASK (0x4U)
mbed_official 121:7f86b4238bec 7841 #define UART_IE7816_GTVE_SHIFT (2U)
mbed_official 121:7f86b4238bec 7842 #define UART_IE7816_GTVE(x) (((uint8_t)(((uint8_t)(x)) << UART_IE7816_GTVE_SHIFT)) & UART_IE7816_GTVE_MASK)
mbed_official 121:7f86b4238bec 7843 #define UART_IE7816_ADTE_MASK (0x8U)
mbed_official 121:7f86b4238bec 7844 #define UART_IE7816_ADTE_SHIFT (3U)
mbed_official 121:7f86b4238bec 7845 #define UART_IE7816_ADTE(x) (((uint8_t)(((uint8_t)(x)) << UART_IE7816_ADTE_SHIFT)) & UART_IE7816_ADTE_MASK)
mbed_official 121:7f86b4238bec 7846 #define UART_IE7816_INITDE_MASK (0x10U)
mbed_official 121:7f86b4238bec 7847 #define UART_IE7816_INITDE_SHIFT (4U)
mbed_official 121:7f86b4238bec 7848 #define UART_IE7816_INITDE(x) (((uint8_t)(((uint8_t)(x)) << UART_IE7816_INITDE_SHIFT)) & UART_IE7816_INITDE_MASK)
mbed_official 121:7f86b4238bec 7849 #define UART_IE7816_BWTE_MASK (0x20U)
mbed_official 121:7f86b4238bec 7850 #define UART_IE7816_BWTE_SHIFT (5U)
mbed_official 121:7f86b4238bec 7851 #define UART_IE7816_BWTE(x) (((uint8_t)(((uint8_t)(x)) << UART_IE7816_BWTE_SHIFT)) & UART_IE7816_BWTE_MASK)
mbed_official 121:7f86b4238bec 7852 #define UART_IE7816_CWTE_MASK (0x40U)
mbed_official 121:7f86b4238bec 7853 #define UART_IE7816_CWTE_SHIFT (6U)
mbed_official 121:7f86b4238bec 7854 #define UART_IE7816_CWTE(x) (((uint8_t)(((uint8_t)(x)) << UART_IE7816_CWTE_SHIFT)) & UART_IE7816_CWTE_MASK)
mbed_official 121:7f86b4238bec 7855 #define UART_IE7816_WTE_MASK (0x80U)
mbed_official 121:7f86b4238bec 7856 #define UART_IE7816_WTE_SHIFT (7U)
mbed_official 121:7f86b4238bec 7857 #define UART_IE7816_WTE(x) (((uint8_t)(((uint8_t)(x)) << UART_IE7816_WTE_SHIFT)) & UART_IE7816_WTE_MASK)
mbed_official 121:7f86b4238bec 7858
mbed_official 121:7f86b4238bec 7859 /*! @name IS7816 - UART 7816 Interrupt Status Register */
mbed_official 121:7f86b4238bec 7860 #define UART_IS7816_RXT_MASK (0x1U)
mbed_official 121:7f86b4238bec 7861 #define UART_IS7816_RXT_SHIFT (0U)
mbed_official 121:7f86b4238bec 7862 #define UART_IS7816_RXT(x) (((uint8_t)(((uint8_t)(x)) << UART_IS7816_RXT_SHIFT)) & UART_IS7816_RXT_MASK)
mbed_official 121:7f86b4238bec 7863 #define UART_IS7816_TXT_MASK (0x2U)
mbed_official 121:7f86b4238bec 7864 #define UART_IS7816_TXT_SHIFT (1U)
mbed_official 121:7f86b4238bec 7865 #define UART_IS7816_TXT(x) (((uint8_t)(((uint8_t)(x)) << UART_IS7816_TXT_SHIFT)) & UART_IS7816_TXT_MASK)
mbed_official 121:7f86b4238bec 7866 #define UART_IS7816_GTV_MASK (0x4U)
mbed_official 121:7f86b4238bec 7867 #define UART_IS7816_GTV_SHIFT (2U)
mbed_official 121:7f86b4238bec 7868 #define UART_IS7816_GTV(x) (((uint8_t)(((uint8_t)(x)) << UART_IS7816_GTV_SHIFT)) & UART_IS7816_GTV_MASK)
mbed_official 121:7f86b4238bec 7869 #define UART_IS7816_ADT_MASK (0x8U)
mbed_official 121:7f86b4238bec 7870 #define UART_IS7816_ADT_SHIFT (3U)
mbed_official 121:7f86b4238bec 7871 #define UART_IS7816_ADT(x) (((uint8_t)(((uint8_t)(x)) << UART_IS7816_ADT_SHIFT)) & UART_IS7816_ADT_MASK)
mbed_official 121:7f86b4238bec 7872 #define UART_IS7816_INITD_MASK (0x10U)
mbed_official 121:7f86b4238bec 7873 #define UART_IS7816_INITD_SHIFT (4U)
mbed_official 121:7f86b4238bec 7874 #define UART_IS7816_INITD(x) (((uint8_t)(((uint8_t)(x)) << UART_IS7816_INITD_SHIFT)) & UART_IS7816_INITD_MASK)
mbed_official 121:7f86b4238bec 7875 #define UART_IS7816_BWT_MASK (0x20U)
mbed_official 121:7f86b4238bec 7876 #define UART_IS7816_BWT_SHIFT (5U)
mbed_official 121:7f86b4238bec 7877 #define UART_IS7816_BWT(x) (((uint8_t)(((uint8_t)(x)) << UART_IS7816_BWT_SHIFT)) & UART_IS7816_BWT_MASK)
mbed_official 121:7f86b4238bec 7878 #define UART_IS7816_CWT_MASK (0x40U)
mbed_official 121:7f86b4238bec 7879 #define UART_IS7816_CWT_SHIFT (6U)
mbed_official 121:7f86b4238bec 7880 #define UART_IS7816_CWT(x) (((uint8_t)(((uint8_t)(x)) << UART_IS7816_CWT_SHIFT)) & UART_IS7816_CWT_MASK)
mbed_official 121:7f86b4238bec 7881 #define UART_IS7816_WT_MASK (0x80U)
mbed_official 121:7f86b4238bec 7882 #define UART_IS7816_WT_SHIFT (7U)
mbed_official 121:7f86b4238bec 7883 #define UART_IS7816_WT(x) (((uint8_t)(((uint8_t)(x)) << UART_IS7816_WT_SHIFT)) & UART_IS7816_WT_MASK)
mbed_official 121:7f86b4238bec 7884
mbed_official 121:7f86b4238bec 7885 /*! @name WP7816 - UART 7816 Wait Parameter Register */
mbed_official 121:7f86b4238bec 7886 #define UART_WP7816_WTX_MASK (0xFFU)
mbed_official 121:7f86b4238bec 7887 #define UART_WP7816_WTX_SHIFT (0U)
mbed_official 121:7f86b4238bec 7888 #define UART_WP7816_WTX(x) (((uint8_t)(((uint8_t)(x)) << UART_WP7816_WTX_SHIFT)) & UART_WP7816_WTX_MASK)
mbed_official 121:7f86b4238bec 7889
mbed_official 121:7f86b4238bec 7890 /*! @name WN7816 - UART 7816 Wait N Register */
mbed_official 121:7f86b4238bec 7891 #define UART_WN7816_GTN_MASK (0xFFU)
mbed_official 121:7f86b4238bec 7892 #define UART_WN7816_GTN_SHIFT (0U)
mbed_official 121:7f86b4238bec 7893 #define UART_WN7816_GTN(x) (((uint8_t)(((uint8_t)(x)) << UART_WN7816_GTN_SHIFT)) & UART_WN7816_GTN_MASK)
mbed_official 121:7f86b4238bec 7894
mbed_official 121:7f86b4238bec 7895 /*! @name WF7816 - UART 7816 Wait FD Register */
mbed_official 121:7f86b4238bec 7896 #define UART_WF7816_GTFD_MASK (0xFFU)
mbed_official 121:7f86b4238bec 7897 #define UART_WF7816_GTFD_SHIFT (0U)
mbed_official 121:7f86b4238bec 7898 #define UART_WF7816_GTFD(x) (((uint8_t)(((uint8_t)(x)) << UART_WF7816_GTFD_SHIFT)) & UART_WF7816_GTFD_MASK)
mbed_official 121:7f86b4238bec 7899
mbed_official 121:7f86b4238bec 7900 /*! @name ET7816 - UART 7816 Error Threshold Register */
mbed_official 121:7f86b4238bec 7901 #define UART_ET7816_RXTHRESHOLD_MASK (0xFU)
mbed_official 121:7f86b4238bec 7902 #define UART_ET7816_RXTHRESHOLD_SHIFT (0U)
mbed_official 121:7f86b4238bec 7903 #define UART_ET7816_RXTHRESHOLD(x) (((uint8_t)(((uint8_t)(x)) << UART_ET7816_RXTHRESHOLD_SHIFT)) & UART_ET7816_RXTHRESHOLD_MASK)
mbed_official 121:7f86b4238bec 7904 #define UART_ET7816_TXTHRESHOLD_MASK (0xF0U)
mbed_official 121:7f86b4238bec 7905 #define UART_ET7816_TXTHRESHOLD_SHIFT (4U)
mbed_official 121:7f86b4238bec 7906 #define UART_ET7816_TXTHRESHOLD(x) (((uint8_t)(((uint8_t)(x)) << UART_ET7816_TXTHRESHOLD_SHIFT)) & UART_ET7816_TXTHRESHOLD_MASK)
mbed_official 121:7f86b4238bec 7907
mbed_official 121:7f86b4238bec 7908 /*! @name TL7816 - UART 7816 Transmit Length Register */
mbed_official 121:7f86b4238bec 7909 #define UART_TL7816_TLEN_MASK (0xFFU)
mbed_official 121:7f86b4238bec 7910 #define UART_TL7816_TLEN_SHIFT (0U)
mbed_official 121:7f86b4238bec 7911 #define UART_TL7816_TLEN(x) (((uint8_t)(((uint8_t)(x)) << UART_TL7816_TLEN_SHIFT)) & UART_TL7816_TLEN_MASK)
mbed_official 121:7f86b4238bec 7912
mbed_official 121:7f86b4238bec 7913 /*! @name AP7816A_T0 - UART 7816 ATR Duration Timer Register A */
mbed_official 121:7f86b4238bec 7914 #define UART_AP7816A_T0_ADTI_H_MASK (0xFFU)
mbed_official 121:7f86b4238bec 7915 #define UART_AP7816A_T0_ADTI_H_SHIFT (0U)
mbed_official 121:7f86b4238bec 7916 #define UART_AP7816A_T0_ADTI_H(x) (((uint8_t)(((uint8_t)(x)) << UART_AP7816A_T0_ADTI_H_SHIFT)) & UART_AP7816A_T0_ADTI_H_MASK)
mbed_official 121:7f86b4238bec 7917
mbed_official 121:7f86b4238bec 7918 /*! @name AP7816B_T0 - UART 7816 ATR Duration Timer Register B */
mbed_official 121:7f86b4238bec 7919 #define UART_AP7816B_T0_ADTI_L_MASK (0xFFU)
mbed_official 121:7f86b4238bec 7920 #define UART_AP7816B_T0_ADTI_L_SHIFT (0U)
mbed_official 121:7f86b4238bec 7921 #define UART_AP7816B_T0_ADTI_L(x) (((uint8_t)(((uint8_t)(x)) << UART_AP7816B_T0_ADTI_L_SHIFT)) & UART_AP7816B_T0_ADTI_L_MASK)
mbed_official 121:7f86b4238bec 7922
mbed_official 121:7f86b4238bec 7923 /*! @name WP7816A_T0 - UART 7816 Wait Parameter Register A */
mbed_official 121:7f86b4238bec 7924 #define UART_WP7816A_T0_WI_H_MASK (0xFFU)
mbed_official 121:7f86b4238bec 7925 #define UART_WP7816A_T0_WI_H_SHIFT (0U)
mbed_official 121:7f86b4238bec 7926 #define UART_WP7816A_T0_WI_H(x) (((uint8_t)(((uint8_t)(x)) << UART_WP7816A_T0_WI_H_SHIFT)) & UART_WP7816A_T0_WI_H_MASK)
mbed_official 121:7f86b4238bec 7927
mbed_official 121:7f86b4238bec 7928 /*! @name WP7816B_T0 - UART 7816 Wait Parameter Register B */
mbed_official 121:7f86b4238bec 7929 #define UART_WP7816B_T0_WI_L_MASK (0xFFU)
mbed_official 121:7f86b4238bec 7930 #define UART_WP7816B_T0_WI_L_SHIFT (0U)
mbed_official 121:7f86b4238bec 7931 #define UART_WP7816B_T0_WI_L(x) (((uint8_t)(((uint8_t)(x)) << UART_WP7816B_T0_WI_L_SHIFT)) & UART_WP7816B_T0_WI_L_MASK)
mbed_official 121:7f86b4238bec 7932
mbed_official 121:7f86b4238bec 7933 /*! @name WP7816A_T1 - UART 7816 Wait Parameter Register A */
mbed_official 121:7f86b4238bec 7934 #define UART_WP7816A_T1_BWI_H_MASK (0xFFU)
mbed_official 121:7f86b4238bec 7935 #define UART_WP7816A_T1_BWI_H_SHIFT (0U)
mbed_official 121:7f86b4238bec 7936 #define UART_WP7816A_T1_BWI_H(x) (((uint8_t)(((uint8_t)(x)) << UART_WP7816A_T1_BWI_H_SHIFT)) & UART_WP7816A_T1_BWI_H_MASK)
mbed_official 121:7f86b4238bec 7937
mbed_official 121:7f86b4238bec 7938 /*! @name WP7816B_T1 - UART 7816 Wait Parameter Register B */
mbed_official 121:7f86b4238bec 7939 #define UART_WP7816B_T1_BWI_L_MASK (0xFFU)
mbed_official 121:7f86b4238bec 7940 #define UART_WP7816B_T1_BWI_L_SHIFT (0U)
mbed_official 121:7f86b4238bec 7941 #define UART_WP7816B_T1_BWI_L(x) (((uint8_t)(((uint8_t)(x)) << UART_WP7816B_T1_BWI_L_SHIFT)) & UART_WP7816B_T1_BWI_L_MASK)
mbed_official 121:7f86b4238bec 7942
mbed_official 121:7f86b4238bec 7943 /*! @name WGP7816_T1 - UART 7816 Wait and Guard Parameter Register */
mbed_official 121:7f86b4238bec 7944 #define UART_WGP7816_T1_BGI_MASK (0xFU)
mbed_official 121:7f86b4238bec 7945 #define UART_WGP7816_T1_BGI_SHIFT (0U)
mbed_official 121:7f86b4238bec 7946 #define UART_WGP7816_T1_BGI(x) (((uint8_t)(((uint8_t)(x)) << UART_WGP7816_T1_BGI_SHIFT)) & UART_WGP7816_T1_BGI_MASK)
mbed_official 121:7f86b4238bec 7947 #define UART_WGP7816_T1_CWI1_MASK (0xF0U)
mbed_official 121:7f86b4238bec 7948 #define UART_WGP7816_T1_CWI1_SHIFT (4U)
mbed_official 121:7f86b4238bec 7949 #define UART_WGP7816_T1_CWI1(x) (((uint8_t)(((uint8_t)(x)) << UART_WGP7816_T1_CWI1_SHIFT)) & UART_WGP7816_T1_CWI1_MASK)
mbed_official 121:7f86b4238bec 7950
mbed_official 121:7f86b4238bec 7951 /*! @name WP7816C_T1 - UART 7816 Wait Parameter Register C */
mbed_official 121:7f86b4238bec 7952 #define UART_WP7816C_T1_CWI2_MASK (0x1FU)
mbed_official 121:7f86b4238bec 7953 #define UART_WP7816C_T1_CWI2_SHIFT (0U)
mbed_official 121:7f86b4238bec 7954 #define UART_WP7816C_T1_CWI2(x) (((uint8_t)(((uint8_t)(x)) << UART_WP7816C_T1_CWI2_SHIFT)) & UART_WP7816C_T1_CWI2_MASK)
mbed_official 121:7f86b4238bec 7955
bogdanm 0:9b334a45a8ff 7956
bogdanm 0:9b334a45a8ff 7957 /*!
bogdanm 0:9b334a45a8ff 7958 * @}
bogdanm 0:9b334a45a8ff 7959 */ /* end of group UART_Register_Masks */
bogdanm 0:9b334a45a8ff 7960
bogdanm 0:9b334a45a8ff 7961
bogdanm 0:9b334a45a8ff 7962 /* UART - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 7963 /** Peripheral UART0 base address */
bogdanm 0:9b334a45a8ff 7964 #define UART0_BASE (0x4006A000u)
bogdanm 0:9b334a45a8ff 7965 /** Peripheral UART0 base pointer */
bogdanm 0:9b334a45a8ff 7966 #define UART0 ((UART_Type *)UART0_BASE)
bogdanm 0:9b334a45a8ff 7967 /** Peripheral UART1 base address */
bogdanm 0:9b334a45a8ff 7968 #define UART1_BASE (0x4006B000u)
bogdanm 0:9b334a45a8ff 7969 /** Peripheral UART1 base pointer */
bogdanm 0:9b334a45a8ff 7970 #define UART1 ((UART_Type *)UART1_BASE)
bogdanm 0:9b334a45a8ff 7971 /** Peripheral UART2 base address */
bogdanm 0:9b334a45a8ff 7972 #define UART2_BASE (0x4006C000u)
bogdanm 0:9b334a45a8ff 7973 /** Peripheral UART2 base pointer */
bogdanm 0:9b334a45a8ff 7974 #define UART2 ((UART_Type *)UART2_BASE)
bogdanm 0:9b334a45a8ff 7975 /** Array initializer of UART peripheral base addresses */
bogdanm 0:9b334a45a8ff 7976 #define UART_BASE_ADDRS { UART0_BASE, UART1_BASE, UART2_BASE }
bogdanm 0:9b334a45a8ff 7977 /** Array initializer of UART peripheral base pointers */
bogdanm 0:9b334a45a8ff 7978 #define UART_BASE_PTRS { UART0, UART1, UART2 }
bogdanm 0:9b334a45a8ff 7979 /** Interrupt vectors for the UART peripheral type */
bogdanm 0:9b334a45a8ff 7980 #define UART_RX_TX_IRQS { UART0_RX_TX_IRQn, UART1_RX_TX_IRQn, UART2_RX_TX_IRQn }
bogdanm 0:9b334a45a8ff 7981 #define UART_ERR_IRQS { UART0_ERR_IRQn, UART1_ERR_IRQn, UART2_ERR_IRQn }
bogdanm 0:9b334a45a8ff 7982
bogdanm 0:9b334a45a8ff 7983 /*!
bogdanm 0:9b334a45a8ff 7984 * @}
bogdanm 0:9b334a45a8ff 7985 */ /* end of group UART_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 7986
bogdanm 0:9b334a45a8ff 7987
bogdanm 0:9b334a45a8ff 7988 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 7989 -- USB Peripheral Access Layer
bogdanm 0:9b334a45a8ff 7990 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 7991
bogdanm 0:9b334a45a8ff 7992 /*!
bogdanm 0:9b334a45a8ff 7993 * @addtogroup USB_Peripheral_Access_Layer USB Peripheral Access Layer
bogdanm 0:9b334a45a8ff 7994 * @{
bogdanm 0:9b334a45a8ff 7995 */
bogdanm 0:9b334a45a8ff 7996
bogdanm 0:9b334a45a8ff 7997 /** USB - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 7998 typedef struct {
bogdanm 0:9b334a45a8ff 7999 __I uint8_t PERID; /**< Peripheral ID register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 8000 uint8_t RESERVED_0[3];
bogdanm 0:9b334a45a8ff 8001 __I uint8_t IDCOMP; /**< Peripheral ID Complement register, offset: 0x4 */
bogdanm 0:9b334a45a8ff 8002 uint8_t RESERVED_1[3];
bogdanm 0:9b334a45a8ff 8003 __I uint8_t REV; /**< Peripheral Revision register, offset: 0x8 */
bogdanm 0:9b334a45a8ff 8004 uint8_t RESERVED_2[3];
bogdanm 0:9b334a45a8ff 8005 __I uint8_t ADDINFO; /**< Peripheral Additional Info register, offset: 0xC */
bogdanm 0:9b334a45a8ff 8006 uint8_t RESERVED_3[3];
bogdanm 0:9b334a45a8ff 8007 __IO uint8_t OTGISTAT; /**< OTG Interrupt Status register, offset: 0x10 */
bogdanm 0:9b334a45a8ff 8008 uint8_t RESERVED_4[3];
bogdanm 0:9b334a45a8ff 8009 __IO uint8_t OTGICR; /**< OTG Interrupt Control register, offset: 0x14 */
bogdanm 0:9b334a45a8ff 8010 uint8_t RESERVED_5[3];
bogdanm 0:9b334a45a8ff 8011 __IO uint8_t OTGSTAT; /**< OTG Status register, offset: 0x18 */
bogdanm 0:9b334a45a8ff 8012 uint8_t RESERVED_6[3];
bogdanm 0:9b334a45a8ff 8013 __IO uint8_t OTGCTL; /**< OTG Control register, offset: 0x1C */
bogdanm 0:9b334a45a8ff 8014 uint8_t RESERVED_7[99];
bogdanm 0:9b334a45a8ff 8015 __IO uint8_t ISTAT; /**< Interrupt Status register, offset: 0x80 */
bogdanm 0:9b334a45a8ff 8016 uint8_t RESERVED_8[3];
bogdanm 0:9b334a45a8ff 8017 __IO uint8_t INTEN; /**< Interrupt Enable register, offset: 0x84 */
bogdanm 0:9b334a45a8ff 8018 uint8_t RESERVED_9[3];
bogdanm 0:9b334a45a8ff 8019 __IO uint8_t ERRSTAT; /**< Error Interrupt Status register, offset: 0x88 */
bogdanm 0:9b334a45a8ff 8020 uint8_t RESERVED_10[3];
bogdanm 0:9b334a45a8ff 8021 __IO uint8_t ERREN; /**< Error Interrupt Enable register, offset: 0x8C */
bogdanm 0:9b334a45a8ff 8022 uint8_t RESERVED_11[3];
bogdanm 0:9b334a45a8ff 8023 __I uint8_t STAT; /**< Status register, offset: 0x90 */
bogdanm 0:9b334a45a8ff 8024 uint8_t RESERVED_12[3];
bogdanm 0:9b334a45a8ff 8025 __IO uint8_t CTL; /**< Control register, offset: 0x94 */
bogdanm 0:9b334a45a8ff 8026 uint8_t RESERVED_13[3];
bogdanm 0:9b334a45a8ff 8027 __IO uint8_t ADDR; /**< Address register, offset: 0x98 */
bogdanm 0:9b334a45a8ff 8028 uint8_t RESERVED_14[3];
bogdanm 0:9b334a45a8ff 8029 __IO uint8_t BDTPAGE1; /**< BDT Page register 1, offset: 0x9C */
bogdanm 0:9b334a45a8ff 8030 uint8_t RESERVED_15[3];
bogdanm 0:9b334a45a8ff 8031 __IO uint8_t FRMNUML; /**< Frame Number register Low, offset: 0xA0 */
bogdanm 0:9b334a45a8ff 8032 uint8_t RESERVED_16[3];
bogdanm 0:9b334a45a8ff 8033 __IO uint8_t FRMNUMH; /**< Frame Number register High, offset: 0xA4 */
bogdanm 0:9b334a45a8ff 8034 uint8_t RESERVED_17[3];
bogdanm 0:9b334a45a8ff 8035 __IO uint8_t TOKEN; /**< Token register, offset: 0xA8 */
bogdanm 0:9b334a45a8ff 8036 uint8_t RESERVED_18[3];
bogdanm 0:9b334a45a8ff 8037 __IO uint8_t SOFTHLD; /**< SOF Threshold register, offset: 0xAC */
bogdanm 0:9b334a45a8ff 8038 uint8_t RESERVED_19[3];
bogdanm 0:9b334a45a8ff 8039 __IO uint8_t BDTPAGE2; /**< BDT Page Register 2, offset: 0xB0 */
bogdanm 0:9b334a45a8ff 8040 uint8_t RESERVED_20[3];
bogdanm 0:9b334a45a8ff 8041 __IO uint8_t BDTPAGE3; /**< BDT Page Register 3, offset: 0xB4 */
bogdanm 0:9b334a45a8ff 8042 uint8_t RESERVED_21[11];
bogdanm 0:9b334a45a8ff 8043 struct { /* offset: 0xC0, array step: 0x4 */
bogdanm 0:9b334a45a8ff 8044 __IO uint8_t ENDPT; /**< Endpoint Control register, array offset: 0xC0, array step: 0x4 */
bogdanm 0:9b334a45a8ff 8045 uint8_t RESERVED_0[3];
bogdanm 0:9b334a45a8ff 8046 } ENDPOINT[16];
bogdanm 0:9b334a45a8ff 8047 __IO uint8_t USBCTRL; /**< USB Control register, offset: 0x100 */
bogdanm 0:9b334a45a8ff 8048 uint8_t RESERVED_22[3];
bogdanm 0:9b334a45a8ff 8049 __I uint8_t OBSERVE; /**< USB OTG Observe register, offset: 0x104 */
bogdanm 0:9b334a45a8ff 8050 uint8_t RESERVED_23[3];
bogdanm 0:9b334a45a8ff 8051 __IO uint8_t CONTROL; /**< USB OTG Control register, offset: 0x108 */
bogdanm 0:9b334a45a8ff 8052 uint8_t RESERVED_24[3];
bogdanm 0:9b334a45a8ff 8053 __IO uint8_t USBTRC0; /**< USB Transceiver Control register 0, offset: 0x10C */
bogdanm 0:9b334a45a8ff 8054 uint8_t RESERVED_25[7];
bogdanm 0:9b334a45a8ff 8055 __IO uint8_t USBFRMADJUST; /**< Frame Adjust Register, offset: 0x114 */
bogdanm 0:9b334a45a8ff 8056 uint8_t RESERVED_26[43];
bogdanm 0:9b334a45a8ff 8057 __IO uint8_t CLK_RECOVER_CTRL; /**< USB Clock recovery control, offset: 0x140 */
bogdanm 0:9b334a45a8ff 8058 uint8_t RESERVED_27[3];
bogdanm 0:9b334a45a8ff 8059 __IO uint8_t CLK_RECOVER_IRC_EN; /**< IRC48M oscillator enable register, offset: 0x144 */
bogdanm 0:9b334a45a8ff 8060 uint8_t RESERVED_28[23];
bogdanm 0:9b334a45a8ff 8061 __IO uint8_t CLK_RECOVER_INT_STATUS; /**< Clock recovery separated interrupt status, offset: 0x15C */
mbed_official 121:7f86b4238bec 8062 } USB_Type;
bogdanm 0:9b334a45a8ff 8063
bogdanm 0:9b334a45a8ff 8064 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 8065 -- USB Register Masks
bogdanm 0:9b334a45a8ff 8066 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 8067
bogdanm 0:9b334a45a8ff 8068 /*!
bogdanm 0:9b334a45a8ff 8069 * @addtogroup USB_Register_Masks USB Register Masks
bogdanm 0:9b334a45a8ff 8070 * @{
bogdanm 0:9b334a45a8ff 8071 */
bogdanm 0:9b334a45a8ff 8072
mbed_official 121:7f86b4238bec 8073 /*! @name PERID - Peripheral ID register */
mbed_official 121:7f86b4238bec 8074 #define USB_PERID_ID_MASK (0x3FU)
mbed_official 121:7f86b4238bec 8075 #define USB_PERID_ID_SHIFT (0U)
mbed_official 121:7f86b4238bec 8076 #define USB_PERID_ID(x) (((uint8_t)(((uint8_t)(x)) << USB_PERID_ID_SHIFT)) & USB_PERID_ID_MASK)
mbed_official 121:7f86b4238bec 8077
mbed_official 121:7f86b4238bec 8078 /*! @name IDCOMP - Peripheral ID Complement register */
mbed_official 121:7f86b4238bec 8079 #define USB_IDCOMP_NID_MASK (0x3FU)
mbed_official 121:7f86b4238bec 8080 #define USB_IDCOMP_NID_SHIFT (0U)
mbed_official 121:7f86b4238bec 8081 #define USB_IDCOMP_NID(x) (((uint8_t)(((uint8_t)(x)) << USB_IDCOMP_NID_SHIFT)) & USB_IDCOMP_NID_MASK)
mbed_official 121:7f86b4238bec 8082
mbed_official 121:7f86b4238bec 8083 /*! @name REV - Peripheral Revision register */
mbed_official 121:7f86b4238bec 8084 #define USB_REV_REV_MASK (0xFFU)
mbed_official 121:7f86b4238bec 8085 #define USB_REV_REV_SHIFT (0U)
mbed_official 121:7f86b4238bec 8086 #define USB_REV_REV(x) (((uint8_t)(((uint8_t)(x)) << USB_REV_REV_SHIFT)) & USB_REV_REV_MASK)
mbed_official 121:7f86b4238bec 8087
mbed_official 121:7f86b4238bec 8088 /*! @name ADDINFO - Peripheral Additional Info register */
mbed_official 121:7f86b4238bec 8089 #define USB_ADDINFO_IEHOST_MASK (0x1U)
mbed_official 121:7f86b4238bec 8090 #define USB_ADDINFO_IEHOST_SHIFT (0U)
mbed_official 121:7f86b4238bec 8091 #define USB_ADDINFO_IEHOST(x) (((uint8_t)(((uint8_t)(x)) << USB_ADDINFO_IEHOST_SHIFT)) & USB_ADDINFO_IEHOST_MASK)
mbed_official 121:7f86b4238bec 8092
mbed_official 121:7f86b4238bec 8093 /*! @name OTGISTAT - OTG Interrupt Status register */
mbed_official 121:7f86b4238bec 8094 #define USB_OTGISTAT_AVBUSCHG_MASK (0x1U)
mbed_official 121:7f86b4238bec 8095 #define USB_OTGISTAT_AVBUSCHG_SHIFT (0U)
mbed_official 121:7f86b4238bec 8096 #define USB_OTGISTAT_AVBUSCHG(x) (((uint8_t)(((uint8_t)(x)) << USB_OTGISTAT_AVBUSCHG_SHIFT)) & USB_OTGISTAT_AVBUSCHG_MASK)
mbed_official 121:7f86b4238bec 8097 #define USB_OTGISTAT_B_SESS_CHG_MASK (0x4U)
mbed_official 121:7f86b4238bec 8098 #define USB_OTGISTAT_B_SESS_CHG_SHIFT (2U)
mbed_official 121:7f86b4238bec 8099 #define USB_OTGISTAT_B_SESS_CHG(x) (((uint8_t)(((uint8_t)(x)) << USB_OTGISTAT_B_SESS_CHG_SHIFT)) & USB_OTGISTAT_B_SESS_CHG_MASK)
mbed_official 121:7f86b4238bec 8100 #define USB_OTGISTAT_SESSVLDCHG_MASK (0x8U)
mbed_official 121:7f86b4238bec 8101 #define USB_OTGISTAT_SESSVLDCHG_SHIFT (3U)
mbed_official 121:7f86b4238bec 8102 #define USB_OTGISTAT_SESSVLDCHG(x) (((uint8_t)(((uint8_t)(x)) << USB_OTGISTAT_SESSVLDCHG_SHIFT)) & USB_OTGISTAT_SESSVLDCHG_MASK)
mbed_official 121:7f86b4238bec 8103 #define USB_OTGISTAT_LINE_STATE_CHG_MASK (0x20U)
mbed_official 121:7f86b4238bec 8104 #define USB_OTGISTAT_LINE_STATE_CHG_SHIFT (5U)
mbed_official 121:7f86b4238bec 8105 #define USB_OTGISTAT_LINE_STATE_CHG(x) (((uint8_t)(((uint8_t)(x)) << USB_OTGISTAT_LINE_STATE_CHG_SHIFT)) & USB_OTGISTAT_LINE_STATE_CHG_MASK)
mbed_official 121:7f86b4238bec 8106 #define USB_OTGISTAT_ONEMSEC_MASK (0x40U)
mbed_official 121:7f86b4238bec 8107 #define USB_OTGISTAT_ONEMSEC_SHIFT (6U)
mbed_official 121:7f86b4238bec 8108 #define USB_OTGISTAT_ONEMSEC(x) (((uint8_t)(((uint8_t)(x)) << USB_OTGISTAT_ONEMSEC_SHIFT)) & USB_OTGISTAT_ONEMSEC_MASK)
mbed_official 121:7f86b4238bec 8109 #define USB_OTGISTAT_IDCHG_MASK (0x80U)
mbed_official 121:7f86b4238bec 8110 #define USB_OTGISTAT_IDCHG_SHIFT (7U)
mbed_official 121:7f86b4238bec 8111 #define USB_OTGISTAT_IDCHG(x) (((uint8_t)(((uint8_t)(x)) << USB_OTGISTAT_IDCHG_SHIFT)) & USB_OTGISTAT_IDCHG_MASK)
mbed_official 121:7f86b4238bec 8112
mbed_official 121:7f86b4238bec 8113 /*! @name OTGICR - OTG Interrupt Control register */
mbed_official 121:7f86b4238bec 8114 #define USB_OTGICR_AVBUSEN_MASK (0x1U)
mbed_official 121:7f86b4238bec 8115 #define USB_OTGICR_AVBUSEN_SHIFT (0U)
mbed_official 121:7f86b4238bec 8116 #define USB_OTGICR_AVBUSEN(x) (((uint8_t)(((uint8_t)(x)) << USB_OTGICR_AVBUSEN_SHIFT)) & USB_OTGICR_AVBUSEN_MASK)
mbed_official 121:7f86b4238bec 8117 #define USB_OTGICR_BSESSEN_MASK (0x4U)
mbed_official 121:7f86b4238bec 8118 #define USB_OTGICR_BSESSEN_SHIFT (2U)
mbed_official 121:7f86b4238bec 8119 #define USB_OTGICR_BSESSEN(x) (((uint8_t)(((uint8_t)(x)) << USB_OTGICR_BSESSEN_SHIFT)) & USB_OTGICR_BSESSEN_MASK)
mbed_official 121:7f86b4238bec 8120 #define USB_OTGICR_SESSVLDEN_MASK (0x8U)
mbed_official 121:7f86b4238bec 8121 #define USB_OTGICR_SESSVLDEN_SHIFT (3U)
mbed_official 121:7f86b4238bec 8122 #define USB_OTGICR_SESSVLDEN(x) (((uint8_t)(((uint8_t)(x)) << USB_OTGICR_SESSVLDEN_SHIFT)) & USB_OTGICR_SESSVLDEN_MASK)
mbed_official 121:7f86b4238bec 8123 #define USB_OTGICR_LINESTATEEN_MASK (0x20U)
mbed_official 121:7f86b4238bec 8124 #define USB_OTGICR_LINESTATEEN_SHIFT (5U)
mbed_official 121:7f86b4238bec 8125 #define USB_OTGICR_LINESTATEEN(x) (((uint8_t)(((uint8_t)(x)) << USB_OTGICR_LINESTATEEN_SHIFT)) & USB_OTGICR_LINESTATEEN_MASK)
mbed_official 121:7f86b4238bec 8126 #define USB_OTGICR_ONEMSECEN_MASK (0x40U)
mbed_official 121:7f86b4238bec 8127 #define USB_OTGICR_ONEMSECEN_SHIFT (6U)
mbed_official 121:7f86b4238bec 8128 #define USB_OTGICR_ONEMSECEN(x) (((uint8_t)(((uint8_t)(x)) << USB_OTGICR_ONEMSECEN_SHIFT)) & USB_OTGICR_ONEMSECEN_MASK)
mbed_official 121:7f86b4238bec 8129 #define USB_OTGICR_IDEN_MASK (0x80U)
mbed_official 121:7f86b4238bec 8130 #define USB_OTGICR_IDEN_SHIFT (7U)
mbed_official 121:7f86b4238bec 8131 #define USB_OTGICR_IDEN(x) (((uint8_t)(((uint8_t)(x)) << USB_OTGICR_IDEN_SHIFT)) & USB_OTGICR_IDEN_MASK)
mbed_official 121:7f86b4238bec 8132
mbed_official 121:7f86b4238bec 8133 /*! @name OTGSTAT - OTG Status register */
mbed_official 121:7f86b4238bec 8134 #define USB_OTGSTAT_AVBUSVLD_MASK (0x1U)
mbed_official 121:7f86b4238bec 8135 #define USB_OTGSTAT_AVBUSVLD_SHIFT (0U)
mbed_official 121:7f86b4238bec 8136 #define USB_OTGSTAT_AVBUSVLD(x) (((uint8_t)(((uint8_t)(x)) << USB_OTGSTAT_AVBUSVLD_SHIFT)) & USB_OTGSTAT_AVBUSVLD_MASK)
mbed_official 121:7f86b4238bec 8137 #define USB_OTGSTAT_BSESSEND_MASK (0x4U)
mbed_official 121:7f86b4238bec 8138 #define USB_OTGSTAT_BSESSEND_SHIFT (2U)
mbed_official 121:7f86b4238bec 8139 #define USB_OTGSTAT_BSESSEND(x) (((uint8_t)(((uint8_t)(x)) << USB_OTGSTAT_BSESSEND_SHIFT)) & USB_OTGSTAT_BSESSEND_MASK)
mbed_official 121:7f86b4238bec 8140 #define USB_OTGSTAT_SESS_VLD_MASK (0x8U)
mbed_official 121:7f86b4238bec 8141 #define USB_OTGSTAT_SESS_VLD_SHIFT (3U)
mbed_official 121:7f86b4238bec 8142 #define USB_OTGSTAT_SESS_VLD(x) (((uint8_t)(((uint8_t)(x)) << USB_OTGSTAT_SESS_VLD_SHIFT)) & USB_OTGSTAT_SESS_VLD_MASK)
mbed_official 121:7f86b4238bec 8143 #define USB_OTGSTAT_LINESTATESTABLE_MASK (0x20U)
mbed_official 121:7f86b4238bec 8144 #define USB_OTGSTAT_LINESTATESTABLE_SHIFT (5U)
mbed_official 121:7f86b4238bec 8145 #define USB_OTGSTAT_LINESTATESTABLE(x) (((uint8_t)(((uint8_t)(x)) << USB_OTGSTAT_LINESTATESTABLE_SHIFT)) & USB_OTGSTAT_LINESTATESTABLE_MASK)
mbed_official 121:7f86b4238bec 8146 #define USB_OTGSTAT_ONEMSECEN_MASK (0x40U)
mbed_official 121:7f86b4238bec 8147 #define USB_OTGSTAT_ONEMSECEN_SHIFT (6U)
mbed_official 121:7f86b4238bec 8148 #define USB_OTGSTAT_ONEMSECEN(x) (((uint8_t)(((uint8_t)(x)) << USB_OTGSTAT_ONEMSECEN_SHIFT)) & USB_OTGSTAT_ONEMSECEN_MASK)
mbed_official 121:7f86b4238bec 8149 #define USB_OTGSTAT_ID_MASK (0x80U)
mbed_official 121:7f86b4238bec 8150 #define USB_OTGSTAT_ID_SHIFT (7U)
mbed_official 121:7f86b4238bec 8151 #define USB_OTGSTAT_ID(x) (((uint8_t)(((uint8_t)(x)) << USB_OTGSTAT_ID_SHIFT)) & USB_OTGSTAT_ID_MASK)
mbed_official 121:7f86b4238bec 8152
mbed_official 121:7f86b4238bec 8153 /*! @name OTGCTL - OTG Control register */
mbed_official 121:7f86b4238bec 8154 #define USB_OTGCTL_OTGEN_MASK (0x4U)
mbed_official 121:7f86b4238bec 8155 #define USB_OTGCTL_OTGEN_SHIFT (2U)
mbed_official 121:7f86b4238bec 8156 #define USB_OTGCTL_OTGEN(x) (((uint8_t)(((uint8_t)(x)) << USB_OTGCTL_OTGEN_SHIFT)) & USB_OTGCTL_OTGEN_MASK)
mbed_official 121:7f86b4238bec 8157 #define USB_OTGCTL_DMLOW_MASK (0x10U)
mbed_official 121:7f86b4238bec 8158 #define USB_OTGCTL_DMLOW_SHIFT (4U)
mbed_official 121:7f86b4238bec 8159 #define USB_OTGCTL_DMLOW(x) (((uint8_t)(((uint8_t)(x)) << USB_OTGCTL_DMLOW_SHIFT)) & USB_OTGCTL_DMLOW_MASK)
mbed_official 121:7f86b4238bec 8160 #define USB_OTGCTL_DPLOW_MASK (0x20U)
mbed_official 121:7f86b4238bec 8161 #define USB_OTGCTL_DPLOW_SHIFT (5U)
mbed_official 121:7f86b4238bec 8162 #define USB_OTGCTL_DPLOW(x) (((uint8_t)(((uint8_t)(x)) << USB_OTGCTL_DPLOW_SHIFT)) & USB_OTGCTL_DPLOW_MASK)
mbed_official 121:7f86b4238bec 8163 #define USB_OTGCTL_DPHIGH_MASK (0x80U)
mbed_official 121:7f86b4238bec 8164 #define USB_OTGCTL_DPHIGH_SHIFT (7U)
mbed_official 121:7f86b4238bec 8165 #define USB_OTGCTL_DPHIGH(x) (((uint8_t)(((uint8_t)(x)) << USB_OTGCTL_DPHIGH_SHIFT)) & USB_OTGCTL_DPHIGH_MASK)
mbed_official 121:7f86b4238bec 8166
mbed_official 121:7f86b4238bec 8167 /*! @name ISTAT - Interrupt Status register */
mbed_official 121:7f86b4238bec 8168 #define USB_ISTAT_USBRST_MASK (0x1U)
mbed_official 121:7f86b4238bec 8169 #define USB_ISTAT_USBRST_SHIFT (0U)
mbed_official 121:7f86b4238bec 8170 #define USB_ISTAT_USBRST(x) (((uint8_t)(((uint8_t)(x)) << USB_ISTAT_USBRST_SHIFT)) & USB_ISTAT_USBRST_MASK)
mbed_official 121:7f86b4238bec 8171 #define USB_ISTAT_ERROR_MASK (0x2U)
mbed_official 121:7f86b4238bec 8172 #define USB_ISTAT_ERROR_SHIFT (1U)
mbed_official 121:7f86b4238bec 8173 #define USB_ISTAT_ERROR(x) (((uint8_t)(((uint8_t)(x)) << USB_ISTAT_ERROR_SHIFT)) & USB_ISTAT_ERROR_MASK)
mbed_official 121:7f86b4238bec 8174 #define USB_ISTAT_SOFTOK_MASK (0x4U)
mbed_official 121:7f86b4238bec 8175 #define USB_ISTAT_SOFTOK_SHIFT (2U)
mbed_official 121:7f86b4238bec 8176 #define USB_ISTAT_SOFTOK(x) (((uint8_t)(((uint8_t)(x)) << USB_ISTAT_SOFTOK_SHIFT)) & USB_ISTAT_SOFTOK_MASK)
mbed_official 121:7f86b4238bec 8177 #define USB_ISTAT_TOKDNE_MASK (0x8U)
mbed_official 121:7f86b4238bec 8178 #define USB_ISTAT_TOKDNE_SHIFT (3U)
mbed_official 121:7f86b4238bec 8179 #define USB_ISTAT_TOKDNE(x) (((uint8_t)(((uint8_t)(x)) << USB_ISTAT_TOKDNE_SHIFT)) & USB_ISTAT_TOKDNE_MASK)
mbed_official 121:7f86b4238bec 8180 #define USB_ISTAT_SLEEP_MASK (0x10U)
mbed_official 121:7f86b4238bec 8181 #define USB_ISTAT_SLEEP_SHIFT (4U)
mbed_official 121:7f86b4238bec 8182 #define USB_ISTAT_SLEEP(x) (((uint8_t)(((uint8_t)(x)) << USB_ISTAT_SLEEP_SHIFT)) & USB_ISTAT_SLEEP_MASK)
mbed_official 121:7f86b4238bec 8183 #define USB_ISTAT_RESUME_MASK (0x20U)
mbed_official 121:7f86b4238bec 8184 #define USB_ISTAT_RESUME_SHIFT (5U)
mbed_official 121:7f86b4238bec 8185 #define USB_ISTAT_RESUME(x) (((uint8_t)(((uint8_t)(x)) << USB_ISTAT_RESUME_SHIFT)) & USB_ISTAT_RESUME_MASK)
mbed_official 121:7f86b4238bec 8186 #define USB_ISTAT_ATTACH_MASK (0x40U)
mbed_official 121:7f86b4238bec 8187 #define USB_ISTAT_ATTACH_SHIFT (6U)
mbed_official 121:7f86b4238bec 8188 #define USB_ISTAT_ATTACH(x) (((uint8_t)(((uint8_t)(x)) << USB_ISTAT_ATTACH_SHIFT)) & USB_ISTAT_ATTACH_MASK)
mbed_official 121:7f86b4238bec 8189 #define USB_ISTAT_STALL_MASK (0x80U)
mbed_official 121:7f86b4238bec 8190 #define USB_ISTAT_STALL_SHIFT (7U)
mbed_official 121:7f86b4238bec 8191 #define USB_ISTAT_STALL(x) (((uint8_t)(((uint8_t)(x)) << USB_ISTAT_STALL_SHIFT)) & USB_ISTAT_STALL_MASK)
mbed_official 121:7f86b4238bec 8192
mbed_official 121:7f86b4238bec 8193 /*! @name INTEN - Interrupt Enable register */
mbed_official 121:7f86b4238bec 8194 #define USB_INTEN_USBRSTEN_MASK (0x1U)
mbed_official 121:7f86b4238bec 8195 #define USB_INTEN_USBRSTEN_SHIFT (0U)
mbed_official 121:7f86b4238bec 8196 #define USB_INTEN_USBRSTEN(x) (((uint8_t)(((uint8_t)(x)) << USB_INTEN_USBRSTEN_SHIFT)) & USB_INTEN_USBRSTEN_MASK)
mbed_official 121:7f86b4238bec 8197 #define USB_INTEN_ERROREN_MASK (0x2U)
mbed_official 121:7f86b4238bec 8198 #define USB_INTEN_ERROREN_SHIFT (1U)
mbed_official 121:7f86b4238bec 8199 #define USB_INTEN_ERROREN(x) (((uint8_t)(((uint8_t)(x)) << USB_INTEN_ERROREN_SHIFT)) & USB_INTEN_ERROREN_MASK)
mbed_official 121:7f86b4238bec 8200 #define USB_INTEN_SOFTOKEN_MASK (0x4U)
mbed_official 121:7f86b4238bec 8201 #define USB_INTEN_SOFTOKEN_SHIFT (2U)
mbed_official 121:7f86b4238bec 8202 #define USB_INTEN_SOFTOKEN(x) (((uint8_t)(((uint8_t)(x)) << USB_INTEN_SOFTOKEN_SHIFT)) & USB_INTEN_SOFTOKEN_MASK)
mbed_official 121:7f86b4238bec 8203 #define USB_INTEN_TOKDNEEN_MASK (0x8U)
mbed_official 121:7f86b4238bec 8204 #define USB_INTEN_TOKDNEEN_SHIFT (3U)
mbed_official 121:7f86b4238bec 8205 #define USB_INTEN_TOKDNEEN(x) (((uint8_t)(((uint8_t)(x)) << USB_INTEN_TOKDNEEN_SHIFT)) & USB_INTEN_TOKDNEEN_MASK)
mbed_official 121:7f86b4238bec 8206 #define USB_INTEN_SLEEPEN_MASK (0x10U)
mbed_official 121:7f86b4238bec 8207 #define USB_INTEN_SLEEPEN_SHIFT (4U)
mbed_official 121:7f86b4238bec 8208 #define USB_INTEN_SLEEPEN(x) (((uint8_t)(((uint8_t)(x)) << USB_INTEN_SLEEPEN_SHIFT)) & USB_INTEN_SLEEPEN_MASK)
mbed_official 121:7f86b4238bec 8209 #define USB_INTEN_RESUMEEN_MASK (0x20U)
mbed_official 121:7f86b4238bec 8210 #define USB_INTEN_RESUMEEN_SHIFT (5U)
mbed_official 121:7f86b4238bec 8211 #define USB_INTEN_RESUMEEN(x) (((uint8_t)(((uint8_t)(x)) << USB_INTEN_RESUMEEN_SHIFT)) & USB_INTEN_RESUMEEN_MASK)
mbed_official 121:7f86b4238bec 8212 #define USB_INTEN_ATTACHEN_MASK (0x40U)
mbed_official 121:7f86b4238bec 8213 #define USB_INTEN_ATTACHEN_SHIFT (6U)
mbed_official 121:7f86b4238bec 8214 #define USB_INTEN_ATTACHEN(x) (((uint8_t)(((uint8_t)(x)) << USB_INTEN_ATTACHEN_SHIFT)) & USB_INTEN_ATTACHEN_MASK)
mbed_official 121:7f86b4238bec 8215 #define USB_INTEN_STALLEN_MASK (0x80U)
mbed_official 121:7f86b4238bec 8216 #define USB_INTEN_STALLEN_SHIFT (7U)
mbed_official 121:7f86b4238bec 8217 #define USB_INTEN_STALLEN(x) (((uint8_t)(((uint8_t)(x)) << USB_INTEN_STALLEN_SHIFT)) & USB_INTEN_STALLEN_MASK)
mbed_official 121:7f86b4238bec 8218
mbed_official 121:7f86b4238bec 8219 /*! @name ERRSTAT - Error Interrupt Status register */
mbed_official 121:7f86b4238bec 8220 #define USB_ERRSTAT_PIDERR_MASK (0x1U)
mbed_official 121:7f86b4238bec 8221 #define USB_ERRSTAT_PIDERR_SHIFT (0U)
mbed_official 121:7f86b4238bec 8222 #define USB_ERRSTAT_PIDERR(x) (((uint8_t)(((uint8_t)(x)) << USB_ERRSTAT_PIDERR_SHIFT)) & USB_ERRSTAT_PIDERR_MASK)
mbed_official 121:7f86b4238bec 8223 #define USB_ERRSTAT_CRC5EOF_MASK (0x2U)
mbed_official 121:7f86b4238bec 8224 #define USB_ERRSTAT_CRC5EOF_SHIFT (1U)
mbed_official 121:7f86b4238bec 8225 #define USB_ERRSTAT_CRC5EOF(x) (((uint8_t)(((uint8_t)(x)) << USB_ERRSTAT_CRC5EOF_SHIFT)) & USB_ERRSTAT_CRC5EOF_MASK)
mbed_official 121:7f86b4238bec 8226 #define USB_ERRSTAT_CRC16_MASK (0x4U)
mbed_official 121:7f86b4238bec 8227 #define USB_ERRSTAT_CRC16_SHIFT (2U)
mbed_official 121:7f86b4238bec 8228 #define USB_ERRSTAT_CRC16(x) (((uint8_t)(((uint8_t)(x)) << USB_ERRSTAT_CRC16_SHIFT)) & USB_ERRSTAT_CRC16_MASK)
mbed_official 121:7f86b4238bec 8229 #define USB_ERRSTAT_DFN8_MASK (0x8U)
mbed_official 121:7f86b4238bec 8230 #define USB_ERRSTAT_DFN8_SHIFT (3U)
mbed_official 121:7f86b4238bec 8231 #define USB_ERRSTAT_DFN8(x) (((uint8_t)(((uint8_t)(x)) << USB_ERRSTAT_DFN8_SHIFT)) & USB_ERRSTAT_DFN8_MASK)
mbed_official 121:7f86b4238bec 8232 #define USB_ERRSTAT_BTOERR_MASK (0x10U)
mbed_official 121:7f86b4238bec 8233 #define USB_ERRSTAT_BTOERR_SHIFT (4U)
mbed_official 121:7f86b4238bec 8234 #define USB_ERRSTAT_BTOERR(x) (((uint8_t)(((uint8_t)(x)) << USB_ERRSTAT_BTOERR_SHIFT)) & USB_ERRSTAT_BTOERR_MASK)
mbed_official 121:7f86b4238bec 8235 #define USB_ERRSTAT_DMAERR_MASK (0x20U)
mbed_official 121:7f86b4238bec 8236 #define USB_ERRSTAT_DMAERR_SHIFT (5U)
mbed_official 121:7f86b4238bec 8237 #define USB_ERRSTAT_DMAERR(x) (((uint8_t)(((uint8_t)(x)) << USB_ERRSTAT_DMAERR_SHIFT)) & USB_ERRSTAT_DMAERR_MASK)
mbed_official 121:7f86b4238bec 8238 #define USB_ERRSTAT_BTSERR_MASK (0x80U)
mbed_official 121:7f86b4238bec 8239 #define USB_ERRSTAT_BTSERR_SHIFT (7U)
mbed_official 121:7f86b4238bec 8240 #define USB_ERRSTAT_BTSERR(x) (((uint8_t)(((uint8_t)(x)) << USB_ERRSTAT_BTSERR_SHIFT)) & USB_ERRSTAT_BTSERR_MASK)
mbed_official 121:7f86b4238bec 8241
mbed_official 121:7f86b4238bec 8242 /*! @name ERREN - Error Interrupt Enable register */
mbed_official 121:7f86b4238bec 8243 #define USB_ERREN_PIDERREN_MASK (0x1U)
mbed_official 121:7f86b4238bec 8244 #define USB_ERREN_PIDERREN_SHIFT (0U)
mbed_official 121:7f86b4238bec 8245 #define USB_ERREN_PIDERREN(x) (((uint8_t)(((uint8_t)(x)) << USB_ERREN_PIDERREN_SHIFT)) & USB_ERREN_PIDERREN_MASK)
mbed_official 121:7f86b4238bec 8246 #define USB_ERREN_CRC5EOFEN_MASK (0x2U)
mbed_official 121:7f86b4238bec 8247 #define USB_ERREN_CRC5EOFEN_SHIFT (1U)
mbed_official 121:7f86b4238bec 8248 #define USB_ERREN_CRC5EOFEN(x) (((uint8_t)(((uint8_t)(x)) << USB_ERREN_CRC5EOFEN_SHIFT)) & USB_ERREN_CRC5EOFEN_MASK)
mbed_official 121:7f86b4238bec 8249 #define USB_ERREN_CRC16EN_MASK (0x4U)
mbed_official 121:7f86b4238bec 8250 #define USB_ERREN_CRC16EN_SHIFT (2U)
mbed_official 121:7f86b4238bec 8251 #define USB_ERREN_CRC16EN(x) (((uint8_t)(((uint8_t)(x)) << USB_ERREN_CRC16EN_SHIFT)) & USB_ERREN_CRC16EN_MASK)
mbed_official 121:7f86b4238bec 8252 #define USB_ERREN_DFN8EN_MASK (0x8U)
mbed_official 121:7f86b4238bec 8253 #define USB_ERREN_DFN8EN_SHIFT (3U)
mbed_official 121:7f86b4238bec 8254 #define USB_ERREN_DFN8EN(x) (((uint8_t)(((uint8_t)(x)) << USB_ERREN_DFN8EN_SHIFT)) & USB_ERREN_DFN8EN_MASK)
mbed_official 121:7f86b4238bec 8255 #define USB_ERREN_BTOERREN_MASK (0x10U)
mbed_official 121:7f86b4238bec 8256 #define USB_ERREN_BTOERREN_SHIFT (4U)
mbed_official 121:7f86b4238bec 8257 #define USB_ERREN_BTOERREN(x) (((uint8_t)(((uint8_t)(x)) << USB_ERREN_BTOERREN_SHIFT)) & USB_ERREN_BTOERREN_MASK)
mbed_official 121:7f86b4238bec 8258 #define USB_ERREN_DMAERREN_MASK (0x20U)
mbed_official 121:7f86b4238bec 8259 #define USB_ERREN_DMAERREN_SHIFT (5U)
mbed_official 121:7f86b4238bec 8260 #define USB_ERREN_DMAERREN(x) (((uint8_t)(((uint8_t)(x)) << USB_ERREN_DMAERREN_SHIFT)) & USB_ERREN_DMAERREN_MASK)
mbed_official 121:7f86b4238bec 8261 #define USB_ERREN_BTSERREN_MASK (0x80U)
mbed_official 121:7f86b4238bec 8262 #define USB_ERREN_BTSERREN_SHIFT (7U)
mbed_official 121:7f86b4238bec 8263 #define USB_ERREN_BTSERREN(x) (((uint8_t)(((uint8_t)(x)) << USB_ERREN_BTSERREN_SHIFT)) & USB_ERREN_BTSERREN_MASK)
mbed_official 121:7f86b4238bec 8264
mbed_official 121:7f86b4238bec 8265 /*! @name STAT - Status register */
mbed_official 121:7f86b4238bec 8266 #define USB_STAT_ODD_MASK (0x4U)
mbed_official 121:7f86b4238bec 8267 #define USB_STAT_ODD_SHIFT (2U)
mbed_official 121:7f86b4238bec 8268 #define USB_STAT_ODD(x) (((uint8_t)(((uint8_t)(x)) << USB_STAT_ODD_SHIFT)) & USB_STAT_ODD_MASK)
mbed_official 121:7f86b4238bec 8269 #define USB_STAT_TX_MASK (0x8U)
mbed_official 121:7f86b4238bec 8270 #define USB_STAT_TX_SHIFT (3U)
mbed_official 121:7f86b4238bec 8271 #define USB_STAT_TX(x) (((uint8_t)(((uint8_t)(x)) << USB_STAT_TX_SHIFT)) & USB_STAT_TX_MASK)
mbed_official 121:7f86b4238bec 8272 #define USB_STAT_ENDP_MASK (0xF0U)
mbed_official 121:7f86b4238bec 8273 #define USB_STAT_ENDP_SHIFT (4U)
mbed_official 121:7f86b4238bec 8274 #define USB_STAT_ENDP(x) (((uint8_t)(((uint8_t)(x)) << USB_STAT_ENDP_SHIFT)) & USB_STAT_ENDP_MASK)
mbed_official 121:7f86b4238bec 8275
mbed_official 121:7f86b4238bec 8276 /*! @name CTL - Control register */
mbed_official 121:7f86b4238bec 8277 #define USB_CTL_USBENSOFEN_MASK (0x1U)
mbed_official 121:7f86b4238bec 8278 #define USB_CTL_USBENSOFEN_SHIFT (0U)
mbed_official 121:7f86b4238bec 8279 #define USB_CTL_USBENSOFEN(x) (((uint8_t)(((uint8_t)(x)) << USB_CTL_USBENSOFEN_SHIFT)) & USB_CTL_USBENSOFEN_MASK)
mbed_official 121:7f86b4238bec 8280 #define USB_CTL_ODDRST_MASK (0x2U)
mbed_official 121:7f86b4238bec 8281 #define USB_CTL_ODDRST_SHIFT (1U)
mbed_official 121:7f86b4238bec 8282 #define USB_CTL_ODDRST(x) (((uint8_t)(((uint8_t)(x)) << USB_CTL_ODDRST_SHIFT)) & USB_CTL_ODDRST_MASK)
mbed_official 121:7f86b4238bec 8283 #define USB_CTL_RESUME_MASK (0x4U)
mbed_official 121:7f86b4238bec 8284 #define USB_CTL_RESUME_SHIFT (2U)
mbed_official 121:7f86b4238bec 8285 #define USB_CTL_RESUME(x) (((uint8_t)(((uint8_t)(x)) << USB_CTL_RESUME_SHIFT)) & USB_CTL_RESUME_MASK)
mbed_official 121:7f86b4238bec 8286 #define USB_CTL_HOSTMODEEN_MASK (0x8U)
mbed_official 121:7f86b4238bec 8287 #define USB_CTL_HOSTMODEEN_SHIFT (3U)
mbed_official 121:7f86b4238bec 8288 #define USB_CTL_HOSTMODEEN(x) (((uint8_t)(((uint8_t)(x)) << USB_CTL_HOSTMODEEN_SHIFT)) & USB_CTL_HOSTMODEEN_MASK)
mbed_official 121:7f86b4238bec 8289 #define USB_CTL_RESET_MASK (0x10U)
mbed_official 121:7f86b4238bec 8290 #define USB_CTL_RESET_SHIFT (4U)
mbed_official 121:7f86b4238bec 8291 #define USB_CTL_RESET(x) (((uint8_t)(((uint8_t)(x)) << USB_CTL_RESET_SHIFT)) & USB_CTL_RESET_MASK)
mbed_official 121:7f86b4238bec 8292 #define USB_CTL_TXSUSPENDTOKENBUSY_MASK (0x20U)
mbed_official 121:7f86b4238bec 8293 #define USB_CTL_TXSUSPENDTOKENBUSY_SHIFT (5U)
mbed_official 121:7f86b4238bec 8294 #define USB_CTL_TXSUSPENDTOKENBUSY(x) (((uint8_t)(((uint8_t)(x)) << USB_CTL_TXSUSPENDTOKENBUSY_SHIFT)) & USB_CTL_TXSUSPENDTOKENBUSY_MASK)
mbed_official 121:7f86b4238bec 8295 #define USB_CTL_SE0_MASK (0x40U)
mbed_official 121:7f86b4238bec 8296 #define USB_CTL_SE0_SHIFT (6U)
mbed_official 121:7f86b4238bec 8297 #define USB_CTL_SE0(x) (((uint8_t)(((uint8_t)(x)) << USB_CTL_SE0_SHIFT)) & USB_CTL_SE0_MASK)
mbed_official 121:7f86b4238bec 8298 #define USB_CTL_JSTATE_MASK (0x80U)
mbed_official 121:7f86b4238bec 8299 #define USB_CTL_JSTATE_SHIFT (7U)
mbed_official 121:7f86b4238bec 8300 #define USB_CTL_JSTATE(x) (((uint8_t)(((uint8_t)(x)) << USB_CTL_JSTATE_SHIFT)) & USB_CTL_JSTATE_MASK)
mbed_official 121:7f86b4238bec 8301
mbed_official 121:7f86b4238bec 8302 /*! @name ADDR - Address register */
mbed_official 121:7f86b4238bec 8303 #define USB_ADDR_ADDR_MASK (0x7FU)
mbed_official 121:7f86b4238bec 8304 #define USB_ADDR_ADDR_SHIFT (0U)
mbed_official 121:7f86b4238bec 8305 #define USB_ADDR_ADDR(x) (((uint8_t)(((uint8_t)(x)) << USB_ADDR_ADDR_SHIFT)) & USB_ADDR_ADDR_MASK)
mbed_official 121:7f86b4238bec 8306 #define USB_ADDR_LSEN_MASK (0x80U)
mbed_official 121:7f86b4238bec 8307 #define USB_ADDR_LSEN_SHIFT (7U)
mbed_official 121:7f86b4238bec 8308 #define USB_ADDR_LSEN(x) (((uint8_t)(((uint8_t)(x)) << USB_ADDR_LSEN_SHIFT)) & USB_ADDR_LSEN_MASK)
mbed_official 121:7f86b4238bec 8309
mbed_official 121:7f86b4238bec 8310 /*! @name BDTPAGE1 - BDT Page register 1 */
mbed_official 121:7f86b4238bec 8311 #define USB_BDTPAGE1_BDTBA_MASK (0xFEU)
mbed_official 121:7f86b4238bec 8312 #define USB_BDTPAGE1_BDTBA_SHIFT (1U)
mbed_official 121:7f86b4238bec 8313 #define USB_BDTPAGE1_BDTBA(x) (((uint8_t)(((uint8_t)(x)) << USB_BDTPAGE1_BDTBA_SHIFT)) & USB_BDTPAGE1_BDTBA_MASK)
mbed_official 121:7f86b4238bec 8314
mbed_official 121:7f86b4238bec 8315 /*! @name FRMNUML - Frame Number register Low */
mbed_official 121:7f86b4238bec 8316 #define USB_FRMNUML_FRM_MASK (0xFFU)
mbed_official 121:7f86b4238bec 8317 #define USB_FRMNUML_FRM_SHIFT (0U)
mbed_official 121:7f86b4238bec 8318 #define USB_FRMNUML_FRM(x) (((uint8_t)(((uint8_t)(x)) << USB_FRMNUML_FRM_SHIFT)) & USB_FRMNUML_FRM_MASK)
mbed_official 121:7f86b4238bec 8319
mbed_official 121:7f86b4238bec 8320 /*! @name FRMNUMH - Frame Number register High */
mbed_official 121:7f86b4238bec 8321 #define USB_FRMNUMH_FRM_MASK (0x7U)
mbed_official 121:7f86b4238bec 8322 #define USB_FRMNUMH_FRM_SHIFT (0U)
mbed_official 121:7f86b4238bec 8323 #define USB_FRMNUMH_FRM(x) (((uint8_t)(((uint8_t)(x)) << USB_FRMNUMH_FRM_SHIFT)) & USB_FRMNUMH_FRM_MASK)
mbed_official 121:7f86b4238bec 8324
mbed_official 121:7f86b4238bec 8325 /*! @name TOKEN - Token register */
mbed_official 121:7f86b4238bec 8326 #define USB_TOKEN_TOKENENDPT_MASK (0xFU)
mbed_official 121:7f86b4238bec 8327 #define USB_TOKEN_TOKENENDPT_SHIFT (0U)
mbed_official 121:7f86b4238bec 8328 #define USB_TOKEN_TOKENENDPT(x) (((uint8_t)(((uint8_t)(x)) << USB_TOKEN_TOKENENDPT_SHIFT)) & USB_TOKEN_TOKENENDPT_MASK)
mbed_official 121:7f86b4238bec 8329 #define USB_TOKEN_TOKENPID_MASK (0xF0U)
mbed_official 121:7f86b4238bec 8330 #define USB_TOKEN_TOKENPID_SHIFT (4U)
mbed_official 121:7f86b4238bec 8331 #define USB_TOKEN_TOKENPID(x) (((uint8_t)(((uint8_t)(x)) << USB_TOKEN_TOKENPID_SHIFT)) & USB_TOKEN_TOKENPID_MASK)
mbed_official 121:7f86b4238bec 8332
mbed_official 121:7f86b4238bec 8333 /*! @name SOFTHLD - SOF Threshold register */
mbed_official 121:7f86b4238bec 8334 #define USB_SOFTHLD_CNT_MASK (0xFFU)
mbed_official 121:7f86b4238bec 8335 #define USB_SOFTHLD_CNT_SHIFT (0U)
mbed_official 121:7f86b4238bec 8336 #define USB_SOFTHLD_CNT(x) (((uint8_t)(((uint8_t)(x)) << USB_SOFTHLD_CNT_SHIFT)) & USB_SOFTHLD_CNT_MASK)
mbed_official 121:7f86b4238bec 8337
mbed_official 121:7f86b4238bec 8338 /*! @name BDTPAGE2 - BDT Page Register 2 */
mbed_official 121:7f86b4238bec 8339 #define USB_BDTPAGE2_BDTBA_MASK (0xFFU)
mbed_official 121:7f86b4238bec 8340 #define USB_BDTPAGE2_BDTBA_SHIFT (0U)
mbed_official 121:7f86b4238bec 8341 #define USB_BDTPAGE2_BDTBA(x) (((uint8_t)(((uint8_t)(x)) << USB_BDTPAGE2_BDTBA_SHIFT)) & USB_BDTPAGE2_BDTBA_MASK)
mbed_official 121:7f86b4238bec 8342
mbed_official 121:7f86b4238bec 8343 /*! @name BDTPAGE3 - BDT Page Register 3 */
mbed_official 121:7f86b4238bec 8344 #define USB_BDTPAGE3_BDTBA_MASK (0xFFU)
mbed_official 121:7f86b4238bec 8345 #define USB_BDTPAGE3_BDTBA_SHIFT (0U)
mbed_official 121:7f86b4238bec 8346 #define USB_BDTPAGE3_BDTBA(x) (((uint8_t)(((uint8_t)(x)) << USB_BDTPAGE3_BDTBA_SHIFT)) & USB_BDTPAGE3_BDTBA_MASK)
mbed_official 121:7f86b4238bec 8347
mbed_official 121:7f86b4238bec 8348 /*! @name ENDPT - Endpoint Control register */
mbed_official 121:7f86b4238bec 8349 #define USB_ENDPT_EPHSHK_MASK (0x1U)
mbed_official 121:7f86b4238bec 8350 #define USB_ENDPT_EPHSHK_SHIFT (0U)
mbed_official 121:7f86b4238bec 8351 #define USB_ENDPT_EPHSHK(x) (((uint8_t)(((uint8_t)(x)) << USB_ENDPT_EPHSHK_SHIFT)) & USB_ENDPT_EPHSHK_MASK)
mbed_official 121:7f86b4238bec 8352 #define USB_ENDPT_EPSTALL_MASK (0x2U)
mbed_official 121:7f86b4238bec 8353 #define USB_ENDPT_EPSTALL_SHIFT (1U)
mbed_official 121:7f86b4238bec 8354 #define USB_ENDPT_EPSTALL(x) (((uint8_t)(((uint8_t)(x)) << USB_ENDPT_EPSTALL_SHIFT)) & USB_ENDPT_EPSTALL_MASK)
mbed_official 121:7f86b4238bec 8355 #define USB_ENDPT_EPTXEN_MASK (0x4U)
mbed_official 121:7f86b4238bec 8356 #define USB_ENDPT_EPTXEN_SHIFT (2U)
mbed_official 121:7f86b4238bec 8357 #define USB_ENDPT_EPTXEN(x) (((uint8_t)(((uint8_t)(x)) << USB_ENDPT_EPTXEN_SHIFT)) & USB_ENDPT_EPTXEN_MASK)
mbed_official 121:7f86b4238bec 8358 #define USB_ENDPT_EPRXEN_MASK (0x8U)
mbed_official 121:7f86b4238bec 8359 #define USB_ENDPT_EPRXEN_SHIFT (3U)
mbed_official 121:7f86b4238bec 8360 #define USB_ENDPT_EPRXEN(x) (((uint8_t)(((uint8_t)(x)) << USB_ENDPT_EPRXEN_SHIFT)) & USB_ENDPT_EPRXEN_MASK)
mbed_official 121:7f86b4238bec 8361 #define USB_ENDPT_EPCTLDIS_MASK (0x10U)
mbed_official 121:7f86b4238bec 8362 #define USB_ENDPT_EPCTLDIS_SHIFT (4U)
mbed_official 121:7f86b4238bec 8363 #define USB_ENDPT_EPCTLDIS(x) (((uint8_t)(((uint8_t)(x)) << USB_ENDPT_EPCTLDIS_SHIFT)) & USB_ENDPT_EPCTLDIS_MASK)
mbed_official 121:7f86b4238bec 8364 #define USB_ENDPT_RETRYDIS_MASK (0x40U)
mbed_official 121:7f86b4238bec 8365 #define USB_ENDPT_RETRYDIS_SHIFT (6U)
mbed_official 121:7f86b4238bec 8366 #define USB_ENDPT_RETRYDIS(x) (((uint8_t)(((uint8_t)(x)) << USB_ENDPT_RETRYDIS_SHIFT)) & USB_ENDPT_RETRYDIS_MASK)
mbed_official 121:7f86b4238bec 8367 #define USB_ENDPT_HOSTWOHUB_MASK (0x80U)
mbed_official 121:7f86b4238bec 8368 #define USB_ENDPT_HOSTWOHUB_SHIFT (7U)
mbed_official 121:7f86b4238bec 8369 #define USB_ENDPT_HOSTWOHUB(x) (((uint8_t)(((uint8_t)(x)) << USB_ENDPT_HOSTWOHUB_SHIFT)) & USB_ENDPT_HOSTWOHUB_MASK)
mbed_official 121:7f86b4238bec 8370
mbed_official 121:7f86b4238bec 8371 /* The count of USB_ENDPT */
mbed_official 121:7f86b4238bec 8372 #define USB_ENDPT_COUNT (16U)
mbed_official 121:7f86b4238bec 8373
mbed_official 121:7f86b4238bec 8374 /*! @name USBCTRL - USB Control register */
mbed_official 121:7f86b4238bec 8375 #define USB_USBCTRL_PDE_MASK (0x40U)
mbed_official 121:7f86b4238bec 8376 #define USB_USBCTRL_PDE_SHIFT (6U)
mbed_official 121:7f86b4238bec 8377 #define USB_USBCTRL_PDE(x) (((uint8_t)(((uint8_t)(x)) << USB_USBCTRL_PDE_SHIFT)) & USB_USBCTRL_PDE_MASK)
mbed_official 121:7f86b4238bec 8378 #define USB_USBCTRL_SUSP_MASK (0x80U)
mbed_official 121:7f86b4238bec 8379 #define USB_USBCTRL_SUSP_SHIFT (7U)
mbed_official 121:7f86b4238bec 8380 #define USB_USBCTRL_SUSP(x) (((uint8_t)(((uint8_t)(x)) << USB_USBCTRL_SUSP_SHIFT)) & USB_USBCTRL_SUSP_MASK)
mbed_official 121:7f86b4238bec 8381
mbed_official 121:7f86b4238bec 8382 /*! @name OBSERVE - USB OTG Observe register */
mbed_official 121:7f86b4238bec 8383 #define USB_OBSERVE_DMPD_MASK (0x10U)
mbed_official 121:7f86b4238bec 8384 #define USB_OBSERVE_DMPD_SHIFT (4U)
mbed_official 121:7f86b4238bec 8385 #define USB_OBSERVE_DMPD(x) (((uint8_t)(((uint8_t)(x)) << USB_OBSERVE_DMPD_SHIFT)) & USB_OBSERVE_DMPD_MASK)
mbed_official 121:7f86b4238bec 8386 #define USB_OBSERVE_DPPD_MASK (0x40U)
mbed_official 121:7f86b4238bec 8387 #define USB_OBSERVE_DPPD_SHIFT (6U)
mbed_official 121:7f86b4238bec 8388 #define USB_OBSERVE_DPPD(x) (((uint8_t)(((uint8_t)(x)) << USB_OBSERVE_DPPD_SHIFT)) & USB_OBSERVE_DPPD_MASK)
mbed_official 121:7f86b4238bec 8389 #define USB_OBSERVE_DPPU_MASK (0x80U)
mbed_official 121:7f86b4238bec 8390 #define USB_OBSERVE_DPPU_SHIFT (7U)
mbed_official 121:7f86b4238bec 8391 #define USB_OBSERVE_DPPU(x) (((uint8_t)(((uint8_t)(x)) << USB_OBSERVE_DPPU_SHIFT)) & USB_OBSERVE_DPPU_MASK)
mbed_official 121:7f86b4238bec 8392
mbed_official 121:7f86b4238bec 8393 /*! @name CONTROL - USB OTG Control register */
mbed_official 121:7f86b4238bec 8394 #define USB_CONTROL_DPPULLUPNONOTG_MASK (0x10U)
mbed_official 121:7f86b4238bec 8395 #define USB_CONTROL_DPPULLUPNONOTG_SHIFT (4U)
mbed_official 121:7f86b4238bec 8396 #define USB_CONTROL_DPPULLUPNONOTG(x) (((uint8_t)(((uint8_t)(x)) << USB_CONTROL_DPPULLUPNONOTG_SHIFT)) & USB_CONTROL_DPPULLUPNONOTG_MASK)
mbed_official 121:7f86b4238bec 8397
mbed_official 121:7f86b4238bec 8398 /*! @name USBTRC0 - USB Transceiver Control register 0 */
mbed_official 121:7f86b4238bec 8399 #define USB_USBTRC0_USB_RESUME_INT_MASK (0x1U)
mbed_official 121:7f86b4238bec 8400 #define USB_USBTRC0_USB_RESUME_INT_SHIFT (0U)
mbed_official 121:7f86b4238bec 8401 #define USB_USBTRC0_USB_RESUME_INT(x) (((uint8_t)(((uint8_t)(x)) << USB_USBTRC0_USB_RESUME_INT_SHIFT)) & USB_USBTRC0_USB_RESUME_INT_MASK)
mbed_official 121:7f86b4238bec 8402 #define USB_USBTRC0_SYNC_DET_MASK (0x2U)
mbed_official 121:7f86b4238bec 8403 #define USB_USBTRC0_SYNC_DET_SHIFT (1U)
mbed_official 121:7f86b4238bec 8404 #define USB_USBTRC0_SYNC_DET(x) (((uint8_t)(((uint8_t)(x)) << USB_USBTRC0_SYNC_DET_SHIFT)) & USB_USBTRC0_SYNC_DET_MASK)
mbed_official 121:7f86b4238bec 8405 #define USB_USBTRC0_USB_CLK_RECOVERY_INT_MASK (0x4U)
mbed_official 121:7f86b4238bec 8406 #define USB_USBTRC0_USB_CLK_RECOVERY_INT_SHIFT (2U)
mbed_official 121:7f86b4238bec 8407 #define USB_USBTRC0_USB_CLK_RECOVERY_INT(x) (((uint8_t)(((uint8_t)(x)) << USB_USBTRC0_USB_CLK_RECOVERY_INT_SHIFT)) & USB_USBTRC0_USB_CLK_RECOVERY_INT_MASK)
mbed_official 121:7f86b4238bec 8408 #define USB_USBTRC0_USBRESMEN_MASK (0x20U)
mbed_official 121:7f86b4238bec 8409 #define USB_USBTRC0_USBRESMEN_SHIFT (5U)
mbed_official 121:7f86b4238bec 8410 #define USB_USBTRC0_USBRESMEN(x) (((uint8_t)(((uint8_t)(x)) << USB_USBTRC0_USBRESMEN_SHIFT)) & USB_USBTRC0_USBRESMEN_MASK)
mbed_official 121:7f86b4238bec 8411 #define USB_USBTRC0_USBRESET_MASK (0x80U)
mbed_official 121:7f86b4238bec 8412 #define USB_USBTRC0_USBRESET_SHIFT (7U)
mbed_official 121:7f86b4238bec 8413 #define USB_USBTRC0_USBRESET(x) (((uint8_t)(((uint8_t)(x)) << USB_USBTRC0_USBRESET_SHIFT)) & USB_USBTRC0_USBRESET_MASK)
mbed_official 121:7f86b4238bec 8414
mbed_official 121:7f86b4238bec 8415 /*! @name USBFRMADJUST - Frame Adjust Register */
mbed_official 121:7f86b4238bec 8416 #define USB_USBFRMADJUST_ADJ_MASK (0xFFU)
mbed_official 121:7f86b4238bec 8417 #define USB_USBFRMADJUST_ADJ_SHIFT (0U)
mbed_official 121:7f86b4238bec 8418 #define USB_USBFRMADJUST_ADJ(x) (((uint8_t)(((uint8_t)(x)) << USB_USBFRMADJUST_ADJ_SHIFT)) & USB_USBFRMADJUST_ADJ_MASK)
mbed_official 121:7f86b4238bec 8419
mbed_official 121:7f86b4238bec 8420 /*! @name CLK_RECOVER_CTRL - USB Clock recovery control */
mbed_official 121:7f86b4238bec 8421 #define USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_MASK (0x20U)
mbed_official 121:7f86b4238bec 8422 #define USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_SHIFT (5U)
mbed_official 121:7f86b4238bec 8423 #define USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN(x) (((uint8_t)(((uint8_t)(x)) << USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_SHIFT)) & USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_MASK)
mbed_official 121:7f86b4238bec 8424 #define USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_MASK (0x40U)
mbed_official 121:7f86b4238bec 8425 #define USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_SHIFT (6U)
mbed_official 121:7f86b4238bec 8426 #define USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN(x) (((uint8_t)(((uint8_t)(x)) << USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_SHIFT)) & USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_MASK)
mbed_official 121:7f86b4238bec 8427 #define USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_MASK (0x80U)
mbed_official 121:7f86b4238bec 8428 #define USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_SHIFT (7U)
mbed_official 121:7f86b4238bec 8429 #define USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN(x) (((uint8_t)(((uint8_t)(x)) << USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_SHIFT)) & USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_MASK)
mbed_official 121:7f86b4238bec 8430
mbed_official 121:7f86b4238bec 8431 /*! @name CLK_RECOVER_IRC_EN - IRC48M oscillator enable register */
mbed_official 121:7f86b4238bec 8432 #define USB_CLK_RECOVER_IRC_EN_REG_EN_MASK (0x1U)
mbed_official 121:7f86b4238bec 8433 #define USB_CLK_RECOVER_IRC_EN_REG_EN_SHIFT (0U)
mbed_official 121:7f86b4238bec 8434 #define USB_CLK_RECOVER_IRC_EN_REG_EN(x) (((uint8_t)(((uint8_t)(x)) << USB_CLK_RECOVER_IRC_EN_REG_EN_SHIFT)) & USB_CLK_RECOVER_IRC_EN_REG_EN_MASK)
mbed_official 121:7f86b4238bec 8435 #define USB_CLK_RECOVER_IRC_EN_IRC_EN_MASK (0x2U)
mbed_official 121:7f86b4238bec 8436 #define USB_CLK_RECOVER_IRC_EN_IRC_EN_SHIFT (1U)
mbed_official 121:7f86b4238bec 8437 #define USB_CLK_RECOVER_IRC_EN_IRC_EN(x) (((uint8_t)(((uint8_t)(x)) << USB_CLK_RECOVER_IRC_EN_IRC_EN_SHIFT)) & USB_CLK_RECOVER_IRC_EN_IRC_EN_MASK)
mbed_official 121:7f86b4238bec 8438
mbed_official 121:7f86b4238bec 8439 /*! @name CLK_RECOVER_INT_STATUS - Clock recovery separated interrupt status */
mbed_official 121:7f86b4238bec 8440 #define USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_MASK (0x10U)
mbed_official 121:7f86b4238bec 8441 #define USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_SHIFT (4U)
mbed_official 121:7f86b4238bec 8442 #define USB_CLK_RECOVER_INT_STATUS_OVF_ERROR(x) (((uint8_t)(((uint8_t)(x)) << USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_SHIFT)) & USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_MASK)
mbed_official 121:7f86b4238bec 8443
bogdanm 0:9b334a45a8ff 8444
bogdanm 0:9b334a45a8ff 8445 /*!
bogdanm 0:9b334a45a8ff 8446 * @}
bogdanm 0:9b334a45a8ff 8447 */ /* end of group USB_Register_Masks */
bogdanm 0:9b334a45a8ff 8448
bogdanm 0:9b334a45a8ff 8449
bogdanm 0:9b334a45a8ff 8450 /* USB - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 8451 /** Peripheral USB0 base address */
bogdanm 0:9b334a45a8ff 8452 #define USB0_BASE (0x40072000u)
bogdanm 0:9b334a45a8ff 8453 /** Peripheral USB0 base pointer */
bogdanm 0:9b334a45a8ff 8454 #define USB0 ((USB_Type *)USB0_BASE)
bogdanm 0:9b334a45a8ff 8455 /** Array initializer of USB peripheral base addresses */
bogdanm 0:9b334a45a8ff 8456 #define USB_BASE_ADDRS { USB0_BASE }
bogdanm 0:9b334a45a8ff 8457 /** Array initializer of USB peripheral base pointers */
bogdanm 0:9b334a45a8ff 8458 #define USB_BASE_PTRS { USB0 }
bogdanm 0:9b334a45a8ff 8459 /** Interrupt vectors for the USB peripheral type */
bogdanm 0:9b334a45a8ff 8460 #define USB_IRQS { USB0_IRQn }
bogdanm 0:9b334a45a8ff 8461
bogdanm 0:9b334a45a8ff 8462 /*!
bogdanm 0:9b334a45a8ff 8463 * @}
bogdanm 0:9b334a45a8ff 8464 */ /* end of group USB_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 8465
bogdanm 0:9b334a45a8ff 8466
bogdanm 0:9b334a45a8ff 8467 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 8468 -- VREF Peripheral Access Layer
bogdanm 0:9b334a45a8ff 8469 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 8470
bogdanm 0:9b334a45a8ff 8471 /*!
bogdanm 0:9b334a45a8ff 8472 * @addtogroup VREF_Peripheral_Access_Layer VREF Peripheral Access Layer
bogdanm 0:9b334a45a8ff 8473 * @{
bogdanm 0:9b334a45a8ff 8474 */
bogdanm 0:9b334a45a8ff 8475
bogdanm 0:9b334a45a8ff 8476 /** VREF - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 8477 typedef struct {
bogdanm 0:9b334a45a8ff 8478 __IO uint8_t TRM; /**< VREF Trim Register, offset: 0x0 */
bogdanm 0:9b334a45a8ff 8479 __IO uint8_t SC; /**< VREF Status and Control Register, offset: 0x1 */
mbed_official 121:7f86b4238bec 8480 } VREF_Type;
bogdanm 0:9b334a45a8ff 8481
bogdanm 0:9b334a45a8ff 8482 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 8483 -- VREF Register Masks
bogdanm 0:9b334a45a8ff 8484 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 8485
bogdanm 0:9b334a45a8ff 8486 /*!
bogdanm 0:9b334a45a8ff 8487 * @addtogroup VREF_Register_Masks VREF Register Masks
bogdanm 0:9b334a45a8ff 8488 * @{
bogdanm 0:9b334a45a8ff 8489 */
bogdanm 0:9b334a45a8ff 8490
mbed_official 121:7f86b4238bec 8491 /*! @name TRM - VREF Trim Register */
mbed_official 121:7f86b4238bec 8492 #define VREF_TRM_TRIM_MASK (0x3FU)
mbed_official 121:7f86b4238bec 8493 #define VREF_TRM_TRIM_SHIFT (0U)
mbed_official 121:7f86b4238bec 8494 #define VREF_TRM_TRIM(x) (((uint8_t)(((uint8_t)(x)) << VREF_TRM_TRIM_SHIFT)) & VREF_TRM_TRIM_MASK)
mbed_official 121:7f86b4238bec 8495 #define VREF_TRM_CHOPEN_MASK (0x40U)
mbed_official 121:7f86b4238bec 8496 #define VREF_TRM_CHOPEN_SHIFT (6U)
mbed_official 121:7f86b4238bec 8497 #define VREF_TRM_CHOPEN(x) (((uint8_t)(((uint8_t)(x)) << VREF_TRM_CHOPEN_SHIFT)) & VREF_TRM_CHOPEN_MASK)
mbed_official 121:7f86b4238bec 8498
mbed_official 121:7f86b4238bec 8499 /*! @name SC - VREF Status and Control Register */
mbed_official 121:7f86b4238bec 8500 #define VREF_SC_MODE_LV_MASK (0x3U)
mbed_official 121:7f86b4238bec 8501 #define VREF_SC_MODE_LV_SHIFT (0U)
mbed_official 121:7f86b4238bec 8502 #define VREF_SC_MODE_LV(x) (((uint8_t)(((uint8_t)(x)) << VREF_SC_MODE_LV_SHIFT)) & VREF_SC_MODE_LV_MASK)
mbed_official 121:7f86b4238bec 8503 #define VREF_SC_VREFST_MASK (0x4U)
mbed_official 121:7f86b4238bec 8504 #define VREF_SC_VREFST_SHIFT (2U)
mbed_official 121:7f86b4238bec 8505 #define VREF_SC_VREFST(x) (((uint8_t)(((uint8_t)(x)) << VREF_SC_VREFST_SHIFT)) & VREF_SC_VREFST_MASK)
mbed_official 121:7f86b4238bec 8506 #define VREF_SC_ICOMPEN_MASK (0x20U)
mbed_official 121:7f86b4238bec 8507 #define VREF_SC_ICOMPEN_SHIFT (5U)
mbed_official 121:7f86b4238bec 8508 #define VREF_SC_ICOMPEN(x) (((uint8_t)(((uint8_t)(x)) << VREF_SC_ICOMPEN_SHIFT)) & VREF_SC_ICOMPEN_MASK)
mbed_official 121:7f86b4238bec 8509 #define VREF_SC_REGEN_MASK (0x40U)
mbed_official 121:7f86b4238bec 8510 #define VREF_SC_REGEN_SHIFT (6U)
mbed_official 121:7f86b4238bec 8511 #define VREF_SC_REGEN(x) (((uint8_t)(((uint8_t)(x)) << VREF_SC_REGEN_SHIFT)) & VREF_SC_REGEN_MASK)
mbed_official 121:7f86b4238bec 8512 #define VREF_SC_VREFEN_MASK (0x80U)
mbed_official 121:7f86b4238bec 8513 #define VREF_SC_VREFEN_SHIFT (7U)
mbed_official 121:7f86b4238bec 8514 #define VREF_SC_VREFEN(x) (((uint8_t)(((uint8_t)(x)) << VREF_SC_VREFEN_SHIFT)) & VREF_SC_VREFEN_MASK)
mbed_official 121:7f86b4238bec 8515
bogdanm 0:9b334a45a8ff 8516
bogdanm 0:9b334a45a8ff 8517 /*!
bogdanm 0:9b334a45a8ff 8518 * @}
bogdanm 0:9b334a45a8ff 8519 */ /* end of group VREF_Register_Masks */
bogdanm 0:9b334a45a8ff 8520
bogdanm 0:9b334a45a8ff 8521
bogdanm 0:9b334a45a8ff 8522 /* VREF - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 8523 /** Peripheral VREF base address */
bogdanm 0:9b334a45a8ff 8524 #define VREF_BASE (0x40074000u)
bogdanm 0:9b334a45a8ff 8525 /** Peripheral VREF base pointer */
bogdanm 0:9b334a45a8ff 8526 #define VREF ((VREF_Type *)VREF_BASE)
bogdanm 0:9b334a45a8ff 8527 /** Array initializer of VREF peripheral base addresses */
bogdanm 0:9b334a45a8ff 8528 #define VREF_BASE_ADDRS { VREF_BASE }
bogdanm 0:9b334a45a8ff 8529 /** Array initializer of VREF peripheral base pointers */
bogdanm 0:9b334a45a8ff 8530 #define VREF_BASE_PTRS { VREF }
bogdanm 0:9b334a45a8ff 8531
bogdanm 0:9b334a45a8ff 8532 /*!
bogdanm 0:9b334a45a8ff 8533 * @}
bogdanm 0:9b334a45a8ff 8534 */ /* end of group VREF_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 8535
bogdanm 0:9b334a45a8ff 8536
bogdanm 0:9b334a45a8ff 8537 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 8538 -- WDOG Peripheral Access Layer
bogdanm 0:9b334a45a8ff 8539 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 8540
bogdanm 0:9b334a45a8ff 8541 /*!
bogdanm 0:9b334a45a8ff 8542 * @addtogroup WDOG_Peripheral_Access_Layer WDOG Peripheral Access Layer
bogdanm 0:9b334a45a8ff 8543 * @{
bogdanm 0:9b334a45a8ff 8544 */
bogdanm 0:9b334a45a8ff 8545
bogdanm 0:9b334a45a8ff 8546 /** WDOG - Register Layout Typedef */
bogdanm 0:9b334a45a8ff 8547 typedef struct {
bogdanm 0:9b334a45a8ff 8548 __IO uint16_t STCTRLH; /**< Watchdog Status and Control Register High, offset: 0x0 */
bogdanm 0:9b334a45a8ff 8549 __IO uint16_t STCTRLL; /**< Watchdog Status and Control Register Low, offset: 0x2 */
bogdanm 0:9b334a45a8ff 8550 __IO uint16_t TOVALH; /**< Watchdog Time-out Value Register High, offset: 0x4 */
bogdanm 0:9b334a45a8ff 8551 __IO uint16_t TOVALL; /**< Watchdog Time-out Value Register Low, offset: 0x6 */
bogdanm 0:9b334a45a8ff 8552 __IO uint16_t WINH; /**< Watchdog Window Register High, offset: 0x8 */
bogdanm 0:9b334a45a8ff 8553 __IO uint16_t WINL; /**< Watchdog Window Register Low, offset: 0xA */
bogdanm 0:9b334a45a8ff 8554 __IO uint16_t REFRESH; /**< Watchdog Refresh register, offset: 0xC */
bogdanm 0:9b334a45a8ff 8555 __IO uint16_t UNLOCK; /**< Watchdog Unlock register, offset: 0xE */
bogdanm 0:9b334a45a8ff 8556 __IO uint16_t TMROUTH; /**< Watchdog Timer Output Register High, offset: 0x10 */
bogdanm 0:9b334a45a8ff 8557 __IO uint16_t TMROUTL; /**< Watchdog Timer Output Register Low, offset: 0x12 */
bogdanm 0:9b334a45a8ff 8558 __IO uint16_t RSTCNT; /**< Watchdog Reset Count register, offset: 0x14 */
bogdanm 0:9b334a45a8ff 8559 __IO uint16_t PRESC; /**< Watchdog Prescaler register, offset: 0x16 */
mbed_official 121:7f86b4238bec 8560 } WDOG_Type;
bogdanm 0:9b334a45a8ff 8561
bogdanm 0:9b334a45a8ff 8562 /* ----------------------------------------------------------------------------
bogdanm 0:9b334a45a8ff 8563 -- WDOG Register Masks
bogdanm 0:9b334a45a8ff 8564 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 8565
bogdanm 0:9b334a45a8ff 8566 /*!
bogdanm 0:9b334a45a8ff 8567 * @addtogroup WDOG_Register_Masks WDOG Register Masks
bogdanm 0:9b334a45a8ff 8568 * @{
bogdanm 0:9b334a45a8ff 8569 */
bogdanm 0:9b334a45a8ff 8570
mbed_official 121:7f86b4238bec 8571 /*! @name STCTRLH - Watchdog Status and Control Register High */
mbed_official 121:7f86b4238bec 8572 #define WDOG_STCTRLH_WDOGEN_MASK (0x1U)
mbed_official 121:7f86b4238bec 8573 #define WDOG_STCTRLH_WDOGEN_SHIFT (0U)
mbed_official 121:7f86b4238bec 8574 #define WDOG_STCTRLH_WDOGEN(x) (((uint16_t)(((uint16_t)(x)) << WDOG_STCTRLH_WDOGEN_SHIFT)) & WDOG_STCTRLH_WDOGEN_MASK)
mbed_official 121:7f86b4238bec 8575 #define WDOG_STCTRLH_CLKSRC_MASK (0x2U)
mbed_official 121:7f86b4238bec 8576 #define WDOG_STCTRLH_CLKSRC_SHIFT (1U)
mbed_official 121:7f86b4238bec 8577 #define WDOG_STCTRLH_CLKSRC(x) (((uint16_t)(((uint16_t)(x)) << WDOG_STCTRLH_CLKSRC_SHIFT)) & WDOG_STCTRLH_CLKSRC_MASK)
mbed_official 121:7f86b4238bec 8578 #define WDOG_STCTRLH_IRQRSTEN_MASK (0x4U)
mbed_official 121:7f86b4238bec 8579 #define WDOG_STCTRLH_IRQRSTEN_SHIFT (2U)
mbed_official 121:7f86b4238bec 8580 #define WDOG_STCTRLH_IRQRSTEN(x) (((uint16_t)(((uint16_t)(x)) << WDOG_STCTRLH_IRQRSTEN_SHIFT)) & WDOG_STCTRLH_IRQRSTEN_MASK)
mbed_official 121:7f86b4238bec 8581 #define WDOG_STCTRLH_WINEN_MASK (0x8U)
mbed_official 121:7f86b4238bec 8582 #define WDOG_STCTRLH_WINEN_SHIFT (3U)
mbed_official 121:7f86b4238bec 8583 #define WDOG_STCTRLH_WINEN(x) (((uint16_t)(((uint16_t)(x)) << WDOG_STCTRLH_WINEN_SHIFT)) & WDOG_STCTRLH_WINEN_MASK)
mbed_official 121:7f86b4238bec 8584 #define WDOG_STCTRLH_ALLOWUPDATE_MASK (0x10U)
mbed_official 121:7f86b4238bec 8585 #define WDOG_STCTRLH_ALLOWUPDATE_SHIFT (4U)
mbed_official 121:7f86b4238bec 8586 #define WDOG_STCTRLH_ALLOWUPDATE(x) (((uint16_t)(((uint16_t)(x)) << WDOG_STCTRLH_ALLOWUPDATE_SHIFT)) & WDOG_STCTRLH_ALLOWUPDATE_MASK)
mbed_official 121:7f86b4238bec 8587 #define WDOG_STCTRLH_DBGEN_MASK (0x20U)
mbed_official 121:7f86b4238bec 8588 #define WDOG_STCTRLH_DBGEN_SHIFT (5U)
mbed_official 121:7f86b4238bec 8589 #define WDOG_STCTRLH_DBGEN(x) (((uint16_t)(((uint16_t)(x)) << WDOG_STCTRLH_DBGEN_SHIFT)) & WDOG_STCTRLH_DBGEN_MASK)
mbed_official 121:7f86b4238bec 8590 #define WDOG_STCTRLH_STOPEN_MASK (0x40U)
mbed_official 121:7f86b4238bec 8591 #define WDOG_STCTRLH_STOPEN_SHIFT (6U)
mbed_official 121:7f86b4238bec 8592 #define WDOG_STCTRLH_STOPEN(x) (((uint16_t)(((uint16_t)(x)) << WDOG_STCTRLH_STOPEN_SHIFT)) & WDOG_STCTRLH_STOPEN_MASK)
mbed_official 121:7f86b4238bec 8593 #define WDOG_STCTRLH_WAITEN_MASK (0x80U)
mbed_official 121:7f86b4238bec 8594 #define WDOG_STCTRLH_WAITEN_SHIFT (7U)
mbed_official 121:7f86b4238bec 8595 #define WDOG_STCTRLH_WAITEN(x) (((uint16_t)(((uint16_t)(x)) << WDOG_STCTRLH_WAITEN_SHIFT)) & WDOG_STCTRLH_WAITEN_MASK)
mbed_official 121:7f86b4238bec 8596 #define WDOG_STCTRLH_TESTWDOG_MASK (0x400U)
mbed_official 121:7f86b4238bec 8597 #define WDOG_STCTRLH_TESTWDOG_SHIFT (10U)
mbed_official 121:7f86b4238bec 8598 #define WDOG_STCTRLH_TESTWDOG(x) (((uint16_t)(((uint16_t)(x)) << WDOG_STCTRLH_TESTWDOG_SHIFT)) & WDOG_STCTRLH_TESTWDOG_MASK)
mbed_official 121:7f86b4238bec 8599 #define WDOG_STCTRLH_TESTSEL_MASK (0x800U)
mbed_official 121:7f86b4238bec 8600 #define WDOG_STCTRLH_TESTSEL_SHIFT (11U)
mbed_official 121:7f86b4238bec 8601 #define WDOG_STCTRLH_TESTSEL(x) (((uint16_t)(((uint16_t)(x)) << WDOG_STCTRLH_TESTSEL_SHIFT)) & WDOG_STCTRLH_TESTSEL_MASK)
mbed_official 121:7f86b4238bec 8602 #define WDOG_STCTRLH_BYTESEL_MASK (0x3000U)
mbed_official 121:7f86b4238bec 8603 #define WDOG_STCTRLH_BYTESEL_SHIFT (12U)
mbed_official 121:7f86b4238bec 8604 #define WDOG_STCTRLH_BYTESEL(x) (((uint16_t)(((uint16_t)(x)) << WDOG_STCTRLH_BYTESEL_SHIFT)) & WDOG_STCTRLH_BYTESEL_MASK)
mbed_official 121:7f86b4238bec 8605 #define WDOG_STCTRLH_DISTESTWDOG_MASK (0x4000U)
mbed_official 121:7f86b4238bec 8606 #define WDOG_STCTRLH_DISTESTWDOG_SHIFT (14U)
mbed_official 121:7f86b4238bec 8607 #define WDOG_STCTRLH_DISTESTWDOG(x) (((uint16_t)(((uint16_t)(x)) << WDOG_STCTRLH_DISTESTWDOG_SHIFT)) & WDOG_STCTRLH_DISTESTWDOG_MASK)
mbed_official 121:7f86b4238bec 8608
mbed_official 121:7f86b4238bec 8609 /*! @name STCTRLL - Watchdog Status and Control Register Low */
mbed_official 121:7f86b4238bec 8610 #define WDOG_STCTRLL_INTFLG_MASK (0x8000U)
mbed_official 121:7f86b4238bec 8611 #define WDOG_STCTRLL_INTFLG_SHIFT (15U)
mbed_official 121:7f86b4238bec 8612 #define WDOG_STCTRLL_INTFLG(x) (((uint16_t)(((uint16_t)(x)) << WDOG_STCTRLL_INTFLG_SHIFT)) & WDOG_STCTRLL_INTFLG_MASK)
mbed_official 121:7f86b4238bec 8613
mbed_official 121:7f86b4238bec 8614 /*! @name TOVALH - Watchdog Time-out Value Register High */
mbed_official 121:7f86b4238bec 8615 #define WDOG_TOVALH_TOVALHIGH_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 8616 #define WDOG_TOVALH_TOVALHIGH_SHIFT (0U)
mbed_official 121:7f86b4238bec 8617 #define WDOG_TOVALH_TOVALHIGH(x) (((uint16_t)(((uint16_t)(x)) << WDOG_TOVALH_TOVALHIGH_SHIFT)) & WDOG_TOVALH_TOVALHIGH_MASK)
mbed_official 121:7f86b4238bec 8618
mbed_official 121:7f86b4238bec 8619 /*! @name TOVALL - Watchdog Time-out Value Register Low */
mbed_official 121:7f86b4238bec 8620 #define WDOG_TOVALL_TOVALLOW_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 8621 #define WDOG_TOVALL_TOVALLOW_SHIFT (0U)
mbed_official 121:7f86b4238bec 8622 #define WDOG_TOVALL_TOVALLOW(x) (((uint16_t)(((uint16_t)(x)) << WDOG_TOVALL_TOVALLOW_SHIFT)) & WDOG_TOVALL_TOVALLOW_MASK)
mbed_official 121:7f86b4238bec 8623
mbed_official 121:7f86b4238bec 8624 /*! @name WINH - Watchdog Window Register High */
mbed_official 121:7f86b4238bec 8625 #define WDOG_WINH_WINHIGH_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 8626 #define WDOG_WINH_WINHIGH_SHIFT (0U)
mbed_official 121:7f86b4238bec 8627 #define WDOG_WINH_WINHIGH(x) (((uint16_t)(((uint16_t)(x)) << WDOG_WINH_WINHIGH_SHIFT)) & WDOG_WINH_WINHIGH_MASK)
mbed_official 121:7f86b4238bec 8628
mbed_official 121:7f86b4238bec 8629 /*! @name WINL - Watchdog Window Register Low */
mbed_official 121:7f86b4238bec 8630 #define WDOG_WINL_WINLOW_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 8631 #define WDOG_WINL_WINLOW_SHIFT (0U)
mbed_official 121:7f86b4238bec 8632 #define WDOG_WINL_WINLOW(x) (((uint16_t)(((uint16_t)(x)) << WDOG_WINL_WINLOW_SHIFT)) & WDOG_WINL_WINLOW_MASK)
mbed_official 121:7f86b4238bec 8633
mbed_official 121:7f86b4238bec 8634 /*! @name REFRESH - Watchdog Refresh register */
mbed_official 121:7f86b4238bec 8635 #define WDOG_REFRESH_WDOGREFRESH_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 8636 #define WDOG_REFRESH_WDOGREFRESH_SHIFT (0U)
mbed_official 121:7f86b4238bec 8637 #define WDOG_REFRESH_WDOGREFRESH(x) (((uint16_t)(((uint16_t)(x)) << WDOG_REFRESH_WDOGREFRESH_SHIFT)) & WDOG_REFRESH_WDOGREFRESH_MASK)
mbed_official 121:7f86b4238bec 8638
mbed_official 121:7f86b4238bec 8639 /*! @name UNLOCK - Watchdog Unlock register */
mbed_official 121:7f86b4238bec 8640 #define WDOG_UNLOCK_WDOGUNLOCK_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 8641 #define WDOG_UNLOCK_WDOGUNLOCK_SHIFT (0U)
mbed_official 121:7f86b4238bec 8642 #define WDOG_UNLOCK_WDOGUNLOCK(x) (((uint16_t)(((uint16_t)(x)) << WDOG_UNLOCK_WDOGUNLOCK_SHIFT)) & WDOG_UNLOCK_WDOGUNLOCK_MASK)
mbed_official 121:7f86b4238bec 8643
mbed_official 121:7f86b4238bec 8644 /*! @name TMROUTH - Watchdog Timer Output Register High */
mbed_official 121:7f86b4238bec 8645 #define WDOG_TMROUTH_TIMEROUTHIGH_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 8646 #define WDOG_TMROUTH_TIMEROUTHIGH_SHIFT (0U)
mbed_official 121:7f86b4238bec 8647 #define WDOG_TMROUTH_TIMEROUTHIGH(x) (((uint16_t)(((uint16_t)(x)) << WDOG_TMROUTH_TIMEROUTHIGH_SHIFT)) & WDOG_TMROUTH_TIMEROUTHIGH_MASK)
mbed_official 121:7f86b4238bec 8648
mbed_official 121:7f86b4238bec 8649 /*! @name TMROUTL - Watchdog Timer Output Register Low */
mbed_official 121:7f86b4238bec 8650 #define WDOG_TMROUTL_TIMEROUTLOW_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 8651 #define WDOG_TMROUTL_TIMEROUTLOW_SHIFT (0U)
mbed_official 121:7f86b4238bec 8652 #define WDOG_TMROUTL_TIMEROUTLOW(x) (((uint16_t)(((uint16_t)(x)) << WDOG_TMROUTL_TIMEROUTLOW_SHIFT)) & WDOG_TMROUTL_TIMEROUTLOW_MASK)
mbed_official 121:7f86b4238bec 8653
mbed_official 121:7f86b4238bec 8654 /*! @name RSTCNT - Watchdog Reset Count register */
mbed_official 121:7f86b4238bec 8655 #define WDOG_RSTCNT_RSTCNT_MASK (0xFFFFU)
mbed_official 121:7f86b4238bec 8656 #define WDOG_RSTCNT_RSTCNT_SHIFT (0U)
mbed_official 121:7f86b4238bec 8657 #define WDOG_RSTCNT_RSTCNT(x) (((uint16_t)(((uint16_t)(x)) << WDOG_RSTCNT_RSTCNT_SHIFT)) & WDOG_RSTCNT_RSTCNT_MASK)
mbed_official 121:7f86b4238bec 8658
mbed_official 121:7f86b4238bec 8659 /*! @name PRESC - Watchdog Prescaler register */
mbed_official 121:7f86b4238bec 8660 #define WDOG_PRESC_PRESCVAL_MASK (0x700U)
mbed_official 121:7f86b4238bec 8661 #define WDOG_PRESC_PRESCVAL_SHIFT (8U)
mbed_official 121:7f86b4238bec 8662 #define WDOG_PRESC_PRESCVAL(x) (((uint16_t)(((uint16_t)(x)) << WDOG_PRESC_PRESCVAL_SHIFT)) & WDOG_PRESC_PRESCVAL_MASK)
mbed_official 121:7f86b4238bec 8663
bogdanm 0:9b334a45a8ff 8664
bogdanm 0:9b334a45a8ff 8665 /*!
bogdanm 0:9b334a45a8ff 8666 * @}
bogdanm 0:9b334a45a8ff 8667 */ /* end of group WDOG_Register_Masks */
bogdanm 0:9b334a45a8ff 8668
bogdanm 0:9b334a45a8ff 8669
bogdanm 0:9b334a45a8ff 8670 /* WDOG - Peripheral instance base addresses */
bogdanm 0:9b334a45a8ff 8671 /** Peripheral WDOG base address */
bogdanm 0:9b334a45a8ff 8672 #define WDOG_BASE (0x40052000u)
bogdanm 0:9b334a45a8ff 8673 /** Peripheral WDOG base pointer */
bogdanm 0:9b334a45a8ff 8674 #define WDOG ((WDOG_Type *)WDOG_BASE)
bogdanm 0:9b334a45a8ff 8675 /** Array initializer of WDOG peripheral base addresses */
bogdanm 0:9b334a45a8ff 8676 #define WDOG_BASE_ADDRS { WDOG_BASE }
bogdanm 0:9b334a45a8ff 8677 /** Array initializer of WDOG peripheral base pointers */
bogdanm 0:9b334a45a8ff 8678 #define WDOG_BASE_PTRS { WDOG }
bogdanm 0:9b334a45a8ff 8679 /** Interrupt vectors for the WDOG peripheral type */
mbed_official 121:7f86b4238bec 8680 #define WDOG_IRQS { WDOG_EWM_IRQn }
bogdanm 0:9b334a45a8ff 8681
bogdanm 0:9b334a45a8ff 8682 /*!
bogdanm 0:9b334a45a8ff 8683 * @}
bogdanm 0:9b334a45a8ff 8684 */ /* end of group WDOG_Peripheral_Access_Layer */
bogdanm 0:9b334a45a8ff 8685
bogdanm 0:9b334a45a8ff 8686
bogdanm 0:9b334a45a8ff 8687 /*
bogdanm 0:9b334a45a8ff 8688 ** End of section using anonymous unions
bogdanm 0:9b334a45a8ff 8689 */
bogdanm 0:9b334a45a8ff 8690
bogdanm 0:9b334a45a8ff 8691 #if defined(__ARMCC_VERSION)
bogdanm 0:9b334a45a8ff 8692 #pragma pop
bogdanm 0:9b334a45a8ff 8693 #elif defined(__CWCC__)
bogdanm 0:9b334a45a8ff 8694 #pragma pop
bogdanm 0:9b334a45a8ff 8695 #elif defined(__GNUC__)
bogdanm 0:9b334a45a8ff 8696 /* leave anonymous unions enabled */
bogdanm 0:9b334a45a8ff 8697 #elif defined(__IAR_SYSTEMS_ICC__)
bogdanm 0:9b334a45a8ff 8698 #pragma language=default
bogdanm 0:9b334a45a8ff 8699 #else
bogdanm 0:9b334a45a8ff 8700 #error Not supported compiler type
bogdanm 0:9b334a45a8ff 8701 #endif
bogdanm 0:9b334a45a8ff 8702
bogdanm 0:9b334a45a8ff 8703 /*!
bogdanm 0:9b334a45a8ff 8704 * @}
bogdanm 0:9b334a45a8ff 8705 */ /* end of group Peripheral_access_layer */
bogdanm 0:9b334a45a8ff 8706
bogdanm 0:9b334a45a8ff 8707
bogdanm 0:9b334a45a8ff 8708 /* ----------------------------------------------------------------------------
mbed_official 121:7f86b4238bec 8709 -- SDK Compatibility
bogdanm 0:9b334a45a8ff 8710 ---------------------------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 8711
bogdanm 0:9b334a45a8ff 8712 /*!
mbed_official 121:7f86b4238bec 8713 * @addtogroup SDK_Compatibility_Symbols SDK Compatibility
bogdanm 0:9b334a45a8ff 8714 * @{
bogdanm 0:9b334a45a8ff 8715 */
bogdanm 0:9b334a45a8ff 8716
bogdanm 0:9b334a45a8ff 8717 #define MCG_C2_EREFS0_MASK MCG_C2_EREFS_MASK
bogdanm 0:9b334a45a8ff 8718 #define MCG_C2_EREFS0_SHIFT MCG_C2_EREFS_SHIFT
bogdanm 0:9b334a45a8ff 8719 #define MCG_C2_HGO0_MASK MCG_C2_HGO_MASK
bogdanm 0:9b334a45a8ff 8720 #define MCG_C2_HGO0_SHIFT MCG_C2_HGO_SHIFT
bogdanm 0:9b334a45a8ff 8721 #define MCG_C2_RANGE0_MASK MCG_C2_RANGE_MASK
bogdanm 0:9b334a45a8ff 8722 #define MCG_C2_RANGE0_SHIFT MCG_C2_RANGE_SHIFT
bogdanm 0:9b334a45a8ff 8723 #define MCG_C2_RANGE0(x) MCG_C2_RANGE(x)
bogdanm 0:9b334a45a8ff 8724 #define MCM_ISR_REG(base) MCM_ISCR_REG(base)
bogdanm 0:9b334a45a8ff 8725 #define MCM_ISR_FIOC_MASK MCM_ISCR_FIOC_MASK
bogdanm 0:9b334a45a8ff 8726 #define MCM_ISR_FIOC_SHIFT MCM_ISCR_FIOC_SHIFT
bogdanm 0:9b334a45a8ff 8727 #define MCM_ISR_FDZC_MASK MCM_ISCR_FDZC_MASK
bogdanm 0:9b334a45a8ff 8728 #define MCM_ISR_FDZC_SHIFT MCM_ISCR_FDZC_SHIFT
bogdanm 0:9b334a45a8ff 8729 #define MCM_ISR_FOFC_MASK MCM_ISCR_FOFC_MASK
bogdanm 0:9b334a45a8ff 8730 #define MCM_ISR_FOFC_SHIFT MCM_ISCR_FOFC_SHIFT
bogdanm 0:9b334a45a8ff 8731 #define MCM_ISR_FUFC_MASK MCM_ISCR_FUFC_MASK
bogdanm 0:9b334a45a8ff 8732 #define MCM_ISR_FUFC_SHIFT MCM_ISCR_FUFC_SHIFT
bogdanm 0:9b334a45a8ff 8733 #define MCM_ISR_FIXC_MASK MCM_ISCR_FIXC_MASK
bogdanm 0:9b334a45a8ff 8734 #define MCM_ISR_FIXC_SHIFT MCM_ISCR_FIXC_SHIFT
bogdanm 0:9b334a45a8ff 8735 #define MCM_ISR_FIDC_MASK MCM_ISCR_FIDC_MASK
bogdanm 0:9b334a45a8ff 8736 #define MCM_ISR_FIDC_SHIFT MCM_ISCR_FIDC_SHIFT
bogdanm 0:9b334a45a8ff 8737 #define MCM_ISR_FIOCE_MASK MCM_ISCR_FIOCE_MASK
bogdanm 0:9b334a45a8ff 8738 #define MCM_ISR_FIOCE_SHIFT MCM_ISCR_FIOCE_SHIFT
bogdanm 0:9b334a45a8ff 8739 #define MCM_ISR_FDZCE_MASK MCM_ISCR_FDZCE_MASK
bogdanm 0:9b334a45a8ff 8740 #define MCM_ISR_FDZCE_SHIFT MCM_ISCR_FDZCE_SHIFT
bogdanm 0:9b334a45a8ff 8741 #define MCM_ISR_FOFCE_MASK MCM_ISCR_FOFCE_MASK
bogdanm 0:9b334a45a8ff 8742 #define MCM_ISR_FOFCE_SHIFT MCM_ISCR_FOFCE_SHIFT
bogdanm 0:9b334a45a8ff 8743 #define MCM_ISR_FUFCE_MASK MCM_ISCR_FUFCE_MASK
bogdanm 0:9b334a45a8ff 8744 #define MCM_ISR_FUFCE_SHIFT MCM_ISCR_FUFCE_SHIFT
bogdanm 0:9b334a45a8ff 8745 #define MCM_ISR_FIXCE_MASK MCM_ISCR_FIXCE_MASK
bogdanm 0:9b334a45a8ff 8746 #define MCM_ISR_FIXCE_SHIFT MCM_ISCR_FIXCE_SHIFT
bogdanm 0:9b334a45a8ff 8747 #define MCM_ISR_FIDCE_MASK MCM_ISCR_FIDCE_MASK
bogdanm 0:9b334a45a8ff 8748 #define MCM_ISR_FIDCE_SHIFT MCM_ISCR_FIDCE_SHIFT
mbed_official 121:7f86b4238bec 8749 #define DSPI0 SPI0
mbed_official 121:7f86b4238bec 8750 #define DSPI1 SPI1
mbed_official 121:7f86b4238bec 8751 #define GPIOA_BASE PTA_BASE
mbed_official 121:7f86b4238bec 8752 #define GPIOA PTA
mbed_official 121:7f86b4238bec 8753 #define GPIOB_BASE PTB_BASE
mbed_official 121:7f86b4238bec 8754 #define GPIOB PTB
mbed_official 121:7f86b4238bec 8755 #define GPIOC_BASE PTC_BASE
mbed_official 121:7f86b4238bec 8756 #define GPIOC PTC
mbed_official 121:7f86b4238bec 8757 #define GPIOD_BASE PTD_BASE
mbed_official 121:7f86b4238bec 8758 #define GPIOD PTD
mbed_official 121:7f86b4238bec 8759 #define GPIOE_BASE PTE_BASE
mbed_official 121:7f86b4238bec 8760 #define GPIOE PTE
mbed_official 121:7f86b4238bec 8761 #define DMAMUX0 DMAMUX
bogdanm 0:9b334a45a8ff 8762 #define USB_ADDINFO_IRQNUM_MASK This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 8763 #define USB_ADDINFO_IRQNUM_SHIFT This_symbol_has_been_deprecated
bogdanm 0:9b334a45a8ff 8764 #define USB_ADDINFO_IRQNUM(x) This_symbol_has_been_deprecated
mbed_official 121:7f86b4238bec 8765 #define Watchdog_IRQn WDOG_EWM_IRQn
mbed_official 121:7f86b4238bec 8766 #define Watchdog_IRQHandler WDOG_EWM_IRQHandler
mbed_official 121:7f86b4238bec 8767 #define LPTimer_IRQn LPTMR0_IRQn
mbed_official 121:7f86b4238bec 8768 #define LPTimer_IRQHandler LPTMR0_IRQHandler
mbed_official 121:7f86b4238bec 8769 #define LLW_IRQn LLWU_IRQn
mbed_official 121:7f86b4238bec 8770 #define LLW_IRQHandler LLWU_IRQHandler
bogdanm 0:9b334a45a8ff 8771
bogdanm 0:9b334a45a8ff 8772 /*!
bogdanm 0:9b334a45a8ff 8773 * @}
mbed_official 121:7f86b4238bec 8774 */ /* end of group SDK_Compatibility_Symbols */
mbed_official 121:7f86b4238bec 8775
mbed_official 121:7f86b4238bec 8776
mbed_official 121:7f86b4238bec 8777 #endif /* _MK22F51212_H_ */
mbed_official 121:7f86b4238bec 8778