en 129
fix LPC812 PWM
Fork of
mbed-dev
by 
mbed official
targets/cmsis/TARGET_STM/TARGET_STM32F0/stm32f0xx_hal_tsc.h@0:9b334a45a8ff, 2015-10-01 (annotated)
- Committer:
- bogdanm
- Date:
- Thu Oct 01 15:25:22 2015 +0300
- Revision:
- 0:9b334a45a8ff
Initial commit on mbed-dev
Replaces mbed-src (now inactive)
Who changed what in which revision?
| User | Revision | Line number | New contents of line |
|---|---|---|---|
| bogdanm | 0:9b334a45a8ff | 1 | /** |
| bogdanm | 0:9b334a45a8ff | 2 | ****************************************************************************** |
| bogdanm | 0:9b334a45a8ff | 3 | * @file stm32f0xx_hal_tsc.h |
| bogdanm | 0:9b334a45a8ff | 4 | * @author MCD Application Team |
| bogdanm | 0:9b334a45a8ff | 5 | * @version V1.3.0 |
| bogdanm | 0:9b334a45a8ff | 6 | * @date 26-June-2015 |
| bogdanm | 0:9b334a45a8ff | 7 | * @brief This file contains all the functions prototypes for the TSC firmware |
| bogdanm | 0:9b334a45a8ff | 8 | * library. |
| bogdanm | 0:9b334a45a8ff | 9 | ****************************************************************************** |
| bogdanm | 0:9b334a45a8ff | 10 | * @attention |
| bogdanm | 0:9b334a45a8ff | 11 | * |
| bogdanm | 0:9b334a45a8ff | 12 | * <h2><center>© COPYRIGHT(c) 2015 STMicroelectronics</center></h2> |
| bogdanm | 0:9b334a45a8ff | 13 | * |
| bogdanm | 0:9b334a45a8ff | 14 | * Redistribution and use in source and binary forms, with or without modification, |
| bogdanm | 0:9b334a45a8ff | 15 | * are permitted provided that the following conditions are met: |
| bogdanm | 0:9b334a45a8ff | 16 | * 1. Redistributions of source code must retain the above copyright notice, |
| bogdanm | 0:9b334a45a8ff | 17 | * this list of conditions and the following disclaimer. |
| bogdanm | 0:9b334a45a8ff | 18 | * 2. Redistributions in binary form must reproduce the above copyright notice, |
| bogdanm | 0:9b334a45a8ff | 19 | * this list of conditions and the following disclaimer in the documentation |
| bogdanm | 0:9b334a45a8ff | 20 | * and/or other materials provided with the distribution. |
| bogdanm | 0:9b334a45a8ff | 21 | * 3. Neither the name of STMicroelectronics nor the names of its contributors |
| bogdanm | 0:9b334a45a8ff | 22 | * may be used to endorse or promote products derived from this software |
| bogdanm | 0:9b334a45a8ff | 23 | * without specific prior written permission. |
| bogdanm | 0:9b334a45a8ff | 24 | * |
| bogdanm | 0:9b334a45a8ff | 25 | * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" |
| bogdanm | 0:9b334a45a8ff | 26 | * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
| bogdanm | 0:9b334a45a8ff | 27 | * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE |
| bogdanm | 0:9b334a45a8ff | 28 | * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE |
| bogdanm | 0:9b334a45a8ff | 29 | * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
| bogdanm | 0:9b334a45a8ff | 30 | * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR |
| bogdanm | 0:9b334a45a8ff | 31 | * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER |
| bogdanm | 0:9b334a45a8ff | 32 | * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, |
| bogdanm | 0:9b334a45a8ff | 33 | * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE |
| bogdanm | 0:9b334a45a8ff | 34 | * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
| bogdanm | 0:9b334a45a8ff | 35 | * |
| bogdanm | 0:9b334a45a8ff | 36 | ****************************************************************************** |
| bogdanm | 0:9b334a45a8ff | 37 | */ |
| bogdanm | 0:9b334a45a8ff | 38 | |
| bogdanm | 0:9b334a45a8ff | 39 | /* Define to prevent recursive inclusion -------------------------------------*/ |
| bogdanm | 0:9b334a45a8ff | 40 | #ifndef __STM32F0xx_TSC_H |
| bogdanm | 0:9b334a45a8ff | 41 | #define __STM32F0xx_TSC_H |
| bogdanm | 0:9b334a45a8ff | 42 | |
| bogdanm | 0:9b334a45a8ff | 43 | #ifdef __cplusplus |
| bogdanm | 0:9b334a45a8ff | 44 | extern "C" { |
| bogdanm | 0:9b334a45a8ff | 45 | #endif |
| bogdanm | 0:9b334a45a8ff | 46 | |
| bogdanm | 0:9b334a45a8ff | 47 | #if defined(STM32F051x8) || defined(STM32F071xB) || defined(STM32F091xC) || \ |
| bogdanm | 0:9b334a45a8ff | 48 | defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || \ |
| bogdanm | 0:9b334a45a8ff | 49 | defined(STM32F058xx) || defined(STM32F078xx) || defined(STM32F098xx) |
| bogdanm | 0:9b334a45a8ff | 50 | |
| bogdanm | 0:9b334a45a8ff | 51 | /* Includes ------------------------------------------------------------------*/ |
| bogdanm | 0:9b334a45a8ff | 52 | #include "stm32f0xx_hal_def.h" |
| bogdanm | 0:9b334a45a8ff | 53 | |
| bogdanm | 0:9b334a45a8ff | 54 | /** @addtogroup STM32F0xx_HAL_Driver |
| bogdanm | 0:9b334a45a8ff | 55 | * @{ |
| bogdanm | 0:9b334a45a8ff | 56 | */ |
| bogdanm | 0:9b334a45a8ff | 57 | |
| bogdanm | 0:9b334a45a8ff | 58 | /** @addtogroup TSC |
| bogdanm | 0:9b334a45a8ff | 59 | * @{ |
| bogdanm | 0:9b334a45a8ff | 60 | */ |
| bogdanm | 0:9b334a45a8ff | 61 | |
| bogdanm | 0:9b334a45a8ff | 62 | /* Exported types ------------------------------------------------------------*/ |
| bogdanm | 0:9b334a45a8ff | 63 | |
| bogdanm | 0:9b334a45a8ff | 64 | /** @defgroup TSC_Exported_Types TSC Exported Types |
| bogdanm | 0:9b334a45a8ff | 65 | * @{ |
| bogdanm | 0:9b334a45a8ff | 66 | */ |
| bogdanm | 0:9b334a45a8ff | 67 | /** |
| bogdanm | 0:9b334a45a8ff | 68 | * @brief TSC state structure definition |
| bogdanm | 0:9b334a45a8ff | 69 | */ |
| bogdanm | 0:9b334a45a8ff | 70 | typedef enum |
| bogdanm | 0:9b334a45a8ff | 71 | { |
| bogdanm | 0:9b334a45a8ff | 72 | HAL_TSC_STATE_RESET = 0x00, /*!< TSC registers have their reset value */ |
| bogdanm | 0:9b334a45a8ff | 73 | HAL_TSC_STATE_READY = 0x01, /*!< TSC registers are initialized or acquisition is completed with success */ |
| bogdanm | 0:9b334a45a8ff | 74 | HAL_TSC_STATE_BUSY = 0x02, /*!< TSC initialization or acquisition is on-going */ |
| bogdanm | 0:9b334a45a8ff | 75 | HAL_TSC_STATE_ERROR = 0x03 /*!< Acquisition is completed with max count error */ |
| bogdanm | 0:9b334a45a8ff | 76 | } HAL_TSC_StateTypeDef; |
| bogdanm | 0:9b334a45a8ff | 77 | |
| bogdanm | 0:9b334a45a8ff | 78 | /** |
| bogdanm | 0:9b334a45a8ff | 79 | * @brief TSC group status structure definition |
| bogdanm | 0:9b334a45a8ff | 80 | */ |
| bogdanm | 0:9b334a45a8ff | 81 | typedef enum |
| bogdanm | 0:9b334a45a8ff | 82 | { |
| bogdanm | 0:9b334a45a8ff | 83 | TSC_GROUP_ONGOING = 0x00, /*!< Acquisition on group is on-going or not started */ |
| bogdanm | 0:9b334a45a8ff | 84 | TSC_GROUP_COMPLETED = 0x01 /*!< Acquisition on group is completed with success (no max count error) */ |
| bogdanm | 0:9b334a45a8ff | 85 | } TSC_GroupStatusTypeDef; |
| bogdanm | 0:9b334a45a8ff | 86 | |
| bogdanm | 0:9b334a45a8ff | 87 | /** |
| bogdanm | 0:9b334a45a8ff | 88 | * @brief TSC init structure definition |
| bogdanm | 0:9b334a45a8ff | 89 | */ |
| bogdanm | 0:9b334a45a8ff | 90 | typedef struct |
| bogdanm | 0:9b334a45a8ff | 91 | { |
| bogdanm | 0:9b334a45a8ff | 92 | uint32_t CTPulseHighLength; /*!< Charge-transfer high pulse length */ |
| bogdanm | 0:9b334a45a8ff | 93 | uint32_t CTPulseLowLength; /*!< Charge-transfer low pulse length */ |
| bogdanm | 0:9b334a45a8ff | 94 | uint32_t SpreadSpectrum; /*!< Spread spectrum activation */ |
| bogdanm | 0:9b334a45a8ff | 95 | uint32_t SpreadSpectrumDeviation; /*!< Spread spectrum deviation */ |
| bogdanm | 0:9b334a45a8ff | 96 | uint32_t SpreadSpectrumPrescaler; /*!< Spread spectrum prescaler */ |
| bogdanm | 0:9b334a45a8ff | 97 | uint32_t PulseGeneratorPrescaler; /*!< Pulse generator prescaler */ |
| bogdanm | 0:9b334a45a8ff | 98 | uint32_t MaxCountValue; /*!< Max count value */ |
| bogdanm | 0:9b334a45a8ff | 99 | uint32_t IODefaultMode; /*!< IO default mode */ |
| bogdanm | 0:9b334a45a8ff | 100 | uint32_t SynchroPinPolarity; /*!< Synchro pin polarity */ |
| bogdanm | 0:9b334a45a8ff | 101 | uint32_t AcquisitionMode; /*!< Acquisition mode */ |
| bogdanm | 0:9b334a45a8ff | 102 | uint32_t MaxCountInterrupt; /*!< Max count interrupt activation */ |
| bogdanm | 0:9b334a45a8ff | 103 | uint32_t ChannelIOs; /*!< Channel IOs mask */ |
| bogdanm | 0:9b334a45a8ff | 104 | uint32_t ShieldIOs; /*!< Shield IOs mask */ |
| bogdanm | 0:9b334a45a8ff | 105 | uint32_t SamplingIOs; /*!< Sampling IOs mask */ |
| bogdanm | 0:9b334a45a8ff | 106 | } TSC_InitTypeDef; |
| bogdanm | 0:9b334a45a8ff | 107 | |
| bogdanm | 0:9b334a45a8ff | 108 | /** |
| bogdanm | 0:9b334a45a8ff | 109 | * @brief TSC IOs configuration structure definition |
| bogdanm | 0:9b334a45a8ff | 110 | */ |
| bogdanm | 0:9b334a45a8ff | 111 | typedef struct |
| bogdanm | 0:9b334a45a8ff | 112 | { |
| bogdanm | 0:9b334a45a8ff | 113 | uint32_t ChannelIOs; /*!< Channel IOs mask */ |
| bogdanm | 0:9b334a45a8ff | 114 | uint32_t ShieldIOs; /*!< Shield IOs mask */ |
| bogdanm | 0:9b334a45a8ff | 115 | uint32_t SamplingIOs; /*!< Sampling IOs mask */ |
| bogdanm | 0:9b334a45a8ff | 116 | } TSC_IOConfigTypeDef; |
| bogdanm | 0:9b334a45a8ff | 117 | |
| bogdanm | 0:9b334a45a8ff | 118 | /** |
| bogdanm | 0:9b334a45a8ff | 119 | * @brief TSC handle Structure definition |
| bogdanm | 0:9b334a45a8ff | 120 | */ |
| bogdanm | 0:9b334a45a8ff | 121 | typedef struct |
| bogdanm | 0:9b334a45a8ff | 122 | { |
| bogdanm | 0:9b334a45a8ff | 123 | TSC_TypeDef *Instance; /*!< Register base address */ |
| bogdanm | 0:9b334a45a8ff | 124 | TSC_InitTypeDef Init; /*!< Initialization parameters */ |
| bogdanm | 0:9b334a45a8ff | 125 | __IO HAL_TSC_StateTypeDef State; /*!< Peripheral state */ |
| bogdanm | 0:9b334a45a8ff | 126 | HAL_LockTypeDef Lock; /*!< Lock feature */ |
| bogdanm | 0:9b334a45a8ff | 127 | } TSC_HandleTypeDef; |
| bogdanm | 0:9b334a45a8ff | 128 | |
| bogdanm | 0:9b334a45a8ff | 129 | /** |
| bogdanm | 0:9b334a45a8ff | 130 | * @} |
| bogdanm | 0:9b334a45a8ff | 131 | */ |
| bogdanm | 0:9b334a45a8ff | 132 | |
| bogdanm | 0:9b334a45a8ff | 133 | /* Exported constants --------------------------------------------------------*/ |
| bogdanm | 0:9b334a45a8ff | 134 | |
| bogdanm | 0:9b334a45a8ff | 135 | /** @defgroup TSC_Exported_Constants TSC Exported Constants |
| bogdanm | 0:9b334a45a8ff | 136 | * @{ |
| bogdanm | 0:9b334a45a8ff | 137 | */ |
| bogdanm | 0:9b334a45a8ff | 138 | |
| bogdanm | 0:9b334a45a8ff | 139 | /** @defgroup TSC_CTPH_Cycles TSC Charge Transfer Pulse High |
| bogdanm | 0:9b334a45a8ff | 140 | * @{ |
| bogdanm | 0:9b334a45a8ff | 141 | */ |
| bogdanm | 0:9b334a45a8ff | 142 | #define TSC_CTPH_1CYCLE ((uint32_t)((uint32_t) 0 << 28)) |
| bogdanm | 0:9b334a45a8ff | 143 | #define TSC_CTPH_2CYCLES ((uint32_t)((uint32_t) 1 << 28)) |
| bogdanm | 0:9b334a45a8ff | 144 | #define TSC_CTPH_3CYCLES ((uint32_t)((uint32_t) 2 << 28)) |
| bogdanm | 0:9b334a45a8ff | 145 | #define TSC_CTPH_4CYCLES ((uint32_t)((uint32_t) 3 << 28)) |
| bogdanm | 0:9b334a45a8ff | 146 | #define TSC_CTPH_5CYCLES ((uint32_t)((uint32_t) 4 << 28)) |
| bogdanm | 0:9b334a45a8ff | 147 | #define TSC_CTPH_6CYCLES ((uint32_t)((uint32_t) 5 << 28)) |
| bogdanm | 0:9b334a45a8ff | 148 | #define TSC_CTPH_7CYCLES ((uint32_t)((uint32_t) 6 << 28)) |
| bogdanm | 0:9b334a45a8ff | 149 | #define TSC_CTPH_8CYCLES ((uint32_t)((uint32_t) 7 << 28)) |
| bogdanm | 0:9b334a45a8ff | 150 | #define TSC_CTPH_9CYCLES ((uint32_t)((uint32_t) 8 << 28)) |
| bogdanm | 0:9b334a45a8ff | 151 | #define TSC_CTPH_10CYCLES ((uint32_t)((uint32_t) 9 << 28)) |
| bogdanm | 0:9b334a45a8ff | 152 | #define TSC_CTPH_11CYCLES ((uint32_t)((uint32_t)10 << 28)) |
| bogdanm | 0:9b334a45a8ff | 153 | #define TSC_CTPH_12CYCLES ((uint32_t)((uint32_t)11 << 28)) |
| bogdanm | 0:9b334a45a8ff | 154 | #define TSC_CTPH_13CYCLES ((uint32_t)((uint32_t)12 << 28)) |
| bogdanm | 0:9b334a45a8ff | 155 | #define TSC_CTPH_14CYCLES ((uint32_t)((uint32_t)13 << 28)) |
| bogdanm | 0:9b334a45a8ff | 156 | #define TSC_CTPH_15CYCLES ((uint32_t)((uint32_t)14 << 28)) |
| bogdanm | 0:9b334a45a8ff | 157 | #define TSC_CTPH_16CYCLES ((uint32_t)((uint32_t)15 << 28)) |
| bogdanm | 0:9b334a45a8ff | 158 | #define IS_TSC_CTPH(VAL) (((VAL) == TSC_CTPH_1CYCLE) || \ |
| bogdanm | 0:9b334a45a8ff | 159 | ((VAL) == TSC_CTPH_2CYCLES) || \ |
| bogdanm | 0:9b334a45a8ff | 160 | ((VAL) == TSC_CTPH_3CYCLES) || \ |
| bogdanm | 0:9b334a45a8ff | 161 | ((VAL) == TSC_CTPH_4CYCLES) || \ |
| bogdanm | 0:9b334a45a8ff | 162 | ((VAL) == TSC_CTPH_5CYCLES) || \ |
| bogdanm | 0:9b334a45a8ff | 163 | ((VAL) == TSC_CTPH_6CYCLES) || \ |
| bogdanm | 0:9b334a45a8ff | 164 | ((VAL) == TSC_CTPH_7CYCLES) || \ |
| bogdanm | 0:9b334a45a8ff | 165 | ((VAL) == TSC_CTPH_8CYCLES) || \ |
| bogdanm | 0:9b334a45a8ff | 166 | ((VAL) == TSC_CTPH_9CYCLES) || \ |
| bogdanm | 0:9b334a45a8ff | 167 | ((VAL) == TSC_CTPH_10CYCLES) || \ |
| bogdanm | 0:9b334a45a8ff | 168 | ((VAL) == TSC_CTPH_11CYCLES) || \ |
| bogdanm | 0:9b334a45a8ff | 169 | ((VAL) == TSC_CTPH_12CYCLES) || \ |
| bogdanm | 0:9b334a45a8ff | 170 | ((VAL) == TSC_CTPH_13CYCLES) || \ |
| bogdanm | 0:9b334a45a8ff | 171 | ((VAL) == TSC_CTPH_14CYCLES) || \ |
| bogdanm | 0:9b334a45a8ff | 172 | ((VAL) == TSC_CTPH_15CYCLES) || \ |
| bogdanm | 0:9b334a45a8ff | 173 | ((VAL) == TSC_CTPH_16CYCLES)) |
| bogdanm | 0:9b334a45a8ff | 174 | /** |
| bogdanm | 0:9b334a45a8ff | 175 | * @} |
| bogdanm | 0:9b334a45a8ff | 176 | */ |
| bogdanm | 0:9b334a45a8ff | 177 | |
| bogdanm | 0:9b334a45a8ff | 178 | /** @defgroup TSC_CTPL_Cycles TSC Charge Transfer Pulse Low |
| bogdanm | 0:9b334a45a8ff | 179 | * @{ |
| bogdanm | 0:9b334a45a8ff | 180 | */ |
| bogdanm | 0:9b334a45a8ff | 181 | #define TSC_CTPL_1CYCLE ((uint32_t)((uint32_t) 0 << 24)) |
| bogdanm | 0:9b334a45a8ff | 182 | #define TSC_CTPL_2CYCLES ((uint32_t)((uint32_t) 1 << 24)) |
| bogdanm | 0:9b334a45a8ff | 183 | #define TSC_CTPL_3CYCLES ((uint32_t)((uint32_t) 2 << 24)) |
| bogdanm | 0:9b334a45a8ff | 184 | #define TSC_CTPL_4CYCLES ((uint32_t)((uint32_t) 3 << 24)) |
| bogdanm | 0:9b334a45a8ff | 185 | #define TSC_CTPL_5CYCLES ((uint32_t)((uint32_t) 4 << 24)) |
| bogdanm | 0:9b334a45a8ff | 186 | #define TSC_CTPL_6CYCLES ((uint32_t)((uint32_t) 5 << 24)) |
| bogdanm | 0:9b334a45a8ff | 187 | #define TSC_CTPL_7CYCLES ((uint32_t)((uint32_t) 6 << 24)) |
| bogdanm | 0:9b334a45a8ff | 188 | #define TSC_CTPL_8CYCLES ((uint32_t)((uint32_t) 7 << 24)) |
| bogdanm | 0:9b334a45a8ff | 189 | #define TSC_CTPL_9CYCLES ((uint32_t)((uint32_t) 8 << 24)) |
| bogdanm | 0:9b334a45a8ff | 190 | #define TSC_CTPL_10CYCLES ((uint32_t)((uint32_t) 9 << 24)) |
| bogdanm | 0:9b334a45a8ff | 191 | #define TSC_CTPL_11CYCLES ((uint32_t)((uint32_t)10 << 24)) |
| bogdanm | 0:9b334a45a8ff | 192 | #define TSC_CTPL_12CYCLES ((uint32_t)((uint32_t)11 << 24)) |
| bogdanm | 0:9b334a45a8ff | 193 | #define TSC_CTPL_13CYCLES ((uint32_t)((uint32_t)12 << 24)) |
| bogdanm | 0:9b334a45a8ff | 194 | #define TSC_CTPL_14CYCLES ((uint32_t)((uint32_t)13 << 24)) |
| bogdanm | 0:9b334a45a8ff | 195 | #define TSC_CTPL_15CYCLES ((uint32_t)((uint32_t)14 << 24)) |
| bogdanm | 0:9b334a45a8ff | 196 | #define TSC_CTPL_16CYCLES ((uint32_t)((uint32_t)15 << 24)) |
| bogdanm | 0:9b334a45a8ff | 197 | #define IS_TSC_CTPL(VAL) (((VAL) == TSC_CTPL_1CYCLE) || \ |
| bogdanm | 0:9b334a45a8ff | 198 | ((VAL) == TSC_CTPL_2CYCLES) || \ |
| bogdanm | 0:9b334a45a8ff | 199 | ((VAL) == TSC_CTPL_3CYCLES) || \ |
| bogdanm | 0:9b334a45a8ff | 200 | ((VAL) == TSC_CTPL_4CYCLES) || \ |
| bogdanm | 0:9b334a45a8ff | 201 | ((VAL) == TSC_CTPL_5CYCLES) || \ |
| bogdanm | 0:9b334a45a8ff | 202 | ((VAL) == TSC_CTPL_6CYCLES) || \ |
| bogdanm | 0:9b334a45a8ff | 203 | ((VAL) == TSC_CTPL_7CYCLES) || \ |
| bogdanm | 0:9b334a45a8ff | 204 | ((VAL) == TSC_CTPL_8CYCLES) || \ |
| bogdanm | 0:9b334a45a8ff | 205 | ((VAL) == TSC_CTPL_9CYCLES) || \ |
| bogdanm | 0:9b334a45a8ff | 206 | ((VAL) == TSC_CTPL_10CYCLES) || \ |
| bogdanm | 0:9b334a45a8ff | 207 | ((VAL) == TSC_CTPL_11CYCLES) || \ |
| bogdanm | 0:9b334a45a8ff | 208 | ((VAL) == TSC_CTPL_12CYCLES) || \ |
| bogdanm | 0:9b334a45a8ff | 209 | ((VAL) == TSC_CTPL_13CYCLES) || \ |
| bogdanm | 0:9b334a45a8ff | 210 | ((VAL) == TSC_CTPL_14CYCLES) || \ |
| bogdanm | 0:9b334a45a8ff | 211 | ((VAL) == TSC_CTPL_15CYCLES) || \ |
| bogdanm | 0:9b334a45a8ff | 212 | ((VAL) == TSC_CTPL_16CYCLES)) |
| bogdanm | 0:9b334a45a8ff | 213 | /** |
| bogdanm | 0:9b334a45a8ff | 214 | * @} |
| bogdanm | 0:9b334a45a8ff | 215 | */ |
| bogdanm | 0:9b334a45a8ff | 216 | |
| bogdanm | 0:9b334a45a8ff | 217 | /** @defgroup TSC_SS_Prescaler_definition TSC Spread spectrum prescaler definition |
| bogdanm | 0:9b334a45a8ff | 218 | * @{ |
| bogdanm | 0:9b334a45a8ff | 219 | */ |
| bogdanm | 0:9b334a45a8ff | 220 | #define TSC_SS_PRESC_DIV1 ((uint32_t)0) |
| bogdanm | 0:9b334a45a8ff | 221 | #define TSC_SS_PRESC_DIV2 (TSC_CR_SSPSC) |
| bogdanm | 0:9b334a45a8ff | 222 | #define IS_TSC_SS_PRESC(VAL) (((VAL) == TSC_SS_PRESC_DIV1) || ((VAL) == TSC_SS_PRESC_DIV2)) |
| bogdanm | 0:9b334a45a8ff | 223 | |
| bogdanm | 0:9b334a45a8ff | 224 | /** |
| bogdanm | 0:9b334a45a8ff | 225 | * @} |
| bogdanm | 0:9b334a45a8ff | 226 | */ |
| bogdanm | 0:9b334a45a8ff | 227 | |
| bogdanm | 0:9b334a45a8ff | 228 | /** @defgroup TSC_PG_Prescaler_definition TSC Pulse Generator prescaler definition |
| bogdanm | 0:9b334a45a8ff | 229 | * @{ |
| bogdanm | 0:9b334a45a8ff | 230 | */ |
| bogdanm | 0:9b334a45a8ff | 231 | #define TSC_PG_PRESC_DIV1 ((uint32_t)(0 << 12)) |
| bogdanm | 0:9b334a45a8ff | 232 | #define TSC_PG_PRESC_DIV2 ((uint32_t)(1 << 12)) |
| bogdanm | 0:9b334a45a8ff | 233 | #define TSC_PG_PRESC_DIV4 ((uint32_t)(2 << 12)) |
| bogdanm | 0:9b334a45a8ff | 234 | #define TSC_PG_PRESC_DIV8 ((uint32_t)(3 << 12)) |
| bogdanm | 0:9b334a45a8ff | 235 | #define TSC_PG_PRESC_DIV16 ((uint32_t)(4 << 12)) |
| bogdanm | 0:9b334a45a8ff | 236 | #define TSC_PG_PRESC_DIV32 ((uint32_t)(5 << 12)) |
| bogdanm | 0:9b334a45a8ff | 237 | #define TSC_PG_PRESC_DIV64 ((uint32_t)(6 << 12)) |
| bogdanm | 0:9b334a45a8ff | 238 | #define TSC_PG_PRESC_DIV128 ((uint32_t)(7 << 12)) |
| bogdanm | 0:9b334a45a8ff | 239 | #define IS_TSC_PG_PRESC(VAL) (((VAL) == TSC_PG_PRESC_DIV1) || \ |
| bogdanm | 0:9b334a45a8ff | 240 | ((VAL) == TSC_PG_PRESC_DIV2) || \ |
| bogdanm | 0:9b334a45a8ff | 241 | ((VAL) == TSC_PG_PRESC_DIV4) || \ |
| bogdanm | 0:9b334a45a8ff | 242 | ((VAL) == TSC_PG_PRESC_DIV8) || \ |
| bogdanm | 0:9b334a45a8ff | 243 | ((VAL) == TSC_PG_PRESC_DIV16) || \ |
| bogdanm | 0:9b334a45a8ff | 244 | ((VAL) == TSC_PG_PRESC_DIV32) || \ |
| bogdanm | 0:9b334a45a8ff | 245 | ((VAL) == TSC_PG_PRESC_DIV64) || \ |
| bogdanm | 0:9b334a45a8ff | 246 | ((VAL) == TSC_PG_PRESC_DIV128)) |
| bogdanm | 0:9b334a45a8ff | 247 | /** |
| bogdanm | 0:9b334a45a8ff | 248 | * @} |
| bogdanm | 0:9b334a45a8ff | 249 | */ |
| bogdanm | 0:9b334a45a8ff | 250 | |
| bogdanm | 0:9b334a45a8ff | 251 | /** @defgroup TSC_MCV_definition TSC Max Count Value definition |
| bogdanm | 0:9b334a45a8ff | 252 | * @{ |
| bogdanm | 0:9b334a45a8ff | 253 | */ |
| bogdanm | 0:9b334a45a8ff | 254 | #define TSC_MCV_255 ((uint32_t)(0 << 5)) |
| bogdanm | 0:9b334a45a8ff | 255 | #define TSC_MCV_511 ((uint32_t)(1 << 5)) |
| bogdanm | 0:9b334a45a8ff | 256 | #define TSC_MCV_1023 ((uint32_t)(2 << 5)) |
| bogdanm | 0:9b334a45a8ff | 257 | #define TSC_MCV_2047 ((uint32_t)(3 << 5)) |
| bogdanm | 0:9b334a45a8ff | 258 | #define TSC_MCV_4095 ((uint32_t)(4 << 5)) |
| bogdanm | 0:9b334a45a8ff | 259 | #define TSC_MCV_8191 ((uint32_t)(5 << 5)) |
| bogdanm | 0:9b334a45a8ff | 260 | #define TSC_MCV_16383 ((uint32_t)(6 << 5)) |
| bogdanm | 0:9b334a45a8ff | 261 | #define IS_TSC_MCV(VAL) (((VAL) == TSC_MCV_255) || \ |
| bogdanm | 0:9b334a45a8ff | 262 | ((VAL) == TSC_MCV_511) || \ |
| bogdanm | 0:9b334a45a8ff | 263 | ((VAL) == TSC_MCV_1023) || \ |
| bogdanm | 0:9b334a45a8ff | 264 | ((VAL) == TSC_MCV_2047) || \ |
| bogdanm | 0:9b334a45a8ff | 265 | ((VAL) == TSC_MCV_4095) || \ |
| bogdanm | 0:9b334a45a8ff | 266 | ((VAL) == TSC_MCV_8191) || \ |
| bogdanm | 0:9b334a45a8ff | 267 | ((VAL) == TSC_MCV_16383)) |
| bogdanm | 0:9b334a45a8ff | 268 | /** |
| bogdanm | 0:9b334a45a8ff | 269 | * @} |
| bogdanm | 0:9b334a45a8ff | 270 | */ |
| bogdanm | 0:9b334a45a8ff | 271 | |
| bogdanm | 0:9b334a45a8ff | 272 | /** @defgroup TSC_IO_default_mode_definition TSC I/O default mode definition |
| bogdanm | 0:9b334a45a8ff | 273 | * @{ |
| bogdanm | 0:9b334a45a8ff | 274 | */ |
| bogdanm | 0:9b334a45a8ff | 275 | #define TSC_IODEF_OUT_PP_LOW ((uint32_t)0) |
| bogdanm | 0:9b334a45a8ff | 276 | #define TSC_IODEF_IN_FLOAT (TSC_CR_IODEF) |
| bogdanm | 0:9b334a45a8ff | 277 | #define IS_TSC_IODEF(VAL) (((VAL) == TSC_IODEF_OUT_PP_LOW) || ((VAL) == TSC_IODEF_IN_FLOAT)) |
| bogdanm | 0:9b334a45a8ff | 278 | /** |
| bogdanm | 0:9b334a45a8ff | 279 | * @} |
| bogdanm | 0:9b334a45a8ff | 280 | */ |
| bogdanm | 0:9b334a45a8ff | 281 | |
| bogdanm | 0:9b334a45a8ff | 282 | /** @defgroup TSC_Synchronization_pin_polarity TSC Synchronization pin polarity |
| bogdanm | 0:9b334a45a8ff | 283 | * @{ |
| bogdanm | 0:9b334a45a8ff | 284 | */ |
| bogdanm | 0:9b334a45a8ff | 285 | #define TSC_SYNC_POLARITY_FALLING ((uint32_t)0) |
| bogdanm | 0:9b334a45a8ff | 286 | #define TSC_SYNC_POLARITY_RISING (TSC_CR_SYNCPOL) |
| bogdanm | 0:9b334a45a8ff | 287 | #define IS_TSC_SYNC_POL(VAL) (((VAL) == TSC_SYNC_POLARITY_FALLING) || ((VAL) == TSC_SYNC_POLARITY_RISING)) |
| bogdanm | 0:9b334a45a8ff | 288 | /** |
| bogdanm | 0:9b334a45a8ff | 289 | * @} |
| bogdanm | 0:9b334a45a8ff | 290 | */ |
| bogdanm | 0:9b334a45a8ff | 291 | |
| bogdanm | 0:9b334a45a8ff | 292 | /** @defgroup TSC_Acquisition_mode TSC Acquisition mode |
| bogdanm | 0:9b334a45a8ff | 293 | * @{ |
| bogdanm | 0:9b334a45a8ff | 294 | */ |
| bogdanm | 0:9b334a45a8ff | 295 | #define TSC_ACQ_MODE_NORMAL ((uint32_t)0) |
| bogdanm | 0:9b334a45a8ff | 296 | #define TSC_ACQ_MODE_SYNCHRO (TSC_CR_AM) |
| bogdanm | 0:9b334a45a8ff | 297 | #define IS_TSC_ACQ_MODE(VAL) (((VAL) == TSC_ACQ_MODE_NORMAL) || ((VAL) == TSC_ACQ_MODE_SYNCHRO)) |
| bogdanm | 0:9b334a45a8ff | 298 | /** |
| bogdanm | 0:9b334a45a8ff | 299 | * @} |
| bogdanm | 0:9b334a45a8ff | 300 | */ |
| bogdanm | 0:9b334a45a8ff | 301 | |
| bogdanm | 0:9b334a45a8ff | 302 | /** @defgroup TSC_IO_mode_definition TSC I/O mode definition |
| bogdanm | 0:9b334a45a8ff | 303 | * @{ |
| bogdanm | 0:9b334a45a8ff | 304 | */ |
| bogdanm | 0:9b334a45a8ff | 305 | #define TSC_IOMODE_UNUSED ((uint32_t)0) |
| bogdanm | 0:9b334a45a8ff | 306 | #define TSC_IOMODE_CHANNEL ((uint32_t)1) |
| bogdanm | 0:9b334a45a8ff | 307 | #define TSC_IOMODE_SHIELD ((uint32_t)2) |
| bogdanm | 0:9b334a45a8ff | 308 | #define TSC_IOMODE_SAMPLING ((uint32_t)3) |
| bogdanm | 0:9b334a45a8ff | 309 | #define IS_TSC_IOMODE(VAL) (((VAL) == TSC_IOMODE_UNUSED) || \ |
| bogdanm | 0:9b334a45a8ff | 310 | ((VAL) == TSC_IOMODE_CHANNEL) || \ |
| bogdanm | 0:9b334a45a8ff | 311 | ((VAL) == TSC_IOMODE_SHIELD) || \ |
| bogdanm | 0:9b334a45a8ff | 312 | ((VAL) == TSC_IOMODE_SAMPLING)) |
| bogdanm | 0:9b334a45a8ff | 313 | /** |
| bogdanm | 0:9b334a45a8ff | 314 | * @} |
| bogdanm | 0:9b334a45a8ff | 315 | */ |
| bogdanm | 0:9b334a45a8ff | 316 | |
| bogdanm | 0:9b334a45a8ff | 317 | /** @defgroup TSC_interrupts_definition TSC interrupts definition |
| bogdanm | 0:9b334a45a8ff | 318 | * @{ |
| bogdanm | 0:9b334a45a8ff | 319 | */ |
| bogdanm | 0:9b334a45a8ff | 320 | #define TSC_IT_EOA ((uint32_t)TSC_IER_EOAIE) |
| bogdanm | 0:9b334a45a8ff | 321 | #define TSC_IT_MCE ((uint32_t)TSC_IER_MCEIE) |
| bogdanm | 0:9b334a45a8ff | 322 | #define IS_TSC_MCE_IT(VAL) (((VAL) == DISABLE) || ((VAL) == ENABLE)) |
| bogdanm | 0:9b334a45a8ff | 323 | /** |
| bogdanm | 0:9b334a45a8ff | 324 | * @} |
| bogdanm | 0:9b334a45a8ff | 325 | */ |
| bogdanm | 0:9b334a45a8ff | 326 | |
| bogdanm | 0:9b334a45a8ff | 327 | /** @defgroup TSC_flags_definition TSC Flags Definition |
| bogdanm | 0:9b334a45a8ff | 328 | * @{ |
| bogdanm | 0:9b334a45a8ff | 329 | */ |
| bogdanm | 0:9b334a45a8ff | 330 | #define TSC_FLAG_EOA ((uint32_t)TSC_ISR_EOAF) |
| bogdanm | 0:9b334a45a8ff | 331 | #define TSC_FLAG_MCE ((uint32_t)TSC_ISR_MCEF) |
| bogdanm | 0:9b334a45a8ff | 332 | /** |
| bogdanm | 0:9b334a45a8ff | 333 | * @} |
| bogdanm | 0:9b334a45a8ff | 334 | */ |
| bogdanm | 0:9b334a45a8ff | 335 | |
| bogdanm | 0:9b334a45a8ff | 336 | /** @defgroup TSC_groups_definition TSC groups definition |
| bogdanm | 0:9b334a45a8ff | 337 | * @{ |
| bogdanm | 0:9b334a45a8ff | 338 | */ |
| bogdanm | 0:9b334a45a8ff | 339 | #define TSC_NB_OF_GROUPS (8) |
| bogdanm | 0:9b334a45a8ff | 340 | |
| bogdanm | 0:9b334a45a8ff | 341 | #define TSC_GROUP1 ((uint32_t)0x00000001) |
| bogdanm | 0:9b334a45a8ff | 342 | #define TSC_GROUP2 ((uint32_t)0x00000002) |
| bogdanm | 0:9b334a45a8ff | 343 | #define TSC_GROUP3 ((uint32_t)0x00000004) |
| bogdanm | 0:9b334a45a8ff | 344 | #define TSC_GROUP4 ((uint32_t)0x00000008) |
| bogdanm | 0:9b334a45a8ff | 345 | #define TSC_GROUP5 ((uint32_t)0x00000010) |
| bogdanm | 0:9b334a45a8ff | 346 | #define TSC_GROUP6 ((uint32_t)0x00000020) |
| bogdanm | 0:9b334a45a8ff | 347 | #define TSC_GROUP7 ((uint32_t)0x00000040) |
| bogdanm | 0:9b334a45a8ff | 348 | #define TSC_GROUP8 ((uint32_t)0x00000080) |
| bogdanm | 0:9b334a45a8ff | 349 | #define TSC_ALL_GROUPS ((uint32_t)0x000000FF) |
| bogdanm | 0:9b334a45a8ff | 350 | |
| bogdanm | 0:9b334a45a8ff | 351 | #define TSC_GROUP1_IDX ((uint32_t)0) |
| bogdanm | 0:9b334a45a8ff | 352 | #define TSC_GROUP2_IDX ((uint32_t)1) |
| bogdanm | 0:9b334a45a8ff | 353 | #define TSC_GROUP3_IDX ((uint32_t)2) |
| bogdanm | 0:9b334a45a8ff | 354 | #define TSC_GROUP4_IDX ((uint32_t)3) |
| bogdanm | 0:9b334a45a8ff | 355 | #define TSC_GROUP5_IDX ((uint32_t)4) |
| bogdanm | 0:9b334a45a8ff | 356 | #define TSC_GROUP6_IDX ((uint32_t)5) |
| bogdanm | 0:9b334a45a8ff | 357 | #define TSC_GROUP7_IDX ((uint32_t)6) |
| bogdanm | 0:9b334a45a8ff | 358 | #define TSC_GROUP8_IDX ((uint32_t)7) |
| bogdanm | 0:9b334a45a8ff | 359 | #define IS_GROUP_INDEX(VAL) (((VAL) == 0) || (((VAL) > 0) && ((VAL) < TSC_NB_OF_GROUPS))) |
| bogdanm | 0:9b334a45a8ff | 360 | |
| bogdanm | 0:9b334a45a8ff | 361 | #define TSC_GROUP1_IO1 ((uint32_t)0x00000001) |
| bogdanm | 0:9b334a45a8ff | 362 | #define TSC_GROUP1_IO2 ((uint32_t)0x00000002) |
| bogdanm | 0:9b334a45a8ff | 363 | #define TSC_GROUP1_IO3 ((uint32_t)0x00000004) |
| bogdanm | 0:9b334a45a8ff | 364 | #define TSC_GROUP1_IO4 ((uint32_t)0x00000008) |
| bogdanm | 0:9b334a45a8ff | 365 | #define TSC_GROUP1_ALL_IOS ((uint32_t)0x0000000F) |
| bogdanm | 0:9b334a45a8ff | 366 | |
| bogdanm | 0:9b334a45a8ff | 367 | #define TSC_GROUP2_IO1 ((uint32_t)0x00000010) |
| bogdanm | 0:9b334a45a8ff | 368 | #define TSC_GROUP2_IO2 ((uint32_t)0x00000020) |
| bogdanm | 0:9b334a45a8ff | 369 | #define TSC_GROUP2_IO3 ((uint32_t)0x00000040) |
| bogdanm | 0:9b334a45a8ff | 370 | #define TSC_GROUP2_IO4 ((uint32_t)0x00000080) |
| bogdanm | 0:9b334a45a8ff | 371 | #define TSC_GROUP2_ALL_IOS ((uint32_t)0x000000F0) |
| bogdanm | 0:9b334a45a8ff | 372 | |
| bogdanm | 0:9b334a45a8ff | 373 | #define TSC_GROUP3_IO1 ((uint32_t)0x00000100) |
| bogdanm | 0:9b334a45a8ff | 374 | #define TSC_GROUP3_IO2 ((uint32_t)0x00000200) |
| bogdanm | 0:9b334a45a8ff | 375 | #define TSC_GROUP3_IO3 ((uint32_t)0x00000400) |
| bogdanm | 0:9b334a45a8ff | 376 | #define TSC_GROUP3_IO4 ((uint32_t)0x00000800) |
| bogdanm | 0:9b334a45a8ff | 377 | #define TSC_GROUP3_ALL_IOS ((uint32_t)0x00000F00) |
| bogdanm | 0:9b334a45a8ff | 378 | |
| bogdanm | 0:9b334a45a8ff | 379 | #define TSC_GROUP4_IO1 ((uint32_t)0x00001000) |
| bogdanm | 0:9b334a45a8ff | 380 | #define TSC_GROUP4_IO2 ((uint32_t)0x00002000) |
| bogdanm | 0:9b334a45a8ff | 381 | #define TSC_GROUP4_IO3 ((uint32_t)0x00004000) |
| bogdanm | 0:9b334a45a8ff | 382 | #define TSC_GROUP4_IO4 ((uint32_t)0x00008000) |
| bogdanm | 0:9b334a45a8ff | 383 | #define TSC_GROUP4_ALL_IOS ((uint32_t)0x0000F000) |
| bogdanm | 0:9b334a45a8ff | 384 | |
| bogdanm | 0:9b334a45a8ff | 385 | #define TSC_GROUP5_IO1 ((uint32_t)0x00010000) |
| bogdanm | 0:9b334a45a8ff | 386 | #define TSC_GROUP5_IO2 ((uint32_t)0x00020000) |
| bogdanm | 0:9b334a45a8ff | 387 | #define TSC_GROUP5_IO3 ((uint32_t)0x00040000) |
| bogdanm | 0:9b334a45a8ff | 388 | #define TSC_GROUP5_IO4 ((uint32_t)0x00080000) |
| bogdanm | 0:9b334a45a8ff | 389 | #define TSC_GROUP5_ALL_IOS ((uint32_t)0x000F0000) |
| bogdanm | 0:9b334a45a8ff | 390 | |
| bogdanm | 0:9b334a45a8ff | 391 | #define TSC_GROUP6_IO1 ((uint32_t)0x00100000) |
| bogdanm | 0:9b334a45a8ff | 392 | #define TSC_GROUP6_IO2 ((uint32_t)0x00200000) |
| bogdanm | 0:9b334a45a8ff | 393 | #define TSC_GROUP6_IO3 ((uint32_t)0x00400000) |
| bogdanm | 0:9b334a45a8ff | 394 | #define TSC_GROUP6_IO4 ((uint32_t)0x00800000) |
| bogdanm | 0:9b334a45a8ff | 395 | #define TSC_GROUP6_ALL_IOS ((uint32_t)0x00F00000) |
| bogdanm | 0:9b334a45a8ff | 396 | |
| bogdanm | 0:9b334a45a8ff | 397 | #define TSC_GROUP7_IO1 ((uint32_t)0x01000000) |
| bogdanm | 0:9b334a45a8ff | 398 | #define TSC_GROUP7_IO2 ((uint32_t)0x02000000) |
| bogdanm | 0:9b334a45a8ff | 399 | #define TSC_GROUP7_IO3 ((uint32_t)0x04000000) |
| bogdanm | 0:9b334a45a8ff | 400 | #define TSC_GROUP7_IO4 ((uint32_t)0x08000000) |
| bogdanm | 0:9b334a45a8ff | 401 | #define TSC_GROUP7_ALL_IOS ((uint32_t)0x0F000000) |
| bogdanm | 0:9b334a45a8ff | 402 | |
| bogdanm | 0:9b334a45a8ff | 403 | #define TSC_GROUP8_IO1 ((uint32_t)0x10000000) |
| bogdanm | 0:9b334a45a8ff | 404 | #define TSC_GROUP8_IO2 ((uint32_t)0x20000000) |
| bogdanm | 0:9b334a45a8ff | 405 | #define TSC_GROUP8_IO3 ((uint32_t)0x40000000) |
| bogdanm | 0:9b334a45a8ff | 406 | #define TSC_GROUP8_IO4 ((uint32_t)0x80000000) |
| bogdanm | 0:9b334a45a8ff | 407 | #define TSC_GROUP8_ALL_IOS ((uint32_t)0xF0000000) |
| bogdanm | 0:9b334a45a8ff | 408 | |
| bogdanm | 0:9b334a45a8ff | 409 | #define TSC_ALL_GROUPS_ALL_IOS ((uint32_t)0xFFFFFFFF) |
| bogdanm | 0:9b334a45a8ff | 410 | /** |
| bogdanm | 0:9b334a45a8ff | 411 | * @} |
| bogdanm | 0:9b334a45a8ff | 412 | */ |
| bogdanm | 0:9b334a45a8ff | 413 | |
| bogdanm | 0:9b334a45a8ff | 414 | /** |
| bogdanm | 0:9b334a45a8ff | 415 | * @} |
| bogdanm | 0:9b334a45a8ff | 416 | */ |
| bogdanm | 0:9b334a45a8ff | 417 | |
| bogdanm | 0:9b334a45a8ff | 418 | /* Private macros -----------------------------------------------------------*/ |
| bogdanm | 0:9b334a45a8ff | 419 | /** @defgroup TSC_Private_Macros TSC Private Macros |
| bogdanm | 0:9b334a45a8ff | 420 | * @{ |
| bogdanm | 0:9b334a45a8ff | 421 | */ |
| bogdanm | 0:9b334a45a8ff | 422 | /** @defgroup TSC_Spread_Spectrum TSC Spread Spectrum |
| bogdanm | 0:9b334a45a8ff | 423 | * @{ |
| bogdanm | 0:9b334a45a8ff | 424 | */ |
| bogdanm | 0:9b334a45a8ff | 425 | #define IS_TSC_SS(VAL) (((VAL) == DISABLE) || ((VAL) == ENABLE)) |
| bogdanm | 0:9b334a45a8ff | 426 | |
| bogdanm | 0:9b334a45a8ff | 427 | #define IS_TSC_SSD(VAL) (((VAL) == 0) || (((VAL) > 0) && ((VAL) < 128))) |
| bogdanm | 0:9b334a45a8ff | 428 | /** |
| bogdanm | 0:9b334a45a8ff | 429 | * @} |
| bogdanm | 0:9b334a45a8ff | 430 | */ |
| bogdanm | 0:9b334a45a8ff | 431 | |
| bogdanm | 0:9b334a45a8ff | 432 | /** |
| bogdanm | 0:9b334a45a8ff | 433 | * @} |
| bogdanm | 0:9b334a45a8ff | 434 | */ |
| bogdanm | 0:9b334a45a8ff | 435 | |
| bogdanm | 0:9b334a45a8ff | 436 | /* Exported macros -----------------------------------------------------------*/ |
| bogdanm | 0:9b334a45a8ff | 437 | /** @defgroup TSC_Exported_Macros TSC Exported Macros |
| bogdanm | 0:9b334a45a8ff | 438 | * @{ |
| bogdanm | 0:9b334a45a8ff | 439 | */ |
| bogdanm | 0:9b334a45a8ff | 440 | |
| bogdanm | 0:9b334a45a8ff | 441 | /** @brief Reset TSC handle state |
| bogdanm | 0:9b334a45a8ff | 442 | * @param __HANDLE__: TSC handle. |
| bogdanm | 0:9b334a45a8ff | 443 | * @retval None |
| bogdanm | 0:9b334a45a8ff | 444 | */ |
| bogdanm | 0:9b334a45a8ff | 445 | #define __HAL_TSC_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_TSC_STATE_RESET) |
| bogdanm | 0:9b334a45a8ff | 446 | |
| bogdanm | 0:9b334a45a8ff | 447 | /** |
| bogdanm | 0:9b334a45a8ff | 448 | * @brief Enable the TSC peripheral. |
| bogdanm | 0:9b334a45a8ff | 449 | * @param __HANDLE__: TSC handle |
| bogdanm | 0:9b334a45a8ff | 450 | * @retval None |
| bogdanm | 0:9b334a45a8ff | 451 | */ |
| bogdanm | 0:9b334a45a8ff | 452 | #define __HAL_TSC_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= TSC_CR_TSCE) |
| bogdanm | 0:9b334a45a8ff | 453 | |
| bogdanm | 0:9b334a45a8ff | 454 | /** |
| bogdanm | 0:9b334a45a8ff | 455 | * @brief Disable the TSC peripheral. |
| bogdanm | 0:9b334a45a8ff | 456 | * @param __HANDLE__: TSC handle |
| bogdanm | 0:9b334a45a8ff | 457 | * @retval None |
| bogdanm | 0:9b334a45a8ff | 458 | */ |
| bogdanm | 0:9b334a45a8ff | 459 | #define __HAL_TSC_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= (uint32_t)(~TSC_CR_TSCE)) |
| bogdanm | 0:9b334a45a8ff | 460 | |
| bogdanm | 0:9b334a45a8ff | 461 | /** |
| bogdanm | 0:9b334a45a8ff | 462 | * @brief Start acquisition |
| bogdanm | 0:9b334a45a8ff | 463 | * @param __HANDLE__: TSC handle |
| bogdanm | 0:9b334a45a8ff | 464 | * @retval None |
| bogdanm | 0:9b334a45a8ff | 465 | */ |
| bogdanm | 0:9b334a45a8ff | 466 | #define __HAL_TSC_START_ACQ(__HANDLE__) ((__HANDLE__)->Instance->CR |= TSC_CR_START) |
| bogdanm | 0:9b334a45a8ff | 467 | |
| bogdanm | 0:9b334a45a8ff | 468 | /** |
| bogdanm | 0:9b334a45a8ff | 469 | * @brief Stop acquisition |
| bogdanm | 0:9b334a45a8ff | 470 | * @param __HANDLE__: TSC handle |
| bogdanm | 0:9b334a45a8ff | 471 | * @retval None |
| bogdanm | 0:9b334a45a8ff | 472 | */ |
| bogdanm | 0:9b334a45a8ff | 473 | #define __HAL_TSC_STOP_ACQ(__HANDLE__) ((__HANDLE__)->Instance->CR &= (uint32_t)(~TSC_CR_START)) |
| bogdanm | 0:9b334a45a8ff | 474 | |
| bogdanm | 0:9b334a45a8ff | 475 | /** |
| bogdanm | 0:9b334a45a8ff | 476 | * @brief Set IO default mode to output push-pull low |
| bogdanm | 0:9b334a45a8ff | 477 | * @param __HANDLE__: TSC handle |
| bogdanm | 0:9b334a45a8ff | 478 | * @retval None |
| bogdanm | 0:9b334a45a8ff | 479 | */ |
| bogdanm | 0:9b334a45a8ff | 480 | #define __HAL_TSC_SET_IODEF_OUTPPLOW(__HANDLE__) ((__HANDLE__)->Instance->CR &= (uint32_t)(~TSC_CR_IODEF)) |
| bogdanm | 0:9b334a45a8ff | 481 | |
| bogdanm | 0:9b334a45a8ff | 482 | /** |
| bogdanm | 0:9b334a45a8ff | 483 | * @brief Set IO default mode to input floating |
| bogdanm | 0:9b334a45a8ff | 484 | * @param __HANDLE__: TSC handle |
| bogdanm | 0:9b334a45a8ff | 485 | * @retval None |
| bogdanm | 0:9b334a45a8ff | 486 | */ |
| bogdanm | 0:9b334a45a8ff | 487 | #define __HAL_TSC_SET_IODEF_INFLOAT(__HANDLE__) ((__HANDLE__)->Instance->CR |= TSC_CR_IODEF) |
| bogdanm | 0:9b334a45a8ff | 488 | |
| bogdanm | 0:9b334a45a8ff | 489 | /** |
| bogdanm | 0:9b334a45a8ff | 490 | * @brief Set synchronization polarity to falling edge |
| bogdanm | 0:9b334a45a8ff | 491 | * @param __HANDLE__: TSC handle |
| bogdanm | 0:9b334a45a8ff | 492 | * @retval None |
| bogdanm | 0:9b334a45a8ff | 493 | */ |
| bogdanm | 0:9b334a45a8ff | 494 | #define __HAL_TSC_SET_SYNC_POL_FALL(__HANDLE__) ((__HANDLE__)->Instance->CR &= (uint32_t)(~TSC_CR_SYNCPOL)) |
| bogdanm | 0:9b334a45a8ff | 495 | |
| bogdanm | 0:9b334a45a8ff | 496 | /** |
| bogdanm | 0:9b334a45a8ff | 497 | * @brief Set synchronization polarity to rising edge and high level |
| bogdanm | 0:9b334a45a8ff | 498 | * @param __HANDLE__: TSC handle |
| bogdanm | 0:9b334a45a8ff | 499 | * @retval None |
| bogdanm | 0:9b334a45a8ff | 500 | */ |
| bogdanm | 0:9b334a45a8ff | 501 | #define __HAL_TSC_SET_SYNC_POL_RISE_HIGH(__HANDLE__) ((__HANDLE__)->Instance->CR |= TSC_CR_SYNCPOL) |
| bogdanm | 0:9b334a45a8ff | 502 | |
| bogdanm | 0:9b334a45a8ff | 503 | /** |
| bogdanm | 0:9b334a45a8ff | 504 | * @brief Enable TSC interrupt. |
| bogdanm | 0:9b334a45a8ff | 505 | * @param __HANDLE__: TSC handle |
| bogdanm | 0:9b334a45a8ff | 506 | * @param __INTERRUPT__: TSC interrupt |
| bogdanm | 0:9b334a45a8ff | 507 | * @retval None |
| bogdanm | 0:9b334a45a8ff | 508 | */ |
| bogdanm | 0:9b334a45a8ff | 509 | #define __HAL_TSC_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->IER |= (__INTERRUPT__)) |
| bogdanm | 0:9b334a45a8ff | 510 | |
| bogdanm | 0:9b334a45a8ff | 511 | /** |
| bogdanm | 0:9b334a45a8ff | 512 | * @brief Disable TSC interrupt. |
| bogdanm | 0:9b334a45a8ff | 513 | * @param __HANDLE__: TSC handle |
| bogdanm | 0:9b334a45a8ff | 514 | * @param __INTERRUPT__: TSC interrupt |
| bogdanm | 0:9b334a45a8ff | 515 | * @retval None |
| bogdanm | 0:9b334a45a8ff | 516 | */ |
| bogdanm | 0:9b334a45a8ff | 517 | #define __HAL_TSC_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->IER &= (uint32_t)(~(__INTERRUPT__))) |
| bogdanm | 0:9b334a45a8ff | 518 | |
| bogdanm | 0:9b334a45a8ff | 519 | /** @brief Check if the specified TSC interrupt source is enabled or disabled. |
| bogdanm | 0:9b334a45a8ff | 520 | * @param __HANDLE__: TSC Handle |
| bogdanm | 0:9b334a45a8ff | 521 | * @param __INTERRUPT__: TSC interrupt |
| bogdanm | 0:9b334a45a8ff | 522 | * @retval SET or RESET |
| bogdanm | 0:9b334a45a8ff | 523 | */ |
| bogdanm | 0:9b334a45a8ff | 524 | #define __HAL_TSC_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->IER & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) |
| bogdanm | 0:9b334a45a8ff | 525 | |
| bogdanm | 0:9b334a45a8ff | 526 | /** |
| bogdanm | 0:9b334a45a8ff | 527 | * @brief Get the selected TSC's flag status. |
| bogdanm | 0:9b334a45a8ff | 528 | * @param __HANDLE__: TSC handle |
| bogdanm | 0:9b334a45a8ff | 529 | * @param __FLAG__: TSC flag |
| bogdanm | 0:9b334a45a8ff | 530 | * @retval SET or RESET |
| bogdanm | 0:9b334a45a8ff | 531 | */ |
| bogdanm | 0:9b334a45a8ff | 532 | #define __HAL_TSC_GET_FLAG(__HANDLE__, __FLAG__) ((((__HANDLE__)->Instance->ISR & (__FLAG__)) == (__FLAG__)) ? SET : RESET) |
| bogdanm | 0:9b334a45a8ff | 533 | |
| bogdanm | 0:9b334a45a8ff | 534 | /** |
| bogdanm | 0:9b334a45a8ff | 535 | * @brief Clear the TSC's pending flag. |
| bogdanm | 0:9b334a45a8ff | 536 | * @param __HANDLE__: TSC handle |
| bogdanm | 0:9b334a45a8ff | 537 | * @param __FLAG__: TSC flag |
| bogdanm | 0:9b334a45a8ff | 538 | * @retval None |
| bogdanm | 0:9b334a45a8ff | 539 | */ |
| bogdanm | 0:9b334a45a8ff | 540 | #define __HAL_TSC_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ICR = (__FLAG__)) |
| bogdanm | 0:9b334a45a8ff | 541 | |
| bogdanm | 0:9b334a45a8ff | 542 | /** |
| bogdanm | 0:9b334a45a8ff | 543 | * @brief Enable schmitt trigger hysteresis on a group of IOs |
| bogdanm | 0:9b334a45a8ff | 544 | * @param __HANDLE__: TSC handle |
| bogdanm | 0:9b334a45a8ff | 545 | * @param __GX_IOY_MASK__: IOs mask |
| bogdanm | 0:9b334a45a8ff | 546 | * @retval None |
| bogdanm | 0:9b334a45a8ff | 547 | */ |
| bogdanm | 0:9b334a45a8ff | 548 | #define __HAL_TSC_ENABLE_HYSTERESIS(__HANDLE__, __GX_IOY_MASK__) ((__HANDLE__)->Instance->IOHCR |= (__GX_IOY_MASK__)) |
| bogdanm | 0:9b334a45a8ff | 549 | |
| bogdanm | 0:9b334a45a8ff | 550 | /** |
| bogdanm | 0:9b334a45a8ff | 551 | * @brief Disable schmitt trigger hysteresis on a group of IOs |
| bogdanm | 0:9b334a45a8ff | 552 | * @param __HANDLE__: TSC handle |
| bogdanm | 0:9b334a45a8ff | 553 | * @param __GX_IOY_MASK__: IOs mask |
| bogdanm | 0:9b334a45a8ff | 554 | * @retval None |
| bogdanm | 0:9b334a45a8ff | 555 | */ |
| bogdanm | 0:9b334a45a8ff | 556 | #define __HAL_TSC_DISABLE_HYSTERESIS(__HANDLE__, __GX_IOY_MASK__) ((__HANDLE__)->Instance->IOHCR &= (uint32_t)(~(__GX_IOY_MASK__))) |
| bogdanm | 0:9b334a45a8ff | 557 | |
| bogdanm | 0:9b334a45a8ff | 558 | /** |
| bogdanm | 0:9b334a45a8ff | 559 | * @brief Open analog switch on a group of IOs |
| bogdanm | 0:9b334a45a8ff | 560 | * @param __HANDLE__: TSC handle |
| bogdanm | 0:9b334a45a8ff | 561 | * @param __GX_IOY_MASK__: IOs mask |
| bogdanm | 0:9b334a45a8ff | 562 | * @retval None |
| bogdanm | 0:9b334a45a8ff | 563 | */ |
| bogdanm | 0:9b334a45a8ff | 564 | #define __HAL_TSC_OPEN_ANALOG_SWITCH(__HANDLE__, __GX_IOY_MASK__) ((__HANDLE__)->Instance->IOASCR &= (uint32_t)(~(__GX_IOY_MASK__))) |
| bogdanm | 0:9b334a45a8ff | 565 | |
| bogdanm | 0:9b334a45a8ff | 566 | /** |
| bogdanm | 0:9b334a45a8ff | 567 | * @brief Close analog switch on a group of IOs |
| bogdanm | 0:9b334a45a8ff | 568 | * @param __HANDLE__: TSC handle |
| bogdanm | 0:9b334a45a8ff | 569 | * @param __GX_IOY_MASK__: IOs mask |
| bogdanm | 0:9b334a45a8ff | 570 | * @retval None |
| bogdanm | 0:9b334a45a8ff | 571 | */ |
| bogdanm | 0:9b334a45a8ff | 572 | #define __HAL_TSC_CLOSE_ANALOG_SWITCH(__HANDLE__, __GX_IOY_MASK__) ((__HANDLE__)->Instance->IOASCR |= (__GX_IOY_MASK__)) |
| bogdanm | 0:9b334a45a8ff | 573 | |
| bogdanm | 0:9b334a45a8ff | 574 | /** |
| bogdanm | 0:9b334a45a8ff | 575 | * @brief Enable a group of IOs in channel mode |
| bogdanm | 0:9b334a45a8ff | 576 | * @param __HANDLE__: TSC handle |
| bogdanm | 0:9b334a45a8ff | 577 | * @param __GX_IOY_MASK__: IOs mask |
| bogdanm | 0:9b334a45a8ff | 578 | * @retval None |
| bogdanm | 0:9b334a45a8ff | 579 | */ |
| bogdanm | 0:9b334a45a8ff | 580 | #define __HAL_TSC_ENABLE_CHANNEL(__HANDLE__, __GX_IOY_MASK__) ((__HANDLE__)->Instance->IOCCR |= (__GX_IOY_MASK__)) |
| bogdanm | 0:9b334a45a8ff | 581 | |
| bogdanm | 0:9b334a45a8ff | 582 | /** |
| bogdanm | 0:9b334a45a8ff | 583 | * @brief Disable a group of channel IOs |
| bogdanm | 0:9b334a45a8ff | 584 | * @param __HANDLE__: TSC handle |
| bogdanm | 0:9b334a45a8ff | 585 | * @param __GX_IOY_MASK__: IOs mask |
| bogdanm | 0:9b334a45a8ff | 586 | * @retval None |
| bogdanm | 0:9b334a45a8ff | 587 | */ |
| bogdanm | 0:9b334a45a8ff | 588 | #define __HAL_TSC_DISABLE_CHANNEL(__HANDLE__, __GX_IOY_MASK__) ((__HANDLE__)->Instance->IOCCR &= (uint32_t)(~(__GX_IOY_MASK__))) |
| bogdanm | 0:9b334a45a8ff | 589 | |
| bogdanm | 0:9b334a45a8ff | 590 | /** |
| bogdanm | 0:9b334a45a8ff | 591 | * @brief Enable a group of IOs in sampling mode |
| bogdanm | 0:9b334a45a8ff | 592 | * @param __HANDLE__: TSC handle |
| bogdanm | 0:9b334a45a8ff | 593 | * @param __GX_IOY_MASK__: IOs mask |
| bogdanm | 0:9b334a45a8ff | 594 | * @retval None |
| bogdanm | 0:9b334a45a8ff | 595 | */ |
| bogdanm | 0:9b334a45a8ff | 596 | #define __HAL_TSC_ENABLE_SAMPLING(__HANDLE__, __GX_IOY_MASK__) ((__HANDLE__)->Instance->IOSCR |= (__GX_IOY_MASK__)) |
| bogdanm | 0:9b334a45a8ff | 597 | |
| bogdanm | 0:9b334a45a8ff | 598 | /** |
| bogdanm | 0:9b334a45a8ff | 599 | * @brief Disable a group of sampling IOs |
| bogdanm | 0:9b334a45a8ff | 600 | * @param __HANDLE__: TSC handle |
| bogdanm | 0:9b334a45a8ff | 601 | * @param __GX_IOY_MASK__: IOs mask |
| bogdanm | 0:9b334a45a8ff | 602 | * @retval None |
| bogdanm | 0:9b334a45a8ff | 603 | */ |
| bogdanm | 0:9b334a45a8ff | 604 | #define __HAL_TSC_DISABLE_SAMPLING(__HANDLE__, __GX_IOY_MASK__) ((__HANDLE__)->Instance->IOSCR &= (uint32_t)(~(__GX_IOY_MASK__))) |
| bogdanm | 0:9b334a45a8ff | 605 | |
| bogdanm | 0:9b334a45a8ff | 606 | /** |
| bogdanm | 0:9b334a45a8ff | 607 | * @brief Enable acquisition groups |
| bogdanm | 0:9b334a45a8ff | 608 | * @param __HANDLE__: TSC handle |
| bogdanm | 0:9b334a45a8ff | 609 | * @param __GX_MASK__: Groups mask |
| bogdanm | 0:9b334a45a8ff | 610 | * @retval None |
| bogdanm | 0:9b334a45a8ff | 611 | */ |
| bogdanm | 0:9b334a45a8ff | 612 | #define __HAL_TSC_ENABLE_GROUP(__HANDLE__, __GX_MASK__) ((__HANDLE__)->Instance->IOGCSR |= (__GX_MASK__)) |
| bogdanm | 0:9b334a45a8ff | 613 | |
| bogdanm | 0:9b334a45a8ff | 614 | /** |
| bogdanm | 0:9b334a45a8ff | 615 | * @brief Disable acquisition groups |
| bogdanm | 0:9b334a45a8ff | 616 | * @param __HANDLE__: TSC handle |
| bogdanm | 0:9b334a45a8ff | 617 | * @param __GX_MASK__: Groups mask |
| bogdanm | 0:9b334a45a8ff | 618 | * @retval None |
| bogdanm | 0:9b334a45a8ff | 619 | */ |
| bogdanm | 0:9b334a45a8ff | 620 | #define __HAL_TSC_DISABLE_GROUP(__HANDLE__, __GX_MASK__) ((__HANDLE__)->Instance->IOGCSR &= (uint32_t)(~(__GX_MASK__))) |
| bogdanm | 0:9b334a45a8ff | 621 | |
| bogdanm | 0:9b334a45a8ff | 622 | /** @brief Gets acquisition group status |
| bogdanm | 0:9b334a45a8ff | 623 | * @param __HANDLE__: TSC Handle |
| bogdanm | 0:9b334a45a8ff | 624 | * @param __GX_INDEX__: Group index |
| bogdanm | 0:9b334a45a8ff | 625 | * @retval SET or RESET |
| bogdanm | 0:9b334a45a8ff | 626 | */ |
| bogdanm | 0:9b334a45a8ff | 627 | #define __HAL_TSC_GET_GROUP_STATUS(__HANDLE__, __GX_INDEX__) \ |
| bogdanm | 0:9b334a45a8ff | 628 | ((((__HANDLE__)->Instance->IOGCSR & (uint32_t)((uint32_t)1 << ((__GX_INDEX__) + (uint32_t)16))) == (uint32_t)((uint32_t)1 << ((__GX_INDEX__) + (uint32_t)16))) ? TSC_GROUP_COMPLETED : TSC_GROUP_ONGOING) |
| bogdanm | 0:9b334a45a8ff | 629 | |
| bogdanm | 0:9b334a45a8ff | 630 | /** |
| bogdanm | 0:9b334a45a8ff | 631 | * @} |
| bogdanm | 0:9b334a45a8ff | 632 | */ |
| bogdanm | 0:9b334a45a8ff | 633 | |
| bogdanm | 0:9b334a45a8ff | 634 | /* Exported functions --------------------------------------------------------*/ |
| bogdanm | 0:9b334a45a8ff | 635 | /** @addtogroup TSC_Exported_Functions TSC Exported Functions |
| bogdanm | 0:9b334a45a8ff | 636 | * @{ |
| bogdanm | 0:9b334a45a8ff | 637 | */ |
| bogdanm | 0:9b334a45a8ff | 638 | |
| bogdanm | 0:9b334a45a8ff | 639 | /** @addtogroup TSC_Exported_Functions_Group1 Initialization/de-initialization functions |
| bogdanm | 0:9b334a45a8ff | 640 | * @brief Initialization and Configuration functions |
| bogdanm | 0:9b334a45a8ff | 641 | * @{ |
| bogdanm | 0:9b334a45a8ff | 642 | */ |
| bogdanm | 0:9b334a45a8ff | 643 | /* Initialization and de-initialization functions *****************************/ |
| bogdanm | 0:9b334a45a8ff | 644 | HAL_StatusTypeDef HAL_TSC_Init(TSC_HandleTypeDef* htsc); |
| bogdanm | 0:9b334a45a8ff | 645 | HAL_StatusTypeDef HAL_TSC_DeInit(TSC_HandleTypeDef *htsc); |
| bogdanm | 0:9b334a45a8ff | 646 | void HAL_TSC_MspInit(TSC_HandleTypeDef* htsc); |
| bogdanm | 0:9b334a45a8ff | 647 | void HAL_TSC_MspDeInit(TSC_HandleTypeDef* htsc); |
| bogdanm | 0:9b334a45a8ff | 648 | /** |
| bogdanm | 0:9b334a45a8ff | 649 | * @} |
| bogdanm | 0:9b334a45a8ff | 650 | */ |
| bogdanm | 0:9b334a45a8ff | 651 | |
| bogdanm | 0:9b334a45a8ff | 652 | /** @addtogroup TSC_Exported_Functions_Group2 IO operation functions |
| bogdanm | 0:9b334a45a8ff | 653 | * @brief IO operation functions * @{ |
| bogdanm | 0:9b334a45a8ff | 654 | */ |
| bogdanm | 0:9b334a45a8ff | 655 | /* IO operation functions *****************************************************/ |
| bogdanm | 0:9b334a45a8ff | 656 | HAL_StatusTypeDef HAL_TSC_Start(TSC_HandleTypeDef* htsc); |
| bogdanm | 0:9b334a45a8ff | 657 | HAL_StatusTypeDef HAL_TSC_Start_IT(TSC_HandleTypeDef* htsc); |
| bogdanm | 0:9b334a45a8ff | 658 | HAL_StatusTypeDef HAL_TSC_Stop(TSC_HandleTypeDef* htsc); |
| bogdanm | 0:9b334a45a8ff | 659 | HAL_StatusTypeDef HAL_TSC_Stop_IT(TSC_HandleTypeDef* htsc); |
| bogdanm | 0:9b334a45a8ff | 660 | TSC_GroupStatusTypeDef HAL_TSC_GroupGetStatus(TSC_HandleTypeDef* htsc, uint32_t gx_index); |
| bogdanm | 0:9b334a45a8ff | 661 | uint32_t HAL_TSC_GroupGetValue(TSC_HandleTypeDef* htsc, uint32_t gx_index); |
| bogdanm | 0:9b334a45a8ff | 662 | /** |
| bogdanm | 0:9b334a45a8ff | 663 | * @} |
| bogdanm | 0:9b334a45a8ff | 664 | */ |
| bogdanm | 0:9b334a45a8ff | 665 | |
| bogdanm | 0:9b334a45a8ff | 666 | /** @addtogroup TSC_Exported_Functions_Group3 Peripheral Control functions |
| bogdanm | 0:9b334a45a8ff | 667 | * @brief Peripheral Control functions |
| bogdanm | 0:9b334a45a8ff | 668 | * @{ |
| bogdanm | 0:9b334a45a8ff | 669 | */ |
| bogdanm | 0:9b334a45a8ff | 670 | /* Peripheral Control functions ***********************************************/ |
| bogdanm | 0:9b334a45a8ff | 671 | HAL_StatusTypeDef HAL_TSC_IOConfig(TSC_HandleTypeDef* htsc, TSC_IOConfigTypeDef* config); |
| bogdanm | 0:9b334a45a8ff | 672 | HAL_StatusTypeDef HAL_TSC_IODischarge(TSC_HandleTypeDef* htsc, uint32_t choice); |
| bogdanm | 0:9b334a45a8ff | 673 | /** |
| bogdanm | 0:9b334a45a8ff | 674 | * @} |
| bogdanm | 0:9b334a45a8ff | 675 | */ |
| bogdanm | 0:9b334a45a8ff | 676 | |
| bogdanm | 0:9b334a45a8ff | 677 | /** @addtogroup TSC_Exported_Functions_Group4 State functions |
| bogdanm | 0:9b334a45a8ff | 678 | * @brief State functions |
| bogdanm | 0:9b334a45a8ff | 679 | * @{ |
| bogdanm | 0:9b334a45a8ff | 680 | */ |
| bogdanm | 0:9b334a45a8ff | 681 | /* Peripheral State and Error functions ***************************************/ |
| bogdanm | 0:9b334a45a8ff | 682 | HAL_TSC_StateTypeDef HAL_TSC_GetState(TSC_HandleTypeDef* htsc); |
| bogdanm | 0:9b334a45a8ff | 683 | HAL_StatusTypeDef HAL_TSC_PollForAcquisition(TSC_HandleTypeDef* htsc); |
| bogdanm | 0:9b334a45a8ff | 684 | void HAL_TSC_IRQHandler(TSC_HandleTypeDef* htsc); |
| bogdanm | 0:9b334a45a8ff | 685 | /** |
| bogdanm | 0:9b334a45a8ff | 686 | * @} |
| bogdanm | 0:9b334a45a8ff | 687 | */ |
| bogdanm | 0:9b334a45a8ff | 688 | |
| bogdanm | 0:9b334a45a8ff | 689 | /** @addtogroup TSC_Exported_Functions_Group5 Callback functions |
| bogdanm | 0:9b334a45a8ff | 690 | * @brief Callback functions |
| bogdanm | 0:9b334a45a8ff | 691 | * @{ |
| bogdanm | 0:9b334a45a8ff | 692 | */ |
| bogdanm | 0:9b334a45a8ff | 693 | /* Callback functions *********************************************************/ |
| bogdanm | 0:9b334a45a8ff | 694 | void HAL_TSC_ConvCpltCallback(TSC_HandleTypeDef* htsc); |
| bogdanm | 0:9b334a45a8ff | 695 | void HAL_TSC_ErrorCallback(TSC_HandleTypeDef* htsc); |
| bogdanm | 0:9b334a45a8ff | 696 | /** |
| bogdanm | 0:9b334a45a8ff | 697 | * @} |
| bogdanm | 0:9b334a45a8ff | 698 | */ |
| bogdanm | 0:9b334a45a8ff | 699 | |
| bogdanm | 0:9b334a45a8ff | 700 | /** |
| bogdanm | 0:9b334a45a8ff | 701 | * @} |
| bogdanm | 0:9b334a45a8ff | 702 | */ |
| bogdanm | 0:9b334a45a8ff | 703 | |
| bogdanm | 0:9b334a45a8ff | 704 | /** |
| bogdanm | 0:9b334a45a8ff | 705 | * @} |
| bogdanm | 0:9b334a45a8ff | 706 | */ |
| bogdanm | 0:9b334a45a8ff | 707 | |
| bogdanm | 0:9b334a45a8ff | 708 | /** |
| bogdanm | 0:9b334a45a8ff | 709 | * @} |
| bogdanm | 0:9b334a45a8ff | 710 | */ |
| bogdanm | 0:9b334a45a8ff | 711 | |
| bogdanm | 0:9b334a45a8ff | 712 | #endif /* defined(STM32F051x8) || defined(STM32F071xB) || defined(STM32F091xC) || */ |
| bogdanm | 0:9b334a45a8ff | 713 | /* defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || */ |
| bogdanm | 0:9b334a45a8ff | 714 | /* defined(STM32F058xx) || defined(STM32F078xx) || defined(STM32F098xx) */ |
| bogdanm | 0:9b334a45a8ff | 715 | |
| bogdanm | 0:9b334a45a8ff | 716 | |
| bogdanm | 0:9b334a45a8ff | 717 | #ifdef __cplusplus |
| bogdanm | 0:9b334a45a8ff | 718 | } |
| bogdanm | 0:9b334a45a8ff | 719 | #endif |
| bogdanm | 0:9b334a45a8ff | 720 | |
| bogdanm | 0:9b334a45a8ff | 721 | #endif /*__STM32F0xx_TSC_H */ |
| bogdanm | 0:9b334a45a8ff | 722 | |
| bogdanm | 0:9b334a45a8ff | 723 | /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ |
| bogdanm | 0:9b334a45a8ff | 724 |