en 129
fix LPC812 PWM
Fork of
mbed-dev
by 
mbed official
targets/cmsis/TARGET_STM/TARGET_STM32L4/stm32l4xx_hal.h@129:2e517c56bcfb, 2016-05-16 (annotated)
- Committer:
- nameless129
- Date:
- Mon May 16 16:50:30 2016 +0000
- Revision:
- 129:2e517c56bcfb
- Parent:
- 0:9b334a45a8ff
PWM Fix:Duty 0%??H???????????????
Who changed what in which revision?
| User | Revision | Line number | New contents of line |
|---|---|---|---|
| bogdanm | 0:9b334a45a8ff | 1 | /** |
| bogdanm | 0:9b334a45a8ff | 2 | ****************************************************************************** |
| bogdanm | 0:9b334a45a8ff | 3 | * @file stm32l4xx_hal.h |
| bogdanm | 0:9b334a45a8ff | 4 | * @author MCD Application Team |
| bogdanm | 0:9b334a45a8ff | 5 | * @version V1.0.0 |
| bogdanm | 0:9b334a45a8ff | 6 | * @date 26-June-2015 |
| bogdanm | 0:9b334a45a8ff | 7 | * @brief This file contains all the functions prototypes for the HAL |
| bogdanm | 0:9b334a45a8ff | 8 | * module driver. |
| bogdanm | 0:9b334a45a8ff | 9 | ****************************************************************************** |
| bogdanm | 0:9b334a45a8ff | 10 | * @attention |
| bogdanm | 0:9b334a45a8ff | 11 | * |
| bogdanm | 0:9b334a45a8ff | 12 | * <h2><center>© COPYRIGHT(c) 2015 STMicroelectronics</center></h2> |
| bogdanm | 0:9b334a45a8ff | 13 | * |
| bogdanm | 0:9b334a45a8ff | 14 | * Redistribution and use in source and binary forms, with or without modification, |
| bogdanm | 0:9b334a45a8ff | 15 | * are permitted provided that the following conditions are met: |
| bogdanm | 0:9b334a45a8ff | 16 | * 1. Redistributions of source code must retain the above copyright notice, |
| bogdanm | 0:9b334a45a8ff | 17 | * this list of conditions and the following disclaimer. |
| bogdanm | 0:9b334a45a8ff | 18 | * 2. Redistributions in binary form must reproduce the above copyright notice, |
| bogdanm | 0:9b334a45a8ff | 19 | * this list of conditions and the following disclaimer in the documentation |
| bogdanm | 0:9b334a45a8ff | 20 | * and/or other materials provided with the distribution. |
| bogdanm | 0:9b334a45a8ff | 21 | * 3. Neither the name of STMicroelectronics nor the names of its contributors |
| bogdanm | 0:9b334a45a8ff | 22 | * may be used to endorse or promote products derived from this software |
| bogdanm | 0:9b334a45a8ff | 23 | * without specific prior written permission. |
| bogdanm | 0:9b334a45a8ff | 24 | * |
| bogdanm | 0:9b334a45a8ff | 25 | * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" |
| bogdanm | 0:9b334a45a8ff | 26 | * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
| bogdanm | 0:9b334a45a8ff | 27 | * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE |
| bogdanm | 0:9b334a45a8ff | 28 | * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE |
| bogdanm | 0:9b334a45a8ff | 29 | * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
| bogdanm | 0:9b334a45a8ff | 30 | * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR |
| bogdanm | 0:9b334a45a8ff | 31 | * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER |
| bogdanm | 0:9b334a45a8ff | 32 | * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, |
| bogdanm | 0:9b334a45a8ff | 33 | * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE |
| bogdanm | 0:9b334a45a8ff | 34 | * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
| bogdanm | 0:9b334a45a8ff | 35 | * |
| bogdanm | 0:9b334a45a8ff | 36 | ****************************************************************************** |
| bogdanm | 0:9b334a45a8ff | 37 | */ |
| bogdanm | 0:9b334a45a8ff | 38 | |
| bogdanm | 0:9b334a45a8ff | 39 | /* Define to prevent recursive inclusion -------------------------------------*/ |
| bogdanm | 0:9b334a45a8ff | 40 | #ifndef __STM32L4xx_HAL_H |
| bogdanm | 0:9b334a45a8ff | 41 | #define __STM32L4xx_HAL_H |
| bogdanm | 0:9b334a45a8ff | 42 | |
| bogdanm | 0:9b334a45a8ff | 43 | #ifdef __cplusplus |
| bogdanm | 0:9b334a45a8ff | 44 | extern "C" { |
| bogdanm | 0:9b334a45a8ff | 45 | #endif |
| bogdanm | 0:9b334a45a8ff | 46 | |
| bogdanm | 0:9b334a45a8ff | 47 | /* Includes ------------------------------------------------------------------*/ |
| bogdanm | 0:9b334a45a8ff | 48 | #include "stm32l4xx_hal_conf.h" |
| bogdanm | 0:9b334a45a8ff | 49 | |
| bogdanm | 0:9b334a45a8ff | 50 | /** @addtogroup STM32L4xx_HAL_Driver |
| bogdanm | 0:9b334a45a8ff | 51 | * @{ |
| bogdanm | 0:9b334a45a8ff | 52 | */ |
| bogdanm | 0:9b334a45a8ff | 53 | |
| bogdanm | 0:9b334a45a8ff | 54 | /** @addtogroup HAL |
| bogdanm | 0:9b334a45a8ff | 55 | * @{ |
| bogdanm | 0:9b334a45a8ff | 56 | */ |
| bogdanm | 0:9b334a45a8ff | 57 | |
| bogdanm | 0:9b334a45a8ff | 58 | /* Exported types ------------------------------------------------------------*/ |
| bogdanm | 0:9b334a45a8ff | 59 | /* Exported constants --------------------------------------------------------*/ |
| bogdanm | 0:9b334a45a8ff | 60 | /** @defgroup SYSCFG_Exported_Constants SYSCFG Exported Constants |
| bogdanm | 0:9b334a45a8ff | 61 | * @{ |
| bogdanm | 0:9b334a45a8ff | 62 | */ |
| bogdanm | 0:9b334a45a8ff | 63 | |
| bogdanm | 0:9b334a45a8ff | 64 | /** @defgroup SYSCFG_BootMode Boot Mode |
| bogdanm | 0:9b334a45a8ff | 65 | * @{ |
| bogdanm | 0:9b334a45a8ff | 66 | */ |
| bogdanm | 0:9b334a45a8ff | 67 | #define SYSCFG_BOOT_MAINFLASH ((uint32_t)0x00000000) |
| bogdanm | 0:9b334a45a8ff | 68 | #define SYSCFG_BOOT_SYSTEMFLASH SYSCFG_MEMRMP_MEM_MODE_0 |
| bogdanm | 0:9b334a45a8ff | 69 | #define SYSCFG_BOOT_FMC SYSCFG_MEMRMP_MEM_MODE_1 |
| bogdanm | 0:9b334a45a8ff | 70 | #define SYSCFG_BOOT_SRAM (SYSCFG_MEMRMP_MEM_MODE_1 | SYSCFG_MEMRMP_MEM_MODE_0) |
| bogdanm | 0:9b334a45a8ff | 71 | #define SYSCFG_BOOT_QUADSPI (SYSCFG_MEMRMP_MEM_MODE_2 | SYSCFG_MEMRMP_MEM_MODE_1) |
| bogdanm | 0:9b334a45a8ff | 72 | |
| bogdanm | 0:9b334a45a8ff | 73 | /** |
| bogdanm | 0:9b334a45a8ff | 74 | * @} |
| bogdanm | 0:9b334a45a8ff | 75 | */ |
| bogdanm | 0:9b334a45a8ff | 76 | |
| bogdanm | 0:9b334a45a8ff | 77 | /** @defgroup SYSCFG_FPU_Interrupts FPU Interrupts |
| bogdanm | 0:9b334a45a8ff | 78 | * @{ |
| bogdanm | 0:9b334a45a8ff | 79 | */ |
| bogdanm | 0:9b334a45a8ff | 80 | #define SYSCFG_IT_FPU_IOC SYSCFG_CFGR1_FPU_IE_0 /*!< Floating Point Unit Invalid operation Interrupt */ |
| bogdanm | 0:9b334a45a8ff | 81 | #define SYSCFG_IT_FPU_DZC SYSCFG_CFGR1_FPU_IE_1 /*!< Floating Point Unit Divide-by-zero Interrupt */ |
| bogdanm | 0:9b334a45a8ff | 82 | #define SYSCFG_IT_FPU_UFC SYSCFG_CFGR1_FPU_IE_2 /*!< Floating Point Unit Underflow Interrupt */ |
| bogdanm | 0:9b334a45a8ff | 83 | #define SYSCFG_IT_FPU_OFC SYSCFG_CFGR1_FPU_IE_3 /*!< Floating Point Unit Overflow Interrupt */ |
| bogdanm | 0:9b334a45a8ff | 84 | #define SYSCFG_IT_FPU_IDC SYSCFG_CFGR1_FPU_IE_4 /*!< Floating Point Unit Input denormal Interrupt */ |
| bogdanm | 0:9b334a45a8ff | 85 | #define SYSCFG_IT_FPU_IXC SYSCFG_CFGR1_FPU_IE_5 /*!< Floating Point Unit Inexact Interrupt */ |
| bogdanm | 0:9b334a45a8ff | 86 | |
| bogdanm | 0:9b334a45a8ff | 87 | /** |
| bogdanm | 0:9b334a45a8ff | 88 | * @} |
| bogdanm | 0:9b334a45a8ff | 89 | */ |
| bogdanm | 0:9b334a45a8ff | 90 | |
| bogdanm | 0:9b334a45a8ff | 91 | /** @defgroup SYSCFG_SRAM2WRP SRAM2 Write protection |
| bogdanm | 0:9b334a45a8ff | 92 | * @{ |
| bogdanm | 0:9b334a45a8ff | 93 | */ |
| bogdanm | 0:9b334a45a8ff | 94 | #define SYSCFG_SRAM2WRP_PAGE0 SYSCFG_SWPR_PAGE0 /*!< SRAM2 Write protection page 0 */ |
| bogdanm | 0:9b334a45a8ff | 95 | #define SYSCFG_SRAM2WRP_PAGE1 SYSCFG_SWPR_PAGE1 /*!< SRAM2 Write protection page 1 */ |
| bogdanm | 0:9b334a45a8ff | 96 | #define SYSCFG_SRAM2WRP_PAGE2 SYSCFG_SWPR_PAGE2 /*!< SRAM2 Write protection page 2 */ |
| bogdanm | 0:9b334a45a8ff | 97 | #define SYSCFG_SRAM2WRP_PAGE3 SYSCFG_SWPR_PAGE3 /*!< SRAM2 Write protection page 3 */ |
| bogdanm | 0:9b334a45a8ff | 98 | #define SYSCFG_SRAM2WRP_PAGE4 SYSCFG_SWPR_PAGE4 /*!< SRAM2 Write protection page 4 */ |
| bogdanm | 0:9b334a45a8ff | 99 | #define SYSCFG_SRAM2WRP_PAGE5 SYSCFG_SWPR_PAGE5 /*!< SRAM2 Write protection page 5 */ |
| bogdanm | 0:9b334a45a8ff | 100 | #define SYSCFG_SRAM2WRP_PAGE6 SYSCFG_SWPR_PAGE6 /*!< SRAM2 Write protection page 6 */ |
| bogdanm | 0:9b334a45a8ff | 101 | #define SYSCFG_SRAM2WRP_PAGE7 SYSCFG_SWPR_PAGE7 /*!< SRAM2 Write protection page 7 */ |
| bogdanm | 0:9b334a45a8ff | 102 | #define SYSCFG_SRAM2WRP_PAGE8 SYSCFG_SWPR_PAGE8 /*!< SRAM2 Write protection page 8 */ |
| bogdanm | 0:9b334a45a8ff | 103 | #define SYSCFG_SRAM2WRP_PAGE9 SYSCFG_SWPR_PAGE9 /*!< SRAM2 Write protection page 9 */ |
| bogdanm | 0:9b334a45a8ff | 104 | #define SYSCFG_SRAM2WRP_PAGE10 SYSCFG_SWPR_PAGE10 /*!< SRAM2 Write protection page 10 */ |
| bogdanm | 0:9b334a45a8ff | 105 | #define SYSCFG_SRAM2WRP_PAGE11 SYSCFG_SWPR_PAGE11 /*!< SRAM2 Write protection page 11 */ |
| bogdanm | 0:9b334a45a8ff | 106 | #define SYSCFG_SRAM2WRP_PAGE12 SYSCFG_SWPR_PAGE12 /*!< SRAM2 Write protection page 12 */ |
| bogdanm | 0:9b334a45a8ff | 107 | #define SYSCFG_SRAM2WRP_PAGE13 SYSCFG_SWPR_PAGE13 /*!< SRAM2 Write protection page 13 */ |
| bogdanm | 0:9b334a45a8ff | 108 | #define SYSCFG_SRAM2WRP_PAGE14 SYSCFG_SWPR_PAGE14 /*!< SRAM2 Write protection page 14 */ |
| bogdanm | 0:9b334a45a8ff | 109 | #define SYSCFG_SRAM2WRP_PAGE15 SYSCFG_SWPR_PAGE15 /*!< SRAM2 Write protection page 15 */ |
| bogdanm | 0:9b334a45a8ff | 110 | #define SYSCFG_SRAM2WRP_PAGE16 SYSCFG_SWPR_PAGE16 /*!< SRAM2 Write protection page 16 */ |
| bogdanm | 0:9b334a45a8ff | 111 | #define SYSCFG_SRAM2WRP_PAGE17 SYSCFG_SWPR_PAGE17 /*!< SRAM2 Write protection page 17 */ |
| bogdanm | 0:9b334a45a8ff | 112 | #define SYSCFG_SRAM2WRP_PAGE18 SYSCFG_SWPR_PAGE18 /*!< SRAM2 Write protection page 18 */ |
| bogdanm | 0:9b334a45a8ff | 113 | #define SYSCFG_SRAM2WRP_PAGE19 SYSCFG_SWPR_PAGE19 /*!< SRAM2 Write protection page 19 */ |
| bogdanm | 0:9b334a45a8ff | 114 | #define SYSCFG_SRAM2WRP_PAGE20 SYSCFG_SWPR_PAGE20 /*!< SRAM2 Write protection page 20 */ |
| bogdanm | 0:9b334a45a8ff | 115 | #define SYSCFG_SRAM2WRP_PAGE21 SYSCFG_SWPR_PAGE21 /*!< SRAM2 Write protection page 21 */ |
| bogdanm | 0:9b334a45a8ff | 116 | #define SYSCFG_SRAM2WRP_PAGE22 SYSCFG_SWPR_PAGE22 /*!< SRAM2 Write protection page 22 */ |
| bogdanm | 0:9b334a45a8ff | 117 | #define SYSCFG_SRAM2WRP_PAGE23 SYSCFG_SWPR_PAGE23 /*!< SRAM2 Write protection page 23 */ |
| bogdanm | 0:9b334a45a8ff | 118 | #define SYSCFG_SRAM2WRP_PAGE24 SYSCFG_SWPR_PAGE24 /*!< SRAM2 Write protection page 24 */ |
| bogdanm | 0:9b334a45a8ff | 119 | #define SYSCFG_SRAM2WRP_PAGE25 SYSCFG_SWPR_PAGE25 /*!< SRAM2 Write protection page 25 */ |
| bogdanm | 0:9b334a45a8ff | 120 | #define SYSCFG_SRAM2WRP_PAGE26 SYSCFG_SWPR_PAGE26 /*!< SRAM2 Write protection page 26 */ |
| bogdanm | 0:9b334a45a8ff | 121 | #define SYSCFG_SRAM2WRP_PAGE27 SYSCFG_SWPR_PAGE27 /*!< SRAM2 Write protection page 27 */ |
| bogdanm | 0:9b334a45a8ff | 122 | #define SYSCFG_SRAM2WRP_PAGE28 SYSCFG_SWPR_PAGE28 /*!< SRAM2 Write protection page 28 */ |
| bogdanm | 0:9b334a45a8ff | 123 | #define SYSCFG_SRAM2WRP_PAGE29 SYSCFG_SWPR_PAGE29 /*!< SRAM2 Write protection page 29 */ |
| bogdanm | 0:9b334a45a8ff | 124 | #define SYSCFG_SRAM2WRP_PAGE30 SYSCFG_SWPR_PAGE30 /*!< SRAM2 Write protection page 30 */ |
| bogdanm | 0:9b334a45a8ff | 125 | #define SYSCFG_SRAM2WRP_PAGE31 SYSCFG_SWPR_PAGE31 /*!< SRAM2 Write protection page 31 */ |
| bogdanm | 0:9b334a45a8ff | 126 | |
| bogdanm | 0:9b334a45a8ff | 127 | /** |
| bogdanm | 0:9b334a45a8ff | 128 | * @} |
| bogdanm | 0:9b334a45a8ff | 129 | */ |
| bogdanm | 0:9b334a45a8ff | 130 | |
| bogdanm | 0:9b334a45a8ff | 131 | /** @defgroup SYSCFG_VREFBUF_VoltageScale VREFBUF Voltage Scale |
| bogdanm | 0:9b334a45a8ff | 132 | * @{ |
| bogdanm | 0:9b334a45a8ff | 133 | */ |
| bogdanm | 0:9b334a45a8ff | 134 | #define SYSCFG_VREFBUF_VOLTAGE_SCALE0 ((uint32_t)0x00000000) /*!< Voltage reference scale 0 (VREF_OUT1) */ |
| bogdanm | 0:9b334a45a8ff | 135 | #define SYSCFG_VREFBUF_VOLTAGE_SCALE1 VREFBUF_CSR_VRS /*!< Voltage reference scale 1 (VREF_OUT2) */ |
| bogdanm | 0:9b334a45a8ff | 136 | |
| bogdanm | 0:9b334a45a8ff | 137 | /** |
| bogdanm | 0:9b334a45a8ff | 138 | * @} |
| bogdanm | 0:9b334a45a8ff | 139 | */ |
| bogdanm | 0:9b334a45a8ff | 140 | |
| bogdanm | 0:9b334a45a8ff | 141 | /** @defgroup SYSCFG_VREFBUF_HighImpedance VREFBUF High Impedance |
| bogdanm | 0:9b334a45a8ff | 142 | * @{ |
| bogdanm | 0:9b334a45a8ff | 143 | */ |
| bogdanm | 0:9b334a45a8ff | 144 | #define SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE ((uint32_t)0x00000000) /*!< VREF_plus pin is internally connected to Voltage reference buffer output */ |
| bogdanm | 0:9b334a45a8ff | 145 | #define SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE VREFBUF_CSR_HIZ /*!< VREF_plus pin is high impedance */ |
| bogdanm | 0:9b334a45a8ff | 146 | |
| bogdanm | 0:9b334a45a8ff | 147 | /** |
| bogdanm | 0:9b334a45a8ff | 148 | * @} |
| bogdanm | 0:9b334a45a8ff | 149 | */ |
| bogdanm | 0:9b334a45a8ff | 150 | |
| bogdanm | 0:9b334a45a8ff | 151 | /** @defgroup SYSCFG_flags_definition Flags |
| bogdanm | 0:9b334a45a8ff | 152 | * @{ |
| bogdanm | 0:9b334a45a8ff | 153 | */ |
| bogdanm | 0:9b334a45a8ff | 154 | |
| bogdanm | 0:9b334a45a8ff | 155 | #define SYSCFG_FLAG_SRAM2_PE SYSCFG_CFGR2_SPF /*!< SRAM2 parity error */ |
| bogdanm | 0:9b334a45a8ff | 156 | #define SYSCFG_FLAG_SRAM2_BUSY SYSCFG_SCSR_SRAM2BSY /*!< SRAM2 busy by erase operation */ |
| bogdanm | 0:9b334a45a8ff | 157 | |
| bogdanm | 0:9b334a45a8ff | 158 | /** |
| bogdanm | 0:9b334a45a8ff | 159 | * @} |
| bogdanm | 0:9b334a45a8ff | 160 | */ |
| bogdanm | 0:9b334a45a8ff | 161 | |
| bogdanm | 0:9b334a45a8ff | 162 | /** @defgroup SYSCFG_FastModePlus_GPIO Fast-mode Plus on GPIO |
| bogdanm | 0:9b334a45a8ff | 163 | * @{ |
| bogdanm | 0:9b334a45a8ff | 164 | */ |
| bogdanm | 0:9b334a45a8ff | 165 | |
| bogdanm | 0:9b334a45a8ff | 166 | /** @brief Fast-mode Plus driving capability on a specific GPIO |
| bogdanm | 0:9b334a45a8ff | 167 | */ |
| bogdanm | 0:9b334a45a8ff | 168 | #define SYSCFG_FASTMODEPLUS_PB6 SYSCFG_CFGR1_I2C_PB6_FMP /*!< Enable Fast-mode Plus on PB6 */ |
| bogdanm | 0:9b334a45a8ff | 169 | #define SYSCFG_FASTMODEPLUS_PB7 SYSCFG_CFGR1_I2C_PB7_FMP /*!< Enable Fast-mode Plus on PB7 */ |
| bogdanm | 0:9b334a45a8ff | 170 | #define SYSCFG_FASTMODEPLUS_PB8 SYSCFG_CFGR1_I2C_PB8_FMP /*!< Enable Fast-mode Plus on PB8 */ |
| bogdanm | 0:9b334a45a8ff | 171 | #define SYSCFG_FASTMODEPLUS_PB9 SYSCFG_CFGR1_I2C_PB9_FMP /*!< Enable Fast-mode Plus on PB9 */ |
| bogdanm | 0:9b334a45a8ff | 172 | |
| bogdanm | 0:9b334a45a8ff | 173 | /** |
| bogdanm | 0:9b334a45a8ff | 174 | * @} |
| bogdanm | 0:9b334a45a8ff | 175 | */ |
| bogdanm | 0:9b334a45a8ff | 176 | |
| bogdanm | 0:9b334a45a8ff | 177 | /** |
| bogdanm | 0:9b334a45a8ff | 178 | * @} |
| bogdanm | 0:9b334a45a8ff | 179 | */ |
| bogdanm | 0:9b334a45a8ff | 180 | |
| bogdanm | 0:9b334a45a8ff | 181 | /* Exported macros -----------------------------------------------------------*/ |
| bogdanm | 0:9b334a45a8ff | 182 | |
| bogdanm | 0:9b334a45a8ff | 183 | /** @defgroup DBGMCU_Exported_Macros DBGMCU Exported Macros |
| bogdanm | 0:9b334a45a8ff | 184 | * @{ |
| bogdanm | 0:9b334a45a8ff | 185 | */ |
| bogdanm | 0:9b334a45a8ff | 186 | |
| bogdanm | 0:9b334a45a8ff | 187 | /** @brief Freeze/Unfreeze Peripherals in Debug mode |
| bogdanm | 0:9b334a45a8ff | 188 | */ |
| bogdanm | 0:9b334a45a8ff | 189 | #if defined(DBGMCU_APB1FZR1_DBG_TIM2_STOP) |
| bogdanm | 0:9b334a45a8ff | 190 | #define __HAL_DBGMCU_FREEZE_TIM2() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_TIM2_STOP) |
| bogdanm | 0:9b334a45a8ff | 191 | #define __HAL_DBGMCU_UNFREEZE_TIM2() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_TIM2_STOP) |
| bogdanm | 0:9b334a45a8ff | 192 | #endif |
| bogdanm | 0:9b334a45a8ff | 193 | |
| bogdanm | 0:9b334a45a8ff | 194 | #if defined(DBGMCU_APB1FZR1_DBG_TIM3_STOP) |
| bogdanm | 0:9b334a45a8ff | 195 | #define __HAL_DBGMCU_FREEZE_TIM3() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_TIM3_STOP) |
| bogdanm | 0:9b334a45a8ff | 196 | #define __HAL_DBGMCU_UNFREEZE_TIM3() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_TIM3_STOP) |
| bogdanm | 0:9b334a45a8ff | 197 | #endif |
| bogdanm | 0:9b334a45a8ff | 198 | |
| bogdanm | 0:9b334a45a8ff | 199 | #if defined(DBGMCU_APB1FZR1_DBG_TIM4_STOP) |
| bogdanm | 0:9b334a45a8ff | 200 | #define __HAL_DBGMCU_FREEZE_TIM4() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_TIM4_STOP) |
| bogdanm | 0:9b334a45a8ff | 201 | #define __HAL_DBGMCU_UNFREEZE_TIM4() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_TIM4_STOP) |
| bogdanm | 0:9b334a45a8ff | 202 | #endif |
| bogdanm | 0:9b334a45a8ff | 203 | |
| bogdanm | 0:9b334a45a8ff | 204 | #if defined(DBGMCU_APB1FZR1_DBG_TIM5_STOP) |
| bogdanm | 0:9b334a45a8ff | 205 | #define __HAL_DBGMCU_FREEZE_TIM5() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_TIM5_STOP) |
| bogdanm | 0:9b334a45a8ff | 206 | #define __HAL_DBGMCU_UNFREEZE_TIM5() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_TIM5_STOP) |
| bogdanm | 0:9b334a45a8ff | 207 | #endif |
| bogdanm | 0:9b334a45a8ff | 208 | |
| bogdanm | 0:9b334a45a8ff | 209 | #if defined(DBGMCU_APB1FZR1_DBG_TIM6_STOP) |
| bogdanm | 0:9b334a45a8ff | 210 | #define __HAL_DBGMCU_FREEZE_TIM6() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_TIM6_STOP) |
| bogdanm | 0:9b334a45a8ff | 211 | #define __HAL_DBGMCU_UNFREEZE_TIM6() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_TIM6_STOP) |
| bogdanm | 0:9b334a45a8ff | 212 | #endif |
| bogdanm | 0:9b334a45a8ff | 213 | |
| bogdanm | 0:9b334a45a8ff | 214 | #if defined(DBGMCU_APB1FZR1_DBG_TIM7_STOP) |
| bogdanm | 0:9b334a45a8ff | 215 | #define __HAL_DBGMCU_FREEZE_TIM7() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_TIM7_STOP) |
| bogdanm | 0:9b334a45a8ff | 216 | #define __HAL_DBGMCU_UNFREEZE_TIM7() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_TIM7_STOP) |
| bogdanm | 0:9b334a45a8ff | 217 | #endif |
| bogdanm | 0:9b334a45a8ff | 218 | |
| bogdanm | 0:9b334a45a8ff | 219 | #if defined(DBGMCU_APB1FZR1_DBG_RTC_STOP) |
| bogdanm | 0:9b334a45a8ff | 220 | #define __HAL_DBGMCU_FREEZE_RTC() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_RTC_STOP) |
| bogdanm | 0:9b334a45a8ff | 221 | #define __HAL_DBGMCU_UNFREEZE_RTC() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_RTC_STOP) |
| bogdanm | 0:9b334a45a8ff | 222 | #endif |
| bogdanm | 0:9b334a45a8ff | 223 | |
| bogdanm | 0:9b334a45a8ff | 224 | #if defined(DBGMCU_APB1FZR1_DBG_WWDG_STOP) |
| bogdanm | 0:9b334a45a8ff | 225 | #define __HAL_DBGMCU_FREEZE_WWDG() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_WWDG_STOP) |
| bogdanm | 0:9b334a45a8ff | 226 | #define __HAL_DBGMCU_UNFREEZE_WWDG() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_WWDG_STOP) |
| bogdanm | 0:9b334a45a8ff | 227 | #endif |
| bogdanm | 0:9b334a45a8ff | 228 | |
| bogdanm | 0:9b334a45a8ff | 229 | #if defined(DBGMCU_APB1FZR1_DBG_IWDG_STOP) |
| bogdanm | 0:9b334a45a8ff | 230 | #define __HAL_DBGMCU_FREEZE_IWDG() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_IWDG_STOP) |
| bogdanm | 0:9b334a45a8ff | 231 | #define __HAL_DBGMCU_UNFREEZE_IWDG() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_IWDG_STOP) |
| bogdanm | 0:9b334a45a8ff | 232 | #endif |
| bogdanm | 0:9b334a45a8ff | 233 | |
| bogdanm | 0:9b334a45a8ff | 234 | #if defined(DBGMCU_APB1FZR1_DBG_I2C1_STOP) |
| bogdanm | 0:9b334a45a8ff | 235 | #define __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_I2C1_STOP) |
| bogdanm | 0:9b334a45a8ff | 236 | #define __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_I2C1_STOP) |
| bogdanm | 0:9b334a45a8ff | 237 | #endif |
| bogdanm | 0:9b334a45a8ff | 238 | |
| bogdanm | 0:9b334a45a8ff | 239 | #if defined(DBGMCU_APB1FZR1_DBG_I2C2_STOP) |
| bogdanm | 0:9b334a45a8ff | 240 | #define __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_I2C2_STOP) |
| bogdanm | 0:9b334a45a8ff | 241 | #define __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_I2C2_STOP) |
| bogdanm | 0:9b334a45a8ff | 242 | #endif |
| bogdanm | 0:9b334a45a8ff | 243 | |
| bogdanm | 0:9b334a45a8ff | 244 | #if defined(DBGMCU_APB1FZR1_DBG_I2C3_STOP) |
| bogdanm | 0:9b334a45a8ff | 245 | #define __HAL_DBGMCU_FREEZE_I2C3_TIMEOUT() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_I2C3_STOP) |
| bogdanm | 0:9b334a45a8ff | 246 | #define __HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_I2C3_STOP) |
| bogdanm | 0:9b334a45a8ff | 247 | #endif |
| bogdanm | 0:9b334a45a8ff | 248 | |
| bogdanm | 0:9b334a45a8ff | 249 | #if defined(DBGMCU_APB1FZR1_DBG_CAN_STOP) |
| bogdanm | 0:9b334a45a8ff | 250 | #define __HAL_DBGMCU_FREEZE_CAN1() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_CAN_STOP) |
| bogdanm | 0:9b334a45a8ff | 251 | #define __HAL_DBGMCU_UNFREEZE_CAN1() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_CAN_STOP) |
| bogdanm | 0:9b334a45a8ff | 252 | #endif |
| bogdanm | 0:9b334a45a8ff | 253 | |
| bogdanm | 0:9b334a45a8ff | 254 | #if defined(DBGMCU_APB1FZR1_DBG_LPTIM1_STOP) |
| bogdanm | 0:9b334a45a8ff | 255 | #define __HAL_DBGMCU_FREEZE_LPTIM1() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_LPTIM1_STOP) |
| bogdanm | 0:9b334a45a8ff | 256 | #define __HAL_DBGMCU_UNFREEZE_LPTIM1() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_LPTIM1_STOP) |
| bogdanm | 0:9b334a45a8ff | 257 | #endif |
| bogdanm | 0:9b334a45a8ff | 258 | |
| bogdanm | 0:9b334a45a8ff | 259 | #if defined(DBGMCU_APB1FZR2_DBG_LPTIM2_STOP) |
| bogdanm | 0:9b334a45a8ff | 260 | #define __HAL_DBGMCU_FREEZE_LPTIM2() SET_BIT(DBGMCU->APB1FZR2, DBGMCU_APB1FZR2_DBG_LPTIM2_STOP) |
| bogdanm | 0:9b334a45a8ff | 261 | #define __HAL_DBGMCU_UNFREEZE_LPTIM2() CLEAR_BIT(DBGMCU->APB1FZR2, DBGMCU_APB1FZR2_DBG_LPTIM2_STOP) |
| bogdanm | 0:9b334a45a8ff | 262 | #endif |
| bogdanm | 0:9b334a45a8ff | 263 | |
| bogdanm | 0:9b334a45a8ff | 264 | #if defined(DBGMCU_APB2FZ_DBG_TIM1_STOP) |
| bogdanm | 0:9b334a45a8ff | 265 | #define __HAL_DBGMCU_FREEZE_TIM1() SET_BIT(DBGMCU->APB2FZ, DBGMCU_APB2FZ_DBG_TIM1_STOP) |
| bogdanm | 0:9b334a45a8ff | 266 | #define __HAL_DBGMCU_UNFREEZE_TIM1() CLEAR_BIT(DBGMCU->APB2FZ, DBGMCU_APB2FZ_DBG_TIM1_STOP) |
| bogdanm | 0:9b334a45a8ff | 267 | #endif |
| bogdanm | 0:9b334a45a8ff | 268 | |
| bogdanm | 0:9b334a45a8ff | 269 | #if defined(DBGMCU_APB2FZ_DBG_TIM8_STOP) |
| bogdanm | 0:9b334a45a8ff | 270 | #define __HAL_DBGMCU_FREEZE_TIM8() SET_BIT(DBGMCU->APB2FZ, DBGMCU_APB2FZ_DBG_TIM8_STOP) |
| bogdanm | 0:9b334a45a8ff | 271 | #define __HAL_DBGMCU_UNFREEZE_TIM8() CLEAR_BIT(DBGMCU->APB2FZ, DBGMCU_APB2FZ_DBG_TIM8_STOP) |
| bogdanm | 0:9b334a45a8ff | 272 | #endif |
| bogdanm | 0:9b334a45a8ff | 273 | |
| bogdanm | 0:9b334a45a8ff | 274 | #if defined(DBGMCU_APB2FZ_DBG_TIM15_STOP) |
| bogdanm | 0:9b334a45a8ff | 275 | #define __HAL_DBGMCU_FREEZE_TIM15() SET_BIT(DBGMCU->APB2FZ, DBGMCU_APB2FZ_DBG_TIM15_STOP) |
| bogdanm | 0:9b334a45a8ff | 276 | #define __HAL_DBGMCU_UNFREEZE_TIM15() CLEAR_BIT(DBGMCU->APB2FZ, DBGMCU_APB2FZ_DBG_TIM15_STOP) |
| bogdanm | 0:9b334a45a8ff | 277 | #endif |
| bogdanm | 0:9b334a45a8ff | 278 | |
| bogdanm | 0:9b334a45a8ff | 279 | #if defined(DBGMCU_APB2FZ_DBG_TIM16_STOP) |
| bogdanm | 0:9b334a45a8ff | 280 | #define __HAL_DBGMCU_FREEZE_TIM16() SET_BIT(DBGMCU->APB2FZ, DBGMCU_APB2FZ_DBG_TIM16_STOP) |
| bogdanm | 0:9b334a45a8ff | 281 | #define __HAL_DBGMCU_UNFREEZE_TIM16() CLEAR_BIT(DBGMCU->APB2FZ, DBGMCU_APB2FZ_DBG_TIM16_STOP) |
| bogdanm | 0:9b334a45a8ff | 282 | #endif |
| bogdanm | 0:9b334a45a8ff | 283 | |
| bogdanm | 0:9b334a45a8ff | 284 | #if defined(DBGMCU_APB2FZ_DBG_TIM17_STOP) |
| bogdanm | 0:9b334a45a8ff | 285 | #define __HAL_DBGMCU_FREEZE_TIM17() SET_BIT(DBGMCU->APB2FZ, DBGMCU_APB2FZ_DBG_TIM17_STOP) |
| bogdanm | 0:9b334a45a8ff | 286 | #define __HAL_DBGMCU_UNFREEZE_TIM17() CLEAR_BIT(DBGMCU->APB2FZ, DBGMCU_APB2FZ_DBG_TIM17_STOP) |
| bogdanm | 0:9b334a45a8ff | 287 | #endif |
| bogdanm | 0:9b334a45a8ff | 288 | |
| bogdanm | 0:9b334a45a8ff | 289 | /** |
| bogdanm | 0:9b334a45a8ff | 290 | * @} |
| bogdanm | 0:9b334a45a8ff | 291 | */ |
| bogdanm | 0:9b334a45a8ff | 292 | |
| bogdanm | 0:9b334a45a8ff | 293 | /** @defgroup SYSCFG_Exported_Macros SYSCFG Exported Macros |
| bogdanm | 0:9b334a45a8ff | 294 | * @{ |
| bogdanm | 0:9b334a45a8ff | 295 | */ |
| bogdanm | 0:9b334a45a8ff | 296 | |
| bogdanm | 0:9b334a45a8ff | 297 | /** @brief Main Flash memory mapped at 0x00000000. |
| bogdanm | 0:9b334a45a8ff | 298 | */ |
| bogdanm | 0:9b334a45a8ff | 299 | #define __HAL_SYSCFG_REMAPMEMORY_FLASH() CLEAR_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE) |
| bogdanm | 0:9b334a45a8ff | 300 | |
| bogdanm | 0:9b334a45a8ff | 301 | /** @brief System Flash memory mapped at 0x00000000. |
| bogdanm | 0:9b334a45a8ff | 302 | */ |
| bogdanm | 0:9b334a45a8ff | 303 | #define __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH() MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE, SYSCFG_MEMRMP_MEM_MODE_0) |
| bogdanm | 0:9b334a45a8ff | 304 | |
| bogdanm | 0:9b334a45a8ff | 305 | /** @brief Embedded SRAM mapped at 0x00000000. |
| bogdanm | 0:9b334a45a8ff | 306 | */ |
| bogdanm | 0:9b334a45a8ff | 307 | #define __HAL_SYSCFG_REMAPMEMORY_SRAM() MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE, (SYSCFG_MEMRMP_MEM_MODE_1|SYSCFG_MEMRMP_MEM_MODE_0)) |
| bogdanm | 0:9b334a45a8ff | 308 | |
| bogdanm | 0:9b334a45a8ff | 309 | /** @brief FMC Bank1 (NOR/PSRAM 1 and 2) mapped at 0x00000000. |
| bogdanm | 0:9b334a45a8ff | 310 | */ |
| bogdanm | 0:9b334a45a8ff | 311 | #define __HAL_SYSCFG_REMAPMEMORY_FMC() MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE, SYSCFG_MEMRMP_MEM_MODE_1) |
| bogdanm | 0:9b334a45a8ff | 312 | |
| bogdanm | 0:9b334a45a8ff | 313 | /** @brief QUADSPI mapped at 0x00000000. |
| bogdanm | 0:9b334a45a8ff | 314 | */ |
| bogdanm | 0:9b334a45a8ff | 315 | #define __HAL_SYSCFG_REMAPMEMORY_QUADSPI() MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE, (SYSCFG_MEMRMP_MEM_MODE_2|SYSCFG_MEMRMP_MEM_MODE_1)) |
| bogdanm | 0:9b334a45a8ff | 316 | |
| bogdanm | 0:9b334a45a8ff | 317 | /** |
| bogdanm | 0:9b334a45a8ff | 318 | * @brief Return the boot mode as configured by user. |
| bogdanm | 0:9b334a45a8ff | 319 | * @retval The boot mode as configured by user. The returned value can be one |
| bogdanm | 0:9b334a45a8ff | 320 | * of the following values: |
| bogdanm | 0:9b334a45a8ff | 321 | * @arg SYSCFG_BOOT_MAINFLASH |
| bogdanm | 0:9b334a45a8ff | 322 | * @arg SYSCFG_BOOT_SYSTEMFLASH |
| bogdanm | 0:9b334a45a8ff | 323 | * @arg SYSCFG_BOOT_FMC |
| bogdanm | 0:9b334a45a8ff | 324 | * @arg SYSCFG_BOOT_SRAM |
| bogdanm | 0:9b334a45a8ff | 325 | * @arg SYSCFG_BOOT_QUADSPI |
| bogdanm | 0:9b334a45a8ff | 326 | */ |
| bogdanm | 0:9b334a45a8ff | 327 | #define __HAL_SYSCFG_GET_BOOT_MODE() READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE) |
| bogdanm | 0:9b334a45a8ff | 328 | |
| bogdanm | 0:9b334a45a8ff | 329 | /** @brief SRAM2 page write protection enable macro |
| bogdanm | 0:9b334a45a8ff | 330 | * @param __SRAM2WRP__: This parameter can be a value of @ref SYSCFG_SRAM2WRP |
| bogdanm | 0:9b334a45a8ff | 331 | * @note write protection can only be disabled by a system reset |
| bogdanm | 0:9b334a45a8ff | 332 | */ |
| bogdanm | 0:9b334a45a8ff | 333 | #define __HAL_SYSCFG_SRAM2_WRP_ENABLE(__SRAM2WRP__) do {assert_param(IS_SYSCFG_SRAM2WRP_PAGE((__SRAM2WRP__)));\ |
| bogdanm | 0:9b334a45a8ff | 334 | SET_BIT(SYSCFG->SWPR, (__SRAM2WRP__));\ |
| bogdanm | 0:9b334a45a8ff | 335 | }while(0) |
| bogdanm | 0:9b334a45a8ff | 336 | |
| bogdanm | 0:9b334a45a8ff | 337 | /** @brief SRAM2 page write protection unlock prior to erase |
| bogdanm | 0:9b334a45a8ff | 338 | * @note Writing a wrong key reactivates the write protection |
| bogdanm | 0:9b334a45a8ff | 339 | */ |
| bogdanm | 0:9b334a45a8ff | 340 | #define __HAL_SYSCFG_SRAM2_WRP_UNLOCK() do {SYSCFG->SKR = 0xCA;\ |
| bogdanm | 0:9b334a45a8ff | 341 | SYSCFG->SKR = 0x53;\ |
| bogdanm | 0:9b334a45a8ff | 342 | }while(0) |
| bogdanm | 0:9b334a45a8ff | 343 | |
| bogdanm | 0:9b334a45a8ff | 344 | /** @brief SRAM2 erase |
| bogdanm | 0:9b334a45a8ff | 345 | * @note __SYSCFG_GET_FLAG(SYSCFG_FLAG_SRAM2_BUSY) may be used to check end of erase |
| bogdanm | 0:9b334a45a8ff | 346 | */ |
| bogdanm | 0:9b334a45a8ff | 347 | #define __HAL_SYSCFG_SRAM2_ERASE() SET_BIT(SYSCFG->SCSR, SYSCFG_SCSR_SRAM2ER) |
| bogdanm | 0:9b334a45a8ff | 348 | |
| bogdanm | 0:9b334a45a8ff | 349 | /** @brief Floating Point Unit interrupt enable/disable macros |
| bogdanm | 0:9b334a45a8ff | 350 | * @param __INTERRUPT__: This parameter can be a value of @ref SYSCFG_FPU_Interrupts |
| bogdanm | 0:9b334a45a8ff | 351 | */ |
| bogdanm | 0:9b334a45a8ff | 352 | #define __HAL_SYSCFG_FPU_INTERRUPT_ENABLE(__INTERRUPT__) do {assert_param(IS_SYSCFG_FPU_INTERRUPT((__INTERRUPT__)));\ |
| bogdanm | 0:9b334a45a8ff | 353 | SET_BIT(SYSCFG->CFGR1, (__INTERRUPT__));\ |
| bogdanm | 0:9b334a45a8ff | 354 | }while(0) |
| bogdanm | 0:9b334a45a8ff | 355 | |
| bogdanm | 0:9b334a45a8ff | 356 | #define __HAL_SYSCFG_FPU_INTERRUPT_DISABLE(__INTERRUPT__) do {assert_param(IS_SYSCFG_FPU_INTERRUPT((__INTERRUPT__)));\ |
| bogdanm | 0:9b334a45a8ff | 357 | CLEAR_BIT(SYSCFG->CFGR1, (__INTERRUPT__));\ |
| bogdanm | 0:9b334a45a8ff | 358 | }while(0) |
| bogdanm | 0:9b334a45a8ff | 359 | |
| bogdanm | 0:9b334a45a8ff | 360 | /** @brief SYSCFG Break ECC lock. |
| bogdanm | 0:9b334a45a8ff | 361 | * Enable and lock the connection of Flash ECC error connection to TIM1/8/15/16/17 Break input. |
| bogdanm | 0:9b334a45a8ff | 362 | * @note The selected configuration is locked and can be unlocked only by system reset. |
| bogdanm | 0:9b334a45a8ff | 363 | */ |
| bogdanm | 0:9b334a45a8ff | 364 | #define __HAL_SYSCFG_BREAK_ECC_LOCK() SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_ECCL) |
| bogdanm | 0:9b334a45a8ff | 365 | |
| bogdanm | 0:9b334a45a8ff | 366 | /** @brief SYSCFG Break Cortex-M4 Lockup lock. |
| bogdanm | 0:9b334a45a8ff | 367 | * Enable and lock the connection of Cortex-M4 LOCKUP (Hardfault) output to TIM1/8/15/16/17 Break input. |
| bogdanm | 0:9b334a45a8ff | 368 | * @note The selected configuration is locked and can be unlocked only by system reset. |
| bogdanm | 0:9b334a45a8ff | 369 | */ |
| bogdanm | 0:9b334a45a8ff | 370 | #define __HAL_SYSCFG_BREAK_LOCKUP_LOCK() SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL) |
| bogdanm | 0:9b334a45a8ff | 371 | |
| bogdanm | 0:9b334a45a8ff | 372 | /** @brief SYSCFG Break PVD lock. |
| bogdanm | 0:9b334a45a8ff | 373 | * Enable and lock the PVD connection to Timer1/8/15/16/17 Break input, as well as the PVDE and PLS[2:0] in the PWR_CR2 register. |
| bogdanm | 0:9b334a45a8ff | 374 | * @note The selected configuration is locked and can be unlocked only by system reset. |
| bogdanm | 0:9b334a45a8ff | 375 | */ |
| bogdanm | 0:9b334a45a8ff | 376 | #define __HAL_SYSCFG_BREAK_PVD_LOCK() SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_PVDL) |
| bogdanm | 0:9b334a45a8ff | 377 | |
| bogdanm | 0:9b334a45a8ff | 378 | /** @brief SYSCFG Break SRAM2 parity lock. |
| bogdanm | 0:9b334a45a8ff | 379 | * Enable and lock the SRAM2 parity error signal connection to TIM1/8/15/16/17 Break input. |
| bogdanm | 0:9b334a45a8ff | 380 | * @note The selected configuration is locked and can be unlocked by system reset. |
| bogdanm | 0:9b334a45a8ff | 381 | */ |
| bogdanm | 0:9b334a45a8ff | 382 | #define __HAL_SYSCFG_BREAK_SRAM2PARITY_LOCK() SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SPL) |
| bogdanm | 0:9b334a45a8ff | 383 | |
| bogdanm | 0:9b334a45a8ff | 384 | /** @brief Check SYSCFG flag is set or not. |
| bogdanm | 0:9b334a45a8ff | 385 | * @param __FLAG__: specifies the flag to check. |
| bogdanm | 0:9b334a45a8ff | 386 | * This parameter can be one of the following values: |
| bogdanm | 0:9b334a45a8ff | 387 | * @arg SYSCFG_FLAG_SRAM2_PE: SRAM2 Parity Error Flag |
| bogdanm | 0:9b334a45a8ff | 388 | * @arg SYSCFG_FLAG_SRAM2_BUSY: SRAM2 Erase Ongoing |
| bogdanm | 0:9b334a45a8ff | 389 | * @retval The new state of __FLAG__ (TRUE or FALSE). |
| bogdanm | 0:9b334a45a8ff | 390 | */ |
| bogdanm | 0:9b334a45a8ff | 391 | #define __HAL_SYSCFG_GET_FLAG(__FLAG__) ((((((__FLAG__) == SYSCFG_SCSR_SRAM2BSY)? SYSCFG->SCSR : SYSCFG->CFGR2) & (__FLAG__))!= 0) ? 1 : 0) |
| bogdanm | 0:9b334a45a8ff | 392 | |
| bogdanm | 0:9b334a45a8ff | 393 | /** @brief Set the SPF bit to clear the SRAM Parity Error Flag. |
| bogdanm | 0:9b334a45a8ff | 394 | */ |
| bogdanm | 0:9b334a45a8ff | 395 | #define __HAL_SYSCFG_CLEAR_FLAG() SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SPF) |
| bogdanm | 0:9b334a45a8ff | 396 | |
| bogdanm | 0:9b334a45a8ff | 397 | /** @brief Fast-mode Plus driving capability enable/disable macros |
| bogdanm | 0:9b334a45a8ff | 398 | * @param __FASTMODEPLUS__: This parameter can be a value of : |
| bogdanm | 0:9b334a45a8ff | 399 | * @arg SYSCFG_FASTMODEPLUS_PB6: Fast-mode Plus driving capability activation on PB6 |
| bogdanm | 0:9b334a45a8ff | 400 | * @arg SYSCFG_FASTMODEPLUS_PB7: Fast-mode Plus driving capability activation on PB7 |
| bogdanm | 0:9b334a45a8ff | 401 | * @arg SYSCFG_FASTMODEPLUS_PB8: Fast-mode Plus driving capability activation on PB8 |
| bogdanm | 0:9b334a45a8ff | 402 | * @arg SYSCFG_FASTMODEPLUS_PB9: Fast-mode Plus driving capability activation on PB9 |
| bogdanm | 0:9b334a45a8ff | 403 | */ |
| bogdanm | 0:9b334a45a8ff | 404 | #define __HAL_SYSCFG_FASTMODEPLUS_ENABLE(__FASTMODEPLUS__) do {assert_param(IS_SYSCFG_FASTMODEPLUS((__FASTMODEPLUS__)));\ |
| bogdanm | 0:9b334a45a8ff | 405 | SET_BIT(SYSCFG->CFGR1, (__FASTMODEPLUS__));\ |
| bogdanm | 0:9b334a45a8ff | 406 | }while(0) |
| bogdanm | 0:9b334a45a8ff | 407 | |
| bogdanm | 0:9b334a45a8ff | 408 | #define __HAL_SYSCFG_FASTMODEPLUS_DISABLE(__FASTMODEPLUS__) do {assert_param(IS_SYSCFG_FASTMODEPLUS((__FASTMODEPLUS__)));\ |
| bogdanm | 0:9b334a45a8ff | 409 | CLEAR_BIT(SYSCFG->CFGR1, (__FASTMODEPLUS__));\ |
| bogdanm | 0:9b334a45a8ff | 410 | }while(0) |
| bogdanm | 0:9b334a45a8ff | 411 | |
| bogdanm | 0:9b334a45a8ff | 412 | /** |
| bogdanm | 0:9b334a45a8ff | 413 | * @} |
| bogdanm | 0:9b334a45a8ff | 414 | */ |
| bogdanm | 0:9b334a45a8ff | 415 | |
| bogdanm | 0:9b334a45a8ff | 416 | /* Private macros ------------------------------------------------------------*/ |
| bogdanm | 0:9b334a45a8ff | 417 | /** @defgroup SYSCFG_Private_Macros SYSCFG Private Macros |
| bogdanm | 0:9b334a45a8ff | 418 | * @{ |
| bogdanm | 0:9b334a45a8ff | 419 | */ |
| bogdanm | 0:9b334a45a8ff | 420 | |
| bogdanm | 0:9b334a45a8ff | 421 | #define IS_SYSCFG_FPU_INTERRUPT(__INTERRUPT__) ((((__INTERRUPT__) & SYSCFG_IT_FPU_IOC) == SYSCFG_IT_FPU_IOC) || \ |
| bogdanm | 0:9b334a45a8ff | 422 | (((__INTERRUPT__) & SYSCFG_IT_FPU_DZC) == SYSCFG_IT_FPU_DZC) || \ |
| bogdanm | 0:9b334a45a8ff | 423 | (((__INTERRUPT__) & SYSCFG_IT_FPU_UFC) == SYSCFG_IT_FPU_UFC) || \ |
| bogdanm | 0:9b334a45a8ff | 424 | (((__INTERRUPT__) & SYSCFG_IT_FPU_OFC) == SYSCFG_IT_FPU_OFC) || \ |
| bogdanm | 0:9b334a45a8ff | 425 | (((__INTERRUPT__) & SYSCFG_IT_FPU_IDC) == SYSCFG_IT_FPU_IDC) || \ |
| bogdanm | 0:9b334a45a8ff | 426 | (((__INTERRUPT__) & SYSCFG_IT_FPU_IXC) == SYSCFG_IT_FPU_IXC)) |
| bogdanm | 0:9b334a45a8ff | 427 | |
| bogdanm | 0:9b334a45a8ff | 428 | #define IS_SYSCFG_BREAK_CONFIG(__CONFIG__) (((__CONFIG__) == SYSCFG_BREAK_ECC) || \ |
| bogdanm | 0:9b334a45a8ff | 429 | ((__CONFIG__) == SYSCFG_BREAK_PVD) || \ |
| bogdanm | 0:9b334a45a8ff | 430 | ((__CONFIG__) == SYSCFG_BREAK_SRAM2_PARITY) || \ |
| bogdanm | 0:9b334a45a8ff | 431 | ((__CONFIG__) == SYSCFG_BREAK_LOCKUP)) |
| bogdanm | 0:9b334a45a8ff | 432 | |
| bogdanm | 0:9b334a45a8ff | 433 | #define IS_SYSCFG_SRAM2WRP_PAGE(__PAGE__) (((__PAGE__) > 0) && ((__PAGE__) <= 0xFFFFFFFF)) |
| bogdanm | 0:9b334a45a8ff | 434 | |
| bogdanm | 0:9b334a45a8ff | 435 | #define IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(__SCALE__) (((__SCALE__) == SYSCFG_VREFBUF_VOLTAGE_SCALE0) || \ |
| bogdanm | 0:9b334a45a8ff | 436 | ((__SCALE__) == SYSCFG_VREFBUF_VOLTAGE_SCALE1)) |
| bogdanm | 0:9b334a45a8ff | 437 | |
| bogdanm | 0:9b334a45a8ff | 438 | #define IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(__VALUE__) (((__VALUE__) == SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE) || \ |
| bogdanm | 0:9b334a45a8ff | 439 | ((__VALUE__) == SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE)) |
| bogdanm | 0:9b334a45a8ff | 440 | |
| bogdanm | 0:9b334a45a8ff | 441 | #define IS_SYSCFG_VREFBUF_TRIMMING(__VALUE__) (((__VALUE__) > 0) && ((__VALUE__) <= VREFBUF_CCR_TRIM)) |
| bogdanm | 0:9b334a45a8ff | 442 | |
| bogdanm | 0:9b334a45a8ff | 443 | |
| bogdanm | 0:9b334a45a8ff | 444 | #define IS_SYSCFG_FASTMODEPLUS(__PIN__) ((((__PIN__) & SYSCFG_FASTMODEPLUS_PB6) == SYSCFG_FASTMODEPLUS_PB6) || \ |
| bogdanm | 0:9b334a45a8ff | 445 | (((__PIN__) & SYSCFG_FASTMODEPLUS_PB7) == SYSCFG_FASTMODEPLUS_PB7) || \ |
| bogdanm | 0:9b334a45a8ff | 446 | (((__PIN__) & SYSCFG_FASTMODEPLUS_PB8) == SYSCFG_FASTMODEPLUS_PB8) || \ |
| bogdanm | 0:9b334a45a8ff | 447 | (((__PIN__) & SYSCFG_FASTMODEPLUS_PB9) == SYSCFG_FASTMODEPLUS_PB9)) |
| bogdanm | 0:9b334a45a8ff | 448 | |
| bogdanm | 0:9b334a45a8ff | 449 | /** |
| bogdanm | 0:9b334a45a8ff | 450 | * @} |
| bogdanm | 0:9b334a45a8ff | 451 | */ |
| bogdanm | 0:9b334a45a8ff | 452 | |
| bogdanm | 0:9b334a45a8ff | 453 | /* Exported functions --------------------------------------------------------*/ |
| bogdanm | 0:9b334a45a8ff | 454 | |
| bogdanm | 0:9b334a45a8ff | 455 | /** @addtogroup HAL_Exported_Functions |
| bogdanm | 0:9b334a45a8ff | 456 | * @{ |
| bogdanm | 0:9b334a45a8ff | 457 | */ |
| bogdanm | 0:9b334a45a8ff | 458 | |
| bogdanm | 0:9b334a45a8ff | 459 | /** @addtogroup HAL_Exported_Functions_Group1 |
| bogdanm | 0:9b334a45a8ff | 460 | * @{ |
| bogdanm | 0:9b334a45a8ff | 461 | */ |
| bogdanm | 0:9b334a45a8ff | 462 | |
| bogdanm | 0:9b334a45a8ff | 463 | /* Initialization and de-initialization functions ******************************/ |
| bogdanm | 0:9b334a45a8ff | 464 | HAL_StatusTypeDef HAL_Init(void); |
| bogdanm | 0:9b334a45a8ff | 465 | HAL_StatusTypeDef HAL_DeInit(void); |
| bogdanm | 0:9b334a45a8ff | 466 | void HAL_MspInit(void); |
| bogdanm | 0:9b334a45a8ff | 467 | void HAL_MspDeInit(void); |
| bogdanm | 0:9b334a45a8ff | 468 | HAL_StatusTypeDef HAL_InitTick (uint32_t TickPriority); |
| bogdanm | 0:9b334a45a8ff | 469 | |
| bogdanm | 0:9b334a45a8ff | 470 | /** |
| bogdanm | 0:9b334a45a8ff | 471 | * @} |
| bogdanm | 0:9b334a45a8ff | 472 | */ |
| bogdanm | 0:9b334a45a8ff | 473 | |
| bogdanm | 0:9b334a45a8ff | 474 | /** @addtogroup HAL_Exported_Functions_Group2 |
| bogdanm | 0:9b334a45a8ff | 475 | * @{ |
| bogdanm | 0:9b334a45a8ff | 476 | */ |
| bogdanm | 0:9b334a45a8ff | 477 | |
| bogdanm | 0:9b334a45a8ff | 478 | /* Peripheral Control functions ************************************************/ |
| bogdanm | 0:9b334a45a8ff | 479 | void HAL_IncTick(void); |
| bogdanm | 0:9b334a45a8ff | 480 | void HAL_Delay(uint32_t Delay); |
| bogdanm | 0:9b334a45a8ff | 481 | uint32_t HAL_GetTick(void); |
| bogdanm | 0:9b334a45a8ff | 482 | void HAL_SuspendTick(void); |
| bogdanm | 0:9b334a45a8ff | 483 | void HAL_ResumeTick(void); |
| bogdanm | 0:9b334a45a8ff | 484 | uint32_t HAL_GetHalVersion(void); |
| bogdanm | 0:9b334a45a8ff | 485 | uint32_t HAL_GetREVID(void); |
| bogdanm | 0:9b334a45a8ff | 486 | uint32_t HAL_GetDEVID(void); |
| bogdanm | 0:9b334a45a8ff | 487 | |
| bogdanm | 0:9b334a45a8ff | 488 | /** |
| bogdanm | 0:9b334a45a8ff | 489 | * @} |
| bogdanm | 0:9b334a45a8ff | 490 | */ |
| bogdanm | 0:9b334a45a8ff | 491 | |
| bogdanm | 0:9b334a45a8ff | 492 | /** @addtogroup HAL_Exported_Functions_Group3 |
| bogdanm | 0:9b334a45a8ff | 493 | * @{ |
| bogdanm | 0:9b334a45a8ff | 494 | */ |
| bogdanm | 0:9b334a45a8ff | 495 | |
| bogdanm | 0:9b334a45a8ff | 496 | /* DBGMCU Peripheral Control functions *****************************************/ |
| bogdanm | 0:9b334a45a8ff | 497 | void HAL_DBGMCU_EnableDBGSleepMode(void); |
| bogdanm | 0:9b334a45a8ff | 498 | void HAL_DBGMCU_DisableDBGSleepMode(void); |
| bogdanm | 0:9b334a45a8ff | 499 | void HAL_DBGMCU_EnableDBGStopMode(void); |
| bogdanm | 0:9b334a45a8ff | 500 | void HAL_DBGMCU_DisableDBGStopMode(void); |
| bogdanm | 0:9b334a45a8ff | 501 | void HAL_DBGMCU_EnableDBGStandbyMode(void); |
| bogdanm | 0:9b334a45a8ff | 502 | void HAL_DBGMCU_DisableDBGStandbyMode(void); |
| bogdanm | 0:9b334a45a8ff | 503 | |
| bogdanm | 0:9b334a45a8ff | 504 | /** |
| bogdanm | 0:9b334a45a8ff | 505 | * @} |
| bogdanm | 0:9b334a45a8ff | 506 | */ |
| bogdanm | 0:9b334a45a8ff | 507 | |
| bogdanm | 0:9b334a45a8ff | 508 | /** @addtogroup HAL_Exported_Functions_Group4 |
| bogdanm | 0:9b334a45a8ff | 509 | * @{ |
| bogdanm | 0:9b334a45a8ff | 510 | */ |
| bogdanm | 0:9b334a45a8ff | 511 | |
| bogdanm | 0:9b334a45a8ff | 512 | /* SYSCFG Control functions ****************************************************/ |
| bogdanm | 0:9b334a45a8ff | 513 | void HAL_SYSCFG_SRAM2Erase(void); |
| bogdanm | 0:9b334a45a8ff | 514 | void HAL_SYSCFG_EnableMemorySwappingBank(void); |
| bogdanm | 0:9b334a45a8ff | 515 | void HAL_SYSCFG_DisableMemorySwappingBank(void); |
| bogdanm | 0:9b334a45a8ff | 516 | |
| bogdanm | 0:9b334a45a8ff | 517 | void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling); |
| bogdanm | 0:9b334a45a8ff | 518 | void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode); |
| bogdanm | 0:9b334a45a8ff | 519 | void HAL_SYSCFG_VREFBUF_TrimmingConfig(uint32_t TrimmingValue); |
| bogdanm | 0:9b334a45a8ff | 520 | HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void); |
| bogdanm | 0:9b334a45a8ff | 521 | void HAL_SYSCFG_DisableVREFBUF(void); |
| bogdanm | 0:9b334a45a8ff | 522 | |
| bogdanm | 0:9b334a45a8ff | 523 | /** |
| bogdanm | 0:9b334a45a8ff | 524 | * @} |
| bogdanm | 0:9b334a45a8ff | 525 | */ |
| bogdanm | 0:9b334a45a8ff | 526 | |
| bogdanm | 0:9b334a45a8ff | 527 | /** |
| bogdanm | 0:9b334a45a8ff | 528 | * @} |
| bogdanm | 0:9b334a45a8ff | 529 | */ |
| bogdanm | 0:9b334a45a8ff | 530 | |
| bogdanm | 0:9b334a45a8ff | 531 | /** |
| bogdanm | 0:9b334a45a8ff | 532 | * @} |
| bogdanm | 0:9b334a45a8ff | 533 | */ |
| bogdanm | 0:9b334a45a8ff | 534 | |
| bogdanm | 0:9b334a45a8ff | 535 | /** |
| bogdanm | 0:9b334a45a8ff | 536 | * @} |
| bogdanm | 0:9b334a45a8ff | 537 | */ |
| bogdanm | 0:9b334a45a8ff | 538 | |
| bogdanm | 0:9b334a45a8ff | 539 | #ifdef __cplusplus |
| bogdanm | 0:9b334a45a8ff | 540 | } |
| bogdanm | 0:9b334a45a8ff | 541 | #endif |
| bogdanm | 0:9b334a45a8ff | 542 | |
| bogdanm | 0:9b334a45a8ff | 543 | #endif /* __STM32L4xx_HAL_H */ |
| bogdanm | 0:9b334a45a8ff | 544 | |
| bogdanm | 0:9b334a45a8ff | 545 | /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ |