en 129 / mbed-dev

fix LPC812 PWM

Dependents:   IR_LED_Send

Fork of mbed-dev by mbed official

targets/cmsis/TARGET_STM/TARGET_STM32L4/stm32l4xx_hal_pwr.h@0:9b334a45a8ff, 2015-10-01 (annotated)

Committer:
bogdanm
Date:
Thu Oct 01 15:25:22 2015 +0300
Revision:
0:9b334a45a8ff
Initial commit on mbed-dev



Replaces mbed-src (now inactive)

Who changed what in which revision?

UserRevisionLine numberNew contents of line
bogdanm 0:9b334a45a8ff 1 /**
bogdanm 0:9b334a45a8ff 2 ******************************************************************************
bogdanm 0:9b334a45a8ff 3 * @file stm32l4xx_hal_pwr.h
bogdanm 0:9b334a45a8ff 4 * @author MCD Application Team
bogdanm 0:9b334a45a8ff 5 * @version V1.0.0
bogdanm 0:9b334a45a8ff 6 * @date 26-June-2015
bogdanm 0:9b334a45a8ff 7 * @brief Header file of PWR HAL module.
bogdanm 0:9b334a45a8ff 8 ******************************************************************************
bogdanm 0:9b334a45a8ff 9 * @attention
bogdanm 0:9b334a45a8ff 10 *
bogdanm 0:9b334a45a8ff 11 * <h2><center>&copy; COPYRIGHT(c) 2015 STMicroelectronics</center></h2>
bogdanm 0:9b334a45a8ff 12 *
bogdanm 0:9b334a45a8ff 13 * Redistribution and use in source and binary forms, with or without modification,
bogdanm 0:9b334a45a8ff 14 * are permitted provided that the following conditions are met:
bogdanm 0:9b334a45a8ff 15 * 1. Redistributions of source code must retain the above copyright notice,
bogdanm 0:9b334a45a8ff 16 * this list of conditions and the following disclaimer.
bogdanm 0:9b334a45a8ff 17 * 2. Redistributions in binary form must reproduce the above copyright notice,
bogdanm 0:9b334a45a8ff 18 * this list of conditions and the following disclaimer in the documentation
bogdanm 0:9b334a45a8ff 19 * and/or other materials provided with the distribution.
bogdanm 0:9b334a45a8ff 20 * 3. Neither the name of STMicroelectronics nor the names of its contributors
bogdanm 0:9b334a45a8ff 21 * may be used to endorse or promote products derived from this software
bogdanm 0:9b334a45a8ff 22 * without specific prior written permission.
bogdanm 0:9b334a45a8ff 23 *
bogdanm 0:9b334a45a8ff 24 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
bogdanm 0:9b334a45a8ff 25 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
bogdanm 0:9b334a45a8ff 26 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
bogdanm 0:9b334a45a8ff 27 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
bogdanm 0:9b334a45a8ff 28 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
bogdanm 0:9b334a45a8ff 29 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
bogdanm 0:9b334a45a8ff 30 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
bogdanm 0:9b334a45a8ff 31 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
bogdanm 0:9b334a45a8ff 32 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
bogdanm 0:9b334a45a8ff 33 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
bogdanm 0:9b334a45a8ff 34 *
bogdanm 0:9b334a45a8ff 35 ******************************************************************************
bogdanm 0:9b334a45a8ff 36 */
bogdanm 0:9b334a45a8ff 37
bogdanm 0:9b334a45a8ff 38 /* Define to prevent recursive inclusion -------------------------------------*/
bogdanm 0:9b334a45a8ff 39 #ifndef __STM32L4xx_HAL_PWR_H
bogdanm 0:9b334a45a8ff 40 #define __STM32L4xx_HAL_PWR_H
bogdanm 0:9b334a45a8ff 41
bogdanm 0:9b334a45a8ff 42 #ifdef __cplusplus
bogdanm 0:9b334a45a8ff 43 extern "C" {
bogdanm 0:9b334a45a8ff 44 #endif
bogdanm 0:9b334a45a8ff 45
bogdanm 0:9b334a45a8ff 46 /* Includes ------------------------------------------------------------------*/
bogdanm 0:9b334a45a8ff 47 #include "stm32l4xx_hal_def.h"
bogdanm 0:9b334a45a8ff 48
bogdanm 0:9b334a45a8ff 49 /** @addtogroup STM32L4xx_HAL_Driver
bogdanm 0:9b334a45a8ff 50 * @{
bogdanm 0:9b334a45a8ff 51 */
bogdanm 0:9b334a45a8ff 52
bogdanm 0:9b334a45a8ff 53 /** @addtogroup PWR
bogdanm 0:9b334a45a8ff 54 * @{
bogdanm 0:9b334a45a8ff 55 */
bogdanm 0:9b334a45a8ff 56
bogdanm 0:9b334a45a8ff 57 /* Exported types ------------------------------------------------------------*/
bogdanm 0:9b334a45a8ff 58
bogdanm 0:9b334a45a8ff 59 /** @defgroup PWR_Exported_Types PWR Exported Types
bogdanm 0:9b334a45a8ff 60 * @{
bogdanm 0:9b334a45a8ff 61 */
bogdanm 0:9b334a45a8ff 62
bogdanm 0:9b334a45a8ff 63 /**
bogdanm 0:9b334a45a8ff 64 * @brief PWR PVD configuration structure definition
bogdanm 0:9b334a45a8ff 65 */
bogdanm 0:9b334a45a8ff 66 typedef struct
bogdanm 0:9b334a45a8ff 67 {
bogdanm 0:9b334a45a8ff 68 uint32_t PVDLevel; /*!< PVDLevel: Specifies the PVD detection level.
bogdanm 0:9b334a45a8ff 69 This parameter can be a value of @ref PWR_PVD_detection_level. */
bogdanm 0:9b334a45a8ff 70
bogdanm 0:9b334a45a8ff 71 uint32_t Mode; /*!< Mode: Specifies the operating mode for the selected pins.
bogdanm 0:9b334a45a8ff 72 This parameter can be a value of @ref PWR_PVD_Mode. */
bogdanm 0:9b334a45a8ff 73 }PWR_PVDTypeDef;
bogdanm 0:9b334a45a8ff 74
bogdanm 0:9b334a45a8ff 75
bogdanm 0:9b334a45a8ff 76 /**
bogdanm 0:9b334a45a8ff 77 * @}
bogdanm 0:9b334a45a8ff 78 */
bogdanm 0:9b334a45a8ff 79
bogdanm 0:9b334a45a8ff 80 /* Exported constants --------------------------------------------------------*/
bogdanm 0:9b334a45a8ff 81
bogdanm 0:9b334a45a8ff 82 /** @defgroup PWR_Exported_Constants PWR Exported Constants
bogdanm 0:9b334a45a8ff 83 * @{
bogdanm 0:9b334a45a8ff 84 */
bogdanm 0:9b334a45a8ff 85
bogdanm 0:9b334a45a8ff 86
bogdanm 0:9b334a45a8ff 87 /** @defgroup PWR_PVD_detection_level Programmable Voltage Detection levels
bogdanm 0:9b334a45a8ff 88 * @{
bogdanm 0:9b334a45a8ff 89 */
bogdanm 0:9b334a45a8ff 90 #define PWR_PVDLEVEL_0 PWR_CR2_PLS_LEV0 /*!< PVD threshold around 2.0 V */
bogdanm 0:9b334a45a8ff 91 #define PWR_PVDLEVEL_1 PWR_CR2_PLS_LEV1 /*!< PVD threshold around 2.2 V */
bogdanm 0:9b334a45a8ff 92 #define PWR_PVDLEVEL_2 PWR_CR2_PLS_LEV2 /*!< PVD threshold around 2.4 V */
bogdanm 0:9b334a45a8ff 93 #define PWR_PVDLEVEL_3 PWR_CR2_PLS_LEV3 /*!< PVD threshold around 2.5 V */
bogdanm 0:9b334a45a8ff 94 #define PWR_PVDLEVEL_4 PWR_CR2_PLS_LEV4 /*!< PVD threshold around 2.6 V */
bogdanm 0:9b334a45a8ff 95 #define PWR_PVDLEVEL_5 PWR_CR2_PLS_LEV5 /*!< PVD threshold around 2.8 V */
bogdanm 0:9b334a45a8ff 96 #define PWR_PVDLEVEL_6 PWR_CR2_PLS_LEV6 /*!< PVD threshold around 2.9 V */
bogdanm 0:9b334a45a8ff 97 #define PWR_PVDLEVEL_7 PWR_CR2_PLS_LEV7 /*!< External input analog voltage (compared internally to VREFINT) */
bogdanm 0:9b334a45a8ff 98 /**
bogdanm 0:9b334a45a8ff 99 * @}
bogdanm 0:9b334a45a8ff 100 */
bogdanm 0:9b334a45a8ff 101
bogdanm 0:9b334a45a8ff 102 /** @defgroup PWR_PVD_Mode PWR PVD interrupt and event mode
bogdanm 0:9b334a45a8ff 103 * @{
bogdanm 0:9b334a45a8ff 104 */
bogdanm 0:9b334a45a8ff 105 #define PWR_PVD_MODE_NORMAL ((uint32_t)0x00000000) /*!< basic mode is used */
bogdanm 0:9b334a45a8ff 106 #define PWR_PVD_MODE_IT_RISING ((uint32_t)0x00010001) /*!< External Interrupt Mode with Rising edge trigger detection */
bogdanm 0:9b334a45a8ff 107 #define PWR_PVD_MODE_IT_FALLING ((uint32_t)0x00010002) /*!< External Interrupt Mode with Falling edge trigger detection */
bogdanm 0:9b334a45a8ff 108 #define PWR_PVD_MODE_IT_RISING_FALLING ((uint32_t)0x00010003) /*!< External Interrupt Mode with Rising/Falling edge trigger detection */
bogdanm 0:9b334a45a8ff 109 #define PWR_PVD_MODE_EVENT_RISING ((uint32_t)0x00020001) /*!< Event Mode with Rising edge trigger detection */
bogdanm 0:9b334a45a8ff 110 #define PWR_PVD_MODE_EVENT_FALLING ((uint32_t)0x00020002) /*!< Event Mode with Falling edge trigger detection */
bogdanm 0:9b334a45a8ff 111 #define PWR_PVD_MODE_EVENT_RISING_FALLING ((uint32_t)0x00020003) /*!< Event Mode with Rising/Falling edge trigger detection */
bogdanm 0:9b334a45a8ff 112 /**
bogdanm 0:9b334a45a8ff 113 * @}
bogdanm 0:9b334a45a8ff 114 */
bogdanm 0:9b334a45a8ff 115
bogdanm 0:9b334a45a8ff 116
bogdanm 0:9b334a45a8ff 117
bogdanm 0:9b334a45a8ff 118
bogdanm 0:9b334a45a8ff 119 /** @defgroup PWR_Regulator_state_in_SLEEP_STOP_mode PWR regulator mode
bogdanm 0:9b334a45a8ff 120 * @{
bogdanm 0:9b334a45a8ff 121 */
bogdanm 0:9b334a45a8ff 122 #define PWR_MAINREGULATOR_ON ((uint32_t)0x00000000) /*!< Regulator in main mode */
bogdanm 0:9b334a45a8ff 123 #define PWR_LOWPOWERREGULATOR_ON PWR_CR1_LPR /*!< Regulator in low-power mode */
bogdanm 0:9b334a45a8ff 124 /**
bogdanm 0:9b334a45a8ff 125 * @}
bogdanm 0:9b334a45a8ff 126 */
bogdanm 0:9b334a45a8ff 127
bogdanm 0:9b334a45a8ff 128 /** @defgroup PWR_SLEEP_mode_entry PWR SLEEP mode entry
bogdanm 0:9b334a45a8ff 129 * @{
bogdanm 0:9b334a45a8ff 130 */
bogdanm 0:9b334a45a8ff 131 #define PWR_SLEEPENTRY_WFI ((uint8_t)0x01) /*!< Wait For Interruption instruction to enter Sleep mode */
bogdanm 0:9b334a45a8ff 132 #define PWR_SLEEPENTRY_WFE ((uint8_t)0x02) /*!< Wait For Event instruction to enter Sleep mode */
bogdanm 0:9b334a45a8ff 133 /**
bogdanm 0:9b334a45a8ff 134 * @}
bogdanm 0:9b334a45a8ff 135 */
bogdanm 0:9b334a45a8ff 136
bogdanm 0:9b334a45a8ff 137 /** @defgroup PWR_STOP_mode_entry PWR STOP mode entry
bogdanm 0:9b334a45a8ff 138 * @{
bogdanm 0:9b334a45a8ff 139 */
bogdanm 0:9b334a45a8ff 140 #define PWR_STOPENTRY_WFI ((uint8_t)0x01) /*!< Wait For Interruption instruction to enter Stop mode */
bogdanm 0:9b334a45a8ff 141 #define PWR_STOPENTRY_WFE ((uint8_t)0x02) /*!< Wait For Event instruction to enter Stop mode */
bogdanm 0:9b334a45a8ff 142 /**
bogdanm 0:9b334a45a8ff 143 * @}
bogdanm 0:9b334a45a8ff 144 */
bogdanm 0:9b334a45a8ff 145
bogdanm 0:9b334a45a8ff 146
bogdanm 0:9b334a45a8ff 147 /** @defgroup PWR_PVD_EXTI_LINE PWR PVD external interrupt line
bogdanm 0:9b334a45a8ff 148 * @{
bogdanm 0:9b334a45a8ff 149 */
bogdanm 0:9b334a45a8ff 150 #define PWR_EXTI_LINE_PVD ((uint32_t)0x00010000) /*!< External interrupt line 16 Connected to the PVD EXTI Line */
bogdanm 0:9b334a45a8ff 151 /**
bogdanm 0:9b334a45a8ff 152 * @}
bogdanm 0:9b334a45a8ff 153 */
bogdanm 0:9b334a45a8ff 154
bogdanm 0:9b334a45a8ff 155 /** @defgroup PWR_PVD_EVENT_LINE PWR PVD event line
bogdanm 0:9b334a45a8ff 156 * @{
bogdanm 0:9b334a45a8ff 157 */
bogdanm 0:9b334a45a8ff 158 #define PWR_EVENT_LINE_PVD ((uint32_t)0x00010000) /*!< Event line 16 Connected to the PVD Event Line */
bogdanm 0:9b334a45a8ff 159 /**
bogdanm 0:9b334a45a8ff 160 * @}
bogdanm 0:9b334a45a8ff 161 */
bogdanm 0:9b334a45a8ff 162
bogdanm 0:9b334a45a8ff 163 /**
bogdanm 0:9b334a45a8ff 164 * @}
bogdanm 0:9b334a45a8ff 165 */
bogdanm 0:9b334a45a8ff 166
bogdanm 0:9b334a45a8ff 167 /* Exported macros -----------------------------------------------------------*/
bogdanm 0:9b334a45a8ff 168 /** @defgroup PWR_Exported_Macros PWR Exported Macros
bogdanm 0:9b334a45a8ff 169 * @{
bogdanm 0:9b334a45a8ff 170 */
bogdanm 0:9b334a45a8ff 171
bogdanm 0:9b334a45a8ff 172 /** @brief Check whether or not a specific PWR flag is set.
bogdanm 0:9b334a45a8ff 173 * @param __FLAG__: specifies the flag to check.
bogdanm 0:9b334a45a8ff 174 * This parameter can be one of the following values:
bogdanm 0:9b334a45a8ff 175 * @arg PWR_FLAG_WUF1: Wake Up Flag 1. Indicates that a wakeup event
bogdanm 0:9b334a45a8ff 176 * was received from the WKUP pin 1.
bogdanm 0:9b334a45a8ff 177 * @arg PWR_FLAG_WUF2: Wake Up Flag 2. Indicates that a wakeup event
bogdanm 0:9b334a45a8ff 178 * was received from the WKUP pin 2.
bogdanm 0:9b334a45a8ff 179 * @arg PWR_FLAG_WUF3: Wake Up Flag 3. Indicates that a wakeup event
bogdanm 0:9b334a45a8ff 180 * was received from the WKUP pin 3.
bogdanm 0:9b334a45a8ff 181 * @arg PWR_FLAG_WUF4: Wake Up Flag 4. Indicates that a wakeup event
bogdanm 0:9b334a45a8ff 182 * was received from the WKUP pin 4.
bogdanm 0:9b334a45a8ff 183 * @arg PWR_FLAG_WUF5: Wake Up Flag 5. Indicates that a wakeup event
bogdanm 0:9b334a45a8ff 184 * was received from the WKUP pin 5.
bogdanm 0:9b334a45a8ff 185 * @arg PWR_FLAG_SB: StandBy Flag. Indicates that the system
bogdanm 0:9b334a45a8ff 186 * entered StandBy mode.
bogdanm 0:9b334a45a8ff 187 * @arg PWR_FLAG_WUFI: Wake-Up Flag Internal. Set when a wakeup is detected on
bogdanm 0:9b334a45a8ff 188 * the internal wakeup line.
bogdanm 0:9b334a45a8ff 189 * @arg PWR_FLAG_REGLPS: Low Power Regulator Started. Indicates whether or not the
bogdanm 0:9b334a45a8ff 190 * low-power regulator is ready.
bogdanm 0:9b334a45a8ff 191 * @arg PWR_FLAG_REGLPF: Low Power Regulator Flag. Indicates whether the
bogdanm 0:9b334a45a8ff 192 * regulator is ready in main mode or is in low-power mode.
bogdanm 0:9b334a45a8ff 193 * @arg PWR_FLAG_VOSF: Voltage Scaling Flag. Indicates whether the regulator is ready
bogdanm 0:9b334a45a8ff 194 * in the selected voltage range or is still changing to the required voltage level.
bogdanm 0:9b334a45a8ff 195 * @arg PWR_FLAG_PVDO: Power Voltage Detector Output. Indicates whether VDD voltage is
bogdanm 0:9b334a45a8ff 196 * below or above the selected PVD threshold.
bogdanm 0:9b334a45a8ff 197 * @arg PWR_FLAG_PVMO1: Peripheral Voltage Monitoring Output 1. Indicates whether VDDUSB voltage is
bogdanm 0:9b334a45a8ff 198 * is below or above PVM1 threshold (applicable when USB feature is supported).
bogdanm 0:9b334a45a8ff 199 * @arg PWR_FLAG_PVMO2: Peripheral Voltage Monitoring Output 2. Indicates whether VDDIO2 voltage is
bogdanm 0:9b334a45a8ff 200 * is below or above PVM2 threshold (applicable when VDDIO2 is present on device).
bogdanm 0:9b334a45a8ff 201 * @arg PWR_FLAG_PVMO3: Peripheral Voltage Monitoring Output 3. Indicates whether VDDA voltage is
bogdanm 0:9b334a45a8ff 202 * is below or above PVM3 threshold.
bogdanm 0:9b334a45a8ff 203 * @arg PWR_FLAG_PVMO4: Peripheral Voltage Monitoring Output 4. Indicates whether VDDA voltage is
bogdanm 0:9b334a45a8ff 204 * is below or above PVM4 threshold.
bogdanm 0:9b334a45a8ff 205 *
bogdanm 0:9b334a45a8ff 206 * @retval The new state of __FLAG__ (TRUE or FALSE).
bogdanm 0:9b334a45a8ff 207 */
bogdanm 0:9b334a45a8ff 208 #define __HAL_PWR_GET_FLAG(__FLAG__) ( ((((uint8_t)(__FLAG__)) >> 5U) == 1) ?\
bogdanm 0:9b334a45a8ff 209 (PWR->SR1 & (1U << ((__FLAG__) & 31U))) :\
bogdanm 0:9b334a45a8ff 210 (PWR->SR2 & (1U << ((__FLAG__) & 31U))) )
bogdanm 0:9b334a45a8ff 211
bogdanm 0:9b334a45a8ff 212 /** @brief Clear a specific PWR flag.
bogdanm 0:9b334a45a8ff 213 * @param __FLAG__: specifies the flag to clear.
bogdanm 0:9b334a45a8ff 214 * This parameter can be one of the following values:
bogdanm 0:9b334a45a8ff 215 * @arg PWR_FLAG_WUF1: Wake Up Flag 1. Indicates that a wakeup event
bogdanm 0:9b334a45a8ff 216 * was received from the WKUP pin 1.
bogdanm 0:9b334a45a8ff 217 * @arg PWR_FLAG_WUF2: Wake Up Flag 2. Indicates that a wakeup event
bogdanm 0:9b334a45a8ff 218 * was received from the WKUP pin 2.
bogdanm 0:9b334a45a8ff 219 * @arg PWR_FLAG_WUF3: Wake Up Flag 3. Indicates that a wakeup event
bogdanm 0:9b334a45a8ff 220 * was received from the WKUP pin 3.
bogdanm 0:9b334a45a8ff 221 * @arg PWR_FLAG_WUF4: Wake Up Flag 4. Indicates that a wakeup event
bogdanm 0:9b334a45a8ff 222 * was received from the WKUP pin 4.
bogdanm 0:9b334a45a8ff 223 * @arg PWR_FLAG_WUF5: Wake Up Flag 5. Indicates that a wakeup event
bogdanm 0:9b334a45a8ff 224 * was received from the WKUP pin 5.
bogdanm 0:9b334a45a8ff 225 * @arg PWR_FLAG_WU: Encompasses all five Wake Up Flags.
bogdanm 0:9b334a45a8ff 226 * @arg PWR_FLAG_SB: Standby Flag. Indicates that the system
bogdanm 0:9b334a45a8ff 227 * entered Standby mode.
bogdanm 0:9b334a45a8ff 228 * @retval None
bogdanm 0:9b334a45a8ff 229 */
bogdanm 0:9b334a45a8ff 230 #define __HAL_PWR_CLEAR_FLAG(__FLAG__) ( (((uint8_t)(__FLAG__)) == PWR_FLAG_WU) ?\
bogdanm 0:9b334a45a8ff 231 (PWR->SCR = (__FLAG__)) :\
bogdanm 0:9b334a45a8ff 232 (PWR->SCR = (1U << ((__FLAG__) & 31U))) )
bogdanm 0:9b334a45a8ff 233 /**
bogdanm 0:9b334a45a8ff 234 * @brief Enable the PVD Extended Interrupt Line.
bogdanm 0:9b334a45a8ff 235 * @retval None
bogdanm 0:9b334a45a8ff 236 */
bogdanm 0:9b334a45a8ff 237 #define __HAL_PWR_PVD_EXTI_ENABLE_IT() SET_BIT(EXTI->IMR1, PWR_EXTI_LINE_PVD)
bogdanm 0:9b334a45a8ff 238
bogdanm 0:9b334a45a8ff 239 /**
bogdanm 0:9b334a45a8ff 240 * @brief Disable the PVD Extended Interrupt Line.
bogdanm 0:9b334a45a8ff 241 * @retval None
bogdanm 0:9b334a45a8ff 242 */
bogdanm 0:9b334a45a8ff 243 #define __HAL_PWR_PVD_EXTI_DISABLE_IT() CLEAR_BIT(EXTI->IMR1, PWR_EXTI_LINE_PVD)
bogdanm 0:9b334a45a8ff 244
bogdanm 0:9b334a45a8ff 245 /**
bogdanm 0:9b334a45a8ff 246 * @brief Enable the PVD Event Line.
bogdanm 0:9b334a45a8ff 247 * @retval None
bogdanm 0:9b334a45a8ff 248 */
bogdanm 0:9b334a45a8ff 249 #define __HAL_PWR_PVD_EXTI_ENABLE_EVENT() SET_BIT(EXTI->EMR1, PWR_EVENT_LINE_PVD)
bogdanm 0:9b334a45a8ff 250
bogdanm 0:9b334a45a8ff 251 /**
bogdanm 0:9b334a45a8ff 252 * @brief Disable the PVD Event Line.
bogdanm 0:9b334a45a8ff 253 * @retval None
bogdanm 0:9b334a45a8ff 254 */
bogdanm 0:9b334a45a8ff 255 #define __HAL_PWR_PVD_EXTI_DISABLE_EVENT() CLEAR_BIT(EXTI->EMR1, PWR_EVENT_LINE_PVD)
bogdanm 0:9b334a45a8ff 256
bogdanm 0:9b334a45a8ff 257 /**
bogdanm 0:9b334a45a8ff 258 * @brief Enable the PVD Extended Interrupt Rising Trigger.
bogdanm 0:9b334a45a8ff 259 * @retval None
bogdanm 0:9b334a45a8ff 260 */
bogdanm 0:9b334a45a8ff 261 #define __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE() SET_BIT(EXTI->RTSR1, PWR_EXTI_LINE_PVD)
bogdanm 0:9b334a45a8ff 262
bogdanm 0:9b334a45a8ff 263 /**
bogdanm 0:9b334a45a8ff 264 * @brief Disable the PVD Extended Interrupt Rising Trigger.
bogdanm 0:9b334a45a8ff 265 * @retval None
bogdanm 0:9b334a45a8ff 266 */
bogdanm 0:9b334a45a8ff 267 #define __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE() CLEAR_BIT(EXTI->RTSR1, PWR_EXTI_LINE_PVD)
bogdanm 0:9b334a45a8ff 268
bogdanm 0:9b334a45a8ff 269 /**
bogdanm 0:9b334a45a8ff 270 * @brief Enable the PVD Extended Interrupt Falling Trigger.
bogdanm 0:9b334a45a8ff 271 * @retval None
bogdanm 0:9b334a45a8ff 272 */
bogdanm 0:9b334a45a8ff 273 #define __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE() SET_BIT(EXTI->FTSR1, PWR_EXTI_LINE_PVD)
bogdanm 0:9b334a45a8ff 274
bogdanm 0:9b334a45a8ff 275
bogdanm 0:9b334a45a8ff 276 /**
bogdanm 0:9b334a45a8ff 277 * @brief Disable the PVD Extended Interrupt Falling Trigger.
bogdanm 0:9b334a45a8ff 278 * @retval None
bogdanm 0:9b334a45a8ff 279 */
bogdanm 0:9b334a45a8ff 280 #define __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE() CLEAR_BIT(EXTI->FTSR1, PWR_EXTI_LINE_PVD)
bogdanm 0:9b334a45a8ff 281
bogdanm 0:9b334a45a8ff 282
bogdanm 0:9b334a45a8ff 283 /**
bogdanm 0:9b334a45a8ff 284 * @brief Enable the PVD Extended Interrupt Rising & Falling Trigger.
bogdanm 0:9b334a45a8ff 285 * @retval None
bogdanm 0:9b334a45a8ff 286 */
bogdanm 0:9b334a45a8ff 287 #define __HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE() \
bogdanm 0:9b334a45a8ff 288 do { \
bogdanm 0:9b334a45a8ff 289 __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE(); \
bogdanm 0:9b334a45a8ff 290 __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE(); \
bogdanm 0:9b334a45a8ff 291 } while(0)
bogdanm 0:9b334a45a8ff 292
bogdanm 0:9b334a45a8ff 293 /**
bogdanm 0:9b334a45a8ff 294 * @brief Disable the PVD Extended Interrupt Rising & Falling Trigger.
bogdanm 0:9b334a45a8ff 295 * @retval None
bogdanm 0:9b334a45a8ff 296 */
bogdanm 0:9b334a45a8ff 297 #define __HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE() \
bogdanm 0:9b334a45a8ff 298 do { \
bogdanm 0:9b334a45a8ff 299 __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE(); \
bogdanm 0:9b334a45a8ff 300 __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); \
bogdanm 0:9b334a45a8ff 301 } while(0)
bogdanm 0:9b334a45a8ff 302
bogdanm 0:9b334a45a8ff 303 /**
bogdanm 0:9b334a45a8ff 304 * @brief Generate a Software interrupt on selected EXTI line.
bogdanm 0:9b334a45a8ff 305 * @retval None
bogdanm 0:9b334a45a8ff 306 */
bogdanm 0:9b334a45a8ff 307 #define __HAL_PWR_PVD_EXTI_GENERATE_SWIT() SET_BIT(EXTI->SWIER1, PWR_EXTI_LINE_PVD)
bogdanm 0:9b334a45a8ff 308
bogdanm 0:9b334a45a8ff 309 /**
bogdanm 0:9b334a45a8ff 310 * @brief Check whether or not the PVD EXTI interrupt flag is set.
bogdanm 0:9b334a45a8ff 311 * @retval EXTI PVD Line Status.
bogdanm 0:9b334a45a8ff 312 */
bogdanm 0:9b334a45a8ff 313 #define __HAL_PWR_PVD_EXTI_GET_FLAG() (EXTI->PR1 & PWR_EXTI_LINE_PVD)
bogdanm 0:9b334a45a8ff 314
bogdanm 0:9b334a45a8ff 315 /**
bogdanm 0:9b334a45a8ff 316 * @brief Clear the PVD EXTI interrupt flag.
bogdanm 0:9b334a45a8ff 317 * @retval None
bogdanm 0:9b334a45a8ff 318 */
bogdanm 0:9b334a45a8ff 319 #define __HAL_PWR_PVD_EXTI_CLEAR_FLAG() WRITE_REG(EXTI->PR1, PWR_EXTI_LINE_PVD)
bogdanm 0:9b334a45a8ff 320
bogdanm 0:9b334a45a8ff 321 /**
bogdanm 0:9b334a45a8ff 322 * @}
bogdanm 0:9b334a45a8ff 323 */
bogdanm 0:9b334a45a8ff 324
bogdanm 0:9b334a45a8ff 325
bogdanm 0:9b334a45a8ff 326 /* Private macros --------------------------------------------------------*/
bogdanm 0:9b334a45a8ff 327 /** @addtogroup PWR_Private_Macros PWR Private Macros
bogdanm 0:9b334a45a8ff 328 * @{
bogdanm 0:9b334a45a8ff 329 */
bogdanm 0:9b334a45a8ff 330
bogdanm 0:9b334a45a8ff 331 #define IS_PWR_PVD_LEVEL(LEVEL) (((LEVEL) == PWR_PVDLEVEL_0) || ((LEVEL) == PWR_PVDLEVEL_1)|| \
bogdanm 0:9b334a45a8ff 332 ((LEVEL) == PWR_PVDLEVEL_2) || ((LEVEL) == PWR_PVDLEVEL_3)|| \
bogdanm 0:9b334a45a8ff 333 ((LEVEL) == PWR_PVDLEVEL_4) || ((LEVEL) == PWR_PVDLEVEL_5)|| \
bogdanm 0:9b334a45a8ff 334 ((LEVEL) == PWR_PVDLEVEL_6) || ((LEVEL) == PWR_PVDLEVEL_7))
bogdanm 0:9b334a45a8ff 335
bogdanm 0:9b334a45a8ff 336 #define IS_PWR_PVD_MODE(MODE) (((MODE) == PWR_PVD_MODE_NORMAL) ||\
bogdanm 0:9b334a45a8ff 337 ((MODE) == PWR_PVD_MODE_IT_RISING) ||\
bogdanm 0:9b334a45a8ff 338 ((MODE) == PWR_PVD_MODE_IT_FALLING) ||\
bogdanm 0:9b334a45a8ff 339 ((MODE) == PWR_PVD_MODE_IT_RISING_FALLING) ||\
bogdanm 0:9b334a45a8ff 340 ((MODE) == PWR_PVD_MODE_EVENT_RISING) ||\
bogdanm 0:9b334a45a8ff 341 ((MODE) == PWR_PVD_MODE_EVENT_FALLING) ||\
bogdanm 0:9b334a45a8ff 342 ((MODE) == PWR_PVD_MODE_EVENT_RISING_FALLING))
bogdanm 0:9b334a45a8ff 343
bogdanm 0:9b334a45a8ff 344 #define IS_PWR_REGULATOR(REGULATOR) (((REGULATOR) == PWR_MAINREGULATOR_ON) || \
bogdanm 0:9b334a45a8ff 345 ((REGULATOR) == PWR_LOWPOWERREGULATOR_ON))
bogdanm 0:9b334a45a8ff 346
bogdanm 0:9b334a45a8ff 347 #define IS_PWR_SLEEP_ENTRY(ENTRY) (((ENTRY) == PWR_SLEEPENTRY_WFI) || ((ENTRY) == PWR_SLEEPENTRY_WFE))
bogdanm 0:9b334a45a8ff 348
bogdanm 0:9b334a45a8ff 349 #define IS_PWR_STOP_ENTRY(ENTRY) (((ENTRY) == PWR_STOPENTRY_WFI) || ((ENTRY) == PWR_STOPENTRY_WFE) )
bogdanm 0:9b334a45a8ff 350
bogdanm 0:9b334a45a8ff 351 /**
bogdanm 0:9b334a45a8ff 352 * @}
bogdanm 0:9b334a45a8ff 353 */
bogdanm 0:9b334a45a8ff 354
bogdanm 0:9b334a45a8ff 355 /* Include PWR HAL Extended module */
bogdanm 0:9b334a45a8ff 356 #include "stm32l4xx_hal_pwr_ex.h"
bogdanm 0:9b334a45a8ff 357
bogdanm 0:9b334a45a8ff 358 /* Exported functions --------------------------------------------------------*/
bogdanm 0:9b334a45a8ff 359
bogdanm 0:9b334a45a8ff 360 /** @addtogroup PWR_Exported_Functions PWR Exported Functions
bogdanm 0:9b334a45a8ff 361 * @{
bogdanm 0:9b334a45a8ff 362 */
bogdanm 0:9b334a45a8ff 363
bogdanm 0:9b334a45a8ff 364 /** @addtogroup PWR_Exported_Functions_Group1 Initialization and de-initialization functions
bogdanm 0:9b334a45a8ff 365 * @{
bogdanm 0:9b334a45a8ff 366 */
bogdanm 0:9b334a45a8ff 367
bogdanm 0:9b334a45a8ff 368 /* Initialization and de-initialization functions *******************************/
bogdanm 0:9b334a45a8ff 369 void HAL_PWR_DeInit(void);
bogdanm 0:9b334a45a8ff 370 void HAL_PWR_EnableBkUpAccess(void);
bogdanm 0:9b334a45a8ff 371 void HAL_PWR_DisableBkUpAccess(void);
bogdanm 0:9b334a45a8ff 372
bogdanm 0:9b334a45a8ff 373 /**
bogdanm 0:9b334a45a8ff 374 * @}
bogdanm 0:9b334a45a8ff 375 */
bogdanm 0:9b334a45a8ff 376
bogdanm 0:9b334a45a8ff 377 /** @addtogroup PWR_Exported_Functions_Group2 Peripheral Control functions
bogdanm 0:9b334a45a8ff 378 * @{
bogdanm 0:9b334a45a8ff 379 */
bogdanm 0:9b334a45a8ff 380
bogdanm 0:9b334a45a8ff 381 /* Peripheral Control functions ************************************************/
bogdanm 0:9b334a45a8ff 382 HAL_StatusTypeDef HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD);
bogdanm 0:9b334a45a8ff 383 void HAL_PWR_EnablePVD(void);
bogdanm 0:9b334a45a8ff 384 void HAL_PWR_DisablePVD(void);
bogdanm 0:9b334a45a8ff 385
bogdanm 0:9b334a45a8ff 386
bogdanm 0:9b334a45a8ff 387 /* WakeUp pins configuration functions ****************************************/
bogdanm 0:9b334a45a8ff 388 void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinPolarity);
bogdanm 0:9b334a45a8ff 389 void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx);
bogdanm 0:9b334a45a8ff 390
bogdanm 0:9b334a45a8ff 391 /* Low Power modes configuration functions ************************************/
bogdanm 0:9b334a45a8ff 392 void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry);
bogdanm 0:9b334a45a8ff 393 void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry);
bogdanm 0:9b334a45a8ff 394 void HAL_PWR_EnterSTANDBYMode(void);
bogdanm 0:9b334a45a8ff 395
bogdanm 0:9b334a45a8ff 396 void HAL_PWR_EnableSleepOnExit(void);
bogdanm 0:9b334a45a8ff 397 void HAL_PWR_DisableSleepOnExit(void);
bogdanm 0:9b334a45a8ff 398 void HAL_PWR_EnableSEVOnPend(void);
bogdanm 0:9b334a45a8ff 399 void HAL_PWR_DisableSEVOnPend(void);
bogdanm 0:9b334a45a8ff 400
bogdanm 0:9b334a45a8ff 401 void HAL_PWR_PVDCallback(void);
bogdanm 0:9b334a45a8ff 402
bogdanm 0:9b334a45a8ff 403
bogdanm 0:9b334a45a8ff 404 /**
bogdanm 0:9b334a45a8ff 405 * @}
bogdanm 0:9b334a45a8ff 406 */
bogdanm 0:9b334a45a8ff 407
bogdanm 0:9b334a45a8ff 408 /**
bogdanm 0:9b334a45a8ff 409 * @}
bogdanm 0:9b334a45a8ff 410 */
bogdanm 0:9b334a45a8ff 411
bogdanm 0:9b334a45a8ff 412 /**
bogdanm 0:9b334a45a8ff 413 * @}
bogdanm 0:9b334a45a8ff 414 */
bogdanm 0:9b334a45a8ff 415
bogdanm 0:9b334a45a8ff 416 /**
bogdanm 0:9b334a45a8ff 417 * @}
bogdanm 0:9b334a45a8ff 418 */
bogdanm 0:9b334a45a8ff 419
bogdanm 0:9b334a45a8ff 420 #ifdef __cplusplus
bogdanm 0:9b334a45a8ff 421 }
bogdanm 0:9b334a45a8ff 422 #endif
bogdanm 0:9b334a45a8ff 423
bogdanm 0:9b334a45a8ff 424
bogdanm 0:9b334a45a8ff 425 #endif /* __STM32L4xx_HAL_PWR_H */
bogdanm 0:9b334a45a8ff 426
bogdanm 0:9b334a45a8ff 427 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/