mbed-os 6.10 versione
cmsis_dsp/arm_const_structs.h@4:a1482b8845b2, 2021-06-01 (annotated)
- Committer:
- michelericcio
- Date:
- Tue Jun 01 22:29:16 2021 +0000
- Revision:
- 4:a1482b8845b2
mbed os 6.10 version (verified on Nucleo F401RE)
Who changed what in which revision?
User | Revision | Line number | New contents of line |
---|---|---|---|
michelericcio | 4:a1482b8845b2 | 1 | /* ---------------------------------------------------------------------- |
michelericcio | 4:a1482b8845b2 | 2 | * Copyright (C) 2010-2013 ARM Limited. All rights reserved. |
michelericcio | 4:a1482b8845b2 | 3 | * |
michelericcio | 4:a1482b8845b2 | 4 | * $Date: 17. January 2013 |
michelericcio | 4:a1482b8845b2 | 5 | * $Revision: V1.4.1 |
michelericcio | 4:a1482b8845b2 | 6 | * |
michelericcio | 4:a1482b8845b2 | 7 | * Project: CMSIS DSP Library |
michelericcio | 4:a1482b8845b2 | 8 | * Title: arm_const_structs.h |
michelericcio | 4:a1482b8845b2 | 9 | * |
michelericcio | 4:a1482b8845b2 | 10 | * Description: This file has constant structs that are initialized for |
michelericcio | 4:a1482b8845b2 | 11 | * user convenience. For example, some can be given as |
michelericcio | 4:a1482b8845b2 | 12 | * arguments to the arm_cfft_f32() function. |
michelericcio | 4:a1482b8845b2 | 13 | * |
michelericcio | 4:a1482b8845b2 | 14 | * Target Processor: Cortex-M4/Cortex-M3 |
michelericcio | 4:a1482b8845b2 | 15 | * |
michelericcio | 4:a1482b8845b2 | 16 | * Redistribution and use in source and binary forms, with or without |
michelericcio | 4:a1482b8845b2 | 17 | * modification, are permitted provided that the following conditions |
michelericcio | 4:a1482b8845b2 | 18 | * are met: |
michelericcio | 4:a1482b8845b2 | 19 | * - Redistributions of source code must retain the above copyright |
michelericcio | 4:a1482b8845b2 | 20 | * notice, this list of conditions and the following disclaimer. |
michelericcio | 4:a1482b8845b2 | 21 | * - Redistributions in binary form must reproduce the above copyright |
michelericcio | 4:a1482b8845b2 | 22 | * notice, this list of conditions and the following disclaimer in |
michelericcio | 4:a1482b8845b2 | 23 | * the documentation and/or other materials provided with the |
michelericcio | 4:a1482b8845b2 | 24 | * distribution. |
michelericcio | 4:a1482b8845b2 | 25 | * - Neither the name of ARM LIMITED nor the names of its contributors |
michelericcio | 4:a1482b8845b2 | 26 | * may be used to endorse or promote products derived from this |
michelericcio | 4:a1482b8845b2 | 27 | * software without specific prior written permission. |
michelericcio | 4:a1482b8845b2 | 28 | * |
michelericcio | 4:a1482b8845b2 | 29 | * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS |
michelericcio | 4:a1482b8845b2 | 30 | * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT |
michelericcio | 4:a1482b8845b2 | 31 | * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS |
michelericcio | 4:a1482b8845b2 | 32 | * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE |
michelericcio | 4:a1482b8845b2 | 33 | * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, |
michelericcio | 4:a1482b8845b2 | 34 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, |
michelericcio | 4:a1482b8845b2 | 35 | * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; |
michelericcio | 4:a1482b8845b2 | 36 | * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER |
michelericcio | 4:a1482b8845b2 | 37 | * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT |
michelericcio | 4:a1482b8845b2 | 38 | * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN |
michelericcio | 4:a1482b8845b2 | 39 | * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE |
michelericcio | 4:a1482b8845b2 | 40 | * POSSIBILITY OF SUCH DAMAGE. |
michelericcio | 4:a1482b8845b2 | 41 | * -------------------------------------------------------------------- */ |
michelericcio | 4:a1482b8845b2 | 42 | |
michelericcio | 4:a1482b8845b2 | 43 | #ifndef _ARM_CONST_STRUCTS_H |
michelericcio | 4:a1482b8845b2 | 44 | #define _ARM_CONST_STRUCTS_H |
michelericcio | 4:a1482b8845b2 | 45 | |
michelericcio | 4:a1482b8845b2 | 46 | #include "arm_math.h" |
michelericcio | 4:a1482b8845b2 | 47 | #include "arm_common_tables.h" |
michelericcio | 4:a1482b8845b2 | 48 | |
michelericcio | 4:a1482b8845b2 | 49 | const arm_cfft_instance_f32 arm_cfft_sR_f32_len16 = { |
michelericcio | 4:a1482b8845b2 | 50 | 16, twiddleCoef_16, armBitRevIndexTable16, ARMBITREVINDEXTABLE__16_TABLE_LENGTH |
michelericcio | 4:a1482b8845b2 | 51 | }; |
michelericcio | 4:a1482b8845b2 | 52 | |
michelericcio | 4:a1482b8845b2 | 53 | const arm_cfft_instance_f32 arm_cfft_sR_f32_len32 = { |
michelericcio | 4:a1482b8845b2 | 54 | 32, twiddleCoef_32, armBitRevIndexTable32, ARMBITREVINDEXTABLE__32_TABLE_LENGTH |
michelericcio | 4:a1482b8845b2 | 55 | }; |
michelericcio | 4:a1482b8845b2 | 56 | |
michelericcio | 4:a1482b8845b2 | 57 | const arm_cfft_instance_f32 arm_cfft_sR_f32_len64 = { |
michelericcio | 4:a1482b8845b2 | 58 | 64, twiddleCoef_64, armBitRevIndexTable64, ARMBITREVINDEXTABLE__64_TABLE_LENGTH |
michelericcio | 4:a1482b8845b2 | 59 | }; |
michelericcio | 4:a1482b8845b2 | 60 | |
michelericcio | 4:a1482b8845b2 | 61 | const arm_cfft_instance_f32 arm_cfft_sR_f32_len128 = { |
michelericcio | 4:a1482b8845b2 | 62 | 128, twiddleCoef_128, armBitRevIndexTable128, ARMBITREVINDEXTABLE_128_TABLE_LENGTH |
michelericcio | 4:a1482b8845b2 | 63 | }; |
michelericcio | 4:a1482b8845b2 | 64 | |
michelericcio | 4:a1482b8845b2 | 65 | const arm_cfft_instance_f32 arm_cfft_sR_f32_len256 = { |
michelericcio | 4:a1482b8845b2 | 66 | 256, twiddleCoef_256, armBitRevIndexTable256, ARMBITREVINDEXTABLE_256_TABLE_LENGTH |
michelericcio | 4:a1482b8845b2 | 67 | }; |
michelericcio | 4:a1482b8845b2 | 68 | |
michelericcio | 4:a1482b8845b2 | 69 | const arm_cfft_instance_f32 arm_cfft_sR_f32_len512 = { |
michelericcio | 4:a1482b8845b2 | 70 | 512, twiddleCoef_512, armBitRevIndexTable512, ARMBITREVINDEXTABLE_512_TABLE_LENGTH |
michelericcio | 4:a1482b8845b2 | 71 | }; |
michelericcio | 4:a1482b8845b2 | 72 | |
michelericcio | 4:a1482b8845b2 | 73 | const arm_cfft_instance_f32 arm_cfft_sR_f32_len1024 = { |
michelericcio | 4:a1482b8845b2 | 74 | 1024, twiddleCoef_1024, armBitRevIndexTable1024, ARMBITREVINDEXTABLE1024_TABLE_LENGTH |
michelericcio | 4:a1482b8845b2 | 75 | }; |
michelericcio | 4:a1482b8845b2 | 76 | |
michelericcio | 4:a1482b8845b2 | 77 | const arm_cfft_instance_f32 arm_cfft_sR_f32_len2048 = { |
michelericcio | 4:a1482b8845b2 | 78 | 2048, twiddleCoef_2048, armBitRevIndexTable2048, ARMBITREVINDEXTABLE2048_TABLE_LENGTH |
michelericcio | 4:a1482b8845b2 | 79 | }; |
michelericcio | 4:a1482b8845b2 | 80 | |
michelericcio | 4:a1482b8845b2 | 81 | const arm_cfft_instance_f32 arm_cfft_sR_f32_len4096 = { |
michelericcio | 4:a1482b8845b2 | 82 | 4096, twiddleCoef_4096, armBitRevIndexTable4096, ARMBITREVINDEXTABLE4096_TABLE_LENGTH |
michelericcio | 4:a1482b8845b2 | 83 | }; |
michelericcio | 4:a1482b8845b2 | 84 | |
michelericcio | 4:a1482b8845b2 | 85 | #endif |
michelericcio | 4:a1482b8845b2 | 86 | |
michelericcio | 4:a1482b8845b2 | 87 | |
michelericcio | 4:a1482b8845b2 | 88 |