Michele Riccio / mbed-dsp_F767ZI

mbed-os 6.10 versione

cmsis_dsp/BasicMathFunctions/arm_negate_q15.c@3:7a284390b0ce, 2013-11-08 (annotated)

Committer:
mbed_official
Date:
Fri Nov 08 13:45:10 2013 +0000
Revision:
3:7a284390b0ce
Parent:
2:da51fb522205 
Synchronized with git revision e69956aba2f68a2a26ac26b051f8d349deaa1ce8

Who changed what in which revision?

UserRevisionLine numberNew contents of line
emilmont 1:fdd22bb7aa52 1 /* ----------------------------------------------------------------------
mbed_official 3:7a284390b0ce 2 * Copyright (C) 2010-2013 ARM Limited. All rights reserved.
emilmont 1:fdd22bb7aa52 3 *
mbed_official 3:7a284390b0ce 4 * $Date: 17. January 2013
mbed_official 3:7a284390b0ce 5 * $Revision: V1.4.1
emilmont 1:fdd22bb7aa52 6 *
emilmont 2:da51fb522205 7 * Project: CMSIS DSP Library
emilmont 2:da51fb522205 8 * Title: arm_negate_q15.c
emilmont 1:fdd22bb7aa52 9 *
emilmont 2:da51fb522205 10 * Description: Negates Q15 vectors.
emilmont 1:fdd22bb7aa52 11 *
emilmont 1:fdd22bb7aa52 12 * Target Processor: Cortex-M4/Cortex-M3/Cortex-M0
emilmont 1:fdd22bb7aa52 13 *
mbed_official 3:7a284390b0ce 14 * Redistribution and use in source and binary forms, with or without
mbed_official 3:7a284390b0ce 15 * modification, are permitted provided that the following conditions
mbed_official 3:7a284390b0ce 16 * are met:
mbed_official 3:7a284390b0ce 17 * - Redistributions of source code must retain the above copyright
mbed_official 3:7a284390b0ce 18 * notice, this list of conditions and the following disclaimer.
mbed_official 3:7a284390b0ce 19 * - Redistributions in binary form must reproduce the above copyright
mbed_official 3:7a284390b0ce 20 * notice, this list of conditions and the following disclaimer in
mbed_official 3:7a284390b0ce 21 * the documentation and/or other materials provided with the
mbed_official 3:7a284390b0ce 22 * distribution.
mbed_official 3:7a284390b0ce 23 * - Neither the name of ARM LIMITED nor the names of its contributors
mbed_official 3:7a284390b0ce 24 * may be used to endorse or promote products derived from this
mbed_official 3:7a284390b0ce 25 * software without specific prior written permission.
mbed_official 3:7a284390b0ce 26 *
mbed_official 3:7a284390b0ce 27 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
mbed_official 3:7a284390b0ce 28 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
mbed_official 3:7a284390b0ce 29 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
mbed_official 3:7a284390b0ce 30 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
mbed_official 3:7a284390b0ce 31 * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
mbed_official 3:7a284390b0ce 32 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
mbed_official 3:7a284390b0ce 33 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
mbed_official 3:7a284390b0ce 34 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
mbed_official 3:7a284390b0ce 35 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
mbed_official 3:7a284390b0ce 36 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
mbed_official 3:7a284390b0ce 37 * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
mbed_official 3:7a284390b0ce 38 * POSSIBILITY OF SUCH DAMAGE.
emilmont 1:fdd22bb7aa52 39 * -------------------------------------------------------------------- */
emilmont 1:fdd22bb7aa52 40 #include "arm_math.h"
emilmont 1:fdd22bb7aa52 41
emilmont 1:fdd22bb7aa52 42 /**
emilmont 1:fdd22bb7aa52 43 * @ingroup groupMath
emilmont 1:fdd22bb7aa52 44 */
emilmont 1:fdd22bb7aa52 45
emilmont 1:fdd22bb7aa52 46 /**
emilmont 1:fdd22bb7aa52 47 * @addtogroup negate
emilmont 1:fdd22bb7aa52 48 * @{
emilmont 1:fdd22bb7aa52 49 */
emilmont 1:fdd22bb7aa52 50
emilmont 1:fdd22bb7aa52 51 /**
emilmont 1:fdd22bb7aa52 52 * @brief Negates the elements of a Q15 vector.
emilmont 1:fdd22bb7aa52 53 * @param[in] *pSrc points to the input vector
emilmont 1:fdd22bb7aa52 54 * @param[out] *pDst points to the output vector
emilmont 1:fdd22bb7aa52 55 * @param[in] blockSize number of samples in the vector
emilmont 1:fdd22bb7aa52 56 * @return none.
emilmont 1:fdd22bb7aa52 57 *
emilmont 1:fdd22bb7aa52 58 * \par Conditions for optimum performance
emilmont 1:fdd22bb7aa52 59 * Input and output buffers should be aligned by 32-bit
emilmont 1:fdd22bb7aa52 60 *
emilmont 1:fdd22bb7aa52 61 *
emilmont 1:fdd22bb7aa52 62 * <b>Scaling and Overflow Behavior:</b>
emilmont 1:fdd22bb7aa52 63 * \par
emilmont 1:fdd22bb7aa52 64 * The function uses saturating arithmetic.
emilmont 1:fdd22bb7aa52 65 * The Q15 value -1 (0x8000) will be saturated to the maximum allowable positive value 0x7FFF.
emilmont 1:fdd22bb7aa52 66 */
emilmont 1:fdd22bb7aa52 67
emilmont 1:fdd22bb7aa52 68 void arm_negate_q15(
emilmont 1:fdd22bb7aa52 69 q15_t * pSrc,
emilmont 1:fdd22bb7aa52 70 q15_t * pDst,
emilmont 1:fdd22bb7aa52 71 uint32_t blockSize)
emilmont 1:fdd22bb7aa52 72 {
emilmont 1:fdd22bb7aa52 73 uint32_t blkCnt; /* loop counter */
emilmont 1:fdd22bb7aa52 74 q15_t in;
emilmont 1:fdd22bb7aa52 75
mbed_official 3:7a284390b0ce 76 #ifndef ARM_MATH_CM0_FAMILY
emilmont 1:fdd22bb7aa52 77
emilmont 1:fdd22bb7aa52 78 /* Run the below code for Cortex-M4 and Cortex-M3 */
emilmont 1:fdd22bb7aa52 79
emilmont 1:fdd22bb7aa52 80 q31_t in1, in2; /* Temporary variables */
emilmont 1:fdd22bb7aa52 81
emilmont 1:fdd22bb7aa52 82
emilmont 1:fdd22bb7aa52 83 /*loop Unrolling */
emilmont 1:fdd22bb7aa52 84 blkCnt = blockSize >> 2u;
emilmont 1:fdd22bb7aa52 85
emilmont 1:fdd22bb7aa52 86 /* First part of the processing with loop unrolling. Compute 4 outputs at a time.
emilmont 1:fdd22bb7aa52 87 ** a second loop below computes the remaining 1 to 3 samples. */
emilmont 1:fdd22bb7aa52 88 while(blkCnt > 0u)
emilmont 1:fdd22bb7aa52 89 {
emilmont 1:fdd22bb7aa52 90 /* C = -A */
emilmont 1:fdd22bb7aa52 91 /* Read two inputs at a time */
emilmont 1:fdd22bb7aa52 92 in1 = _SIMD32_OFFSET(pSrc);
emilmont 1:fdd22bb7aa52 93 in2 = _SIMD32_OFFSET(pSrc + 2);
emilmont 1:fdd22bb7aa52 94
emilmont 1:fdd22bb7aa52 95 /* negate two samples at a time */
emilmont 1:fdd22bb7aa52 96 in1 = __QSUB16(0, in1);
emilmont 1:fdd22bb7aa52 97
emilmont 1:fdd22bb7aa52 98 /* negate two samples at a time */
emilmont 1:fdd22bb7aa52 99 in2 = __QSUB16(0, in2);
emilmont 1:fdd22bb7aa52 100
emilmont 1:fdd22bb7aa52 101 /* store the result to destination 2 samples at a time */
emilmont 1:fdd22bb7aa52 102 _SIMD32_OFFSET(pDst) = in1;
emilmont 1:fdd22bb7aa52 103 /* store the result to destination 2 samples at a time */
emilmont 1:fdd22bb7aa52 104 _SIMD32_OFFSET(pDst + 2) = in2;
emilmont 1:fdd22bb7aa52 105
emilmont 1:fdd22bb7aa52 106
emilmont 1:fdd22bb7aa52 107 /* update pointers to process next samples */
emilmont 1:fdd22bb7aa52 108 pSrc += 4u;
emilmont 1:fdd22bb7aa52 109 pDst += 4u;
emilmont 1:fdd22bb7aa52 110
emilmont 1:fdd22bb7aa52 111 /* Decrement the loop counter */
emilmont 1:fdd22bb7aa52 112 blkCnt--;
emilmont 1:fdd22bb7aa52 113 }
emilmont 1:fdd22bb7aa52 114
emilmont 1:fdd22bb7aa52 115 /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
emilmont 1:fdd22bb7aa52 116 ** No loop unrolling is used. */
emilmont 1:fdd22bb7aa52 117 blkCnt = blockSize % 0x4u;
emilmont 1:fdd22bb7aa52 118
emilmont 1:fdd22bb7aa52 119 #else
emilmont 1:fdd22bb7aa52 120
emilmont 1:fdd22bb7aa52 121 /* Run the below code for Cortex-M0 */
emilmont 1:fdd22bb7aa52 122
emilmont 1:fdd22bb7aa52 123 /* Initialize blkCnt with number of samples */
emilmont 1:fdd22bb7aa52 124 blkCnt = blockSize;
emilmont 1:fdd22bb7aa52 125
mbed_official 3:7a284390b0ce 126 #endif /* #ifndef ARM_MATH_CM0_FAMILY */
emilmont 1:fdd22bb7aa52 127
emilmont 1:fdd22bb7aa52 128 while(blkCnt > 0u)
emilmont 1:fdd22bb7aa52 129 {
emilmont 1:fdd22bb7aa52 130 /* C = -A */
emilmont 1:fdd22bb7aa52 131 /* Negate and then store the result in the destination buffer. */
emilmont 1:fdd22bb7aa52 132 in = *pSrc++;
emilmont 1:fdd22bb7aa52 133 *pDst++ = (in == (q15_t) 0x8000) ? 0x7fff : -in;
emilmont 1:fdd22bb7aa52 134
emilmont 1:fdd22bb7aa52 135 /* Decrement the loop counter */
emilmont 1:fdd22bb7aa52 136 blkCnt--;
emilmont 1:fdd22bb7aa52 137 }
emilmont 1:fdd22bb7aa52 138 }
emilmont 1:fdd22bb7aa52 139
emilmont 1:fdd22bb7aa52 140 /**
emilmont 1:fdd22bb7aa52 141 * @} end of negate group
emilmont 1:fdd22bb7aa52 142 */