mbed official / mbed

Important changes to repositories hosted on mbed.com

Mbed hosted mercurial repositories are deprecated and are due to be permanently deleted in July 2026.

To keep a copy of this software download the repository Zip archive or clone locally using Mercurial.

It is also possible to export all your personal repositories from the account settings page.

Dependents:   hello SerialTestv11 SerialTestv12 Sierpinski ... more

TARGET_ARCH_MAX/stm32f4xx_hal_pwr.h@122:f9eeca106725, 2016-07-07 (annotated)

Committer:
Kojto
Date:
Thu Jul 07 14:34:11 2016 +0100
Revision:
122:f9eeca106725
Parent:
110:165afa46840b 
Release 122 of the mbed library



Changes:

- new targets - Nucleo L432KC, Beetle, Nucleo F446ZE, Nucleo L011K4

- Thread safety addition - mbed API should contain a statement about thread safety

- critical section API addition

- CAS API (core_util_atomic_incr/decr)

- DEVICE_ are generated from targets.json file, device.h deprecated

- Callback replaces FunctionPointer to provide std like interface

- mbed HAL API docs improvements

- toolchain - prexif attributes with MBED_

            - add new attributes - packed, weak, forcedinline, align

- target.json - contains targets definitions

- ST - L1XX - Cube update to 1.5

     - SPI clock selection fix (clock from APB domain)

     - F7 - Cube update v1.4.0

     - L0 -  baudrate init fix

     - L1 - Cube update v1.5

     - F3 - baudrate init fix, 3 targets CAN support

     - F4 - Cube update v1.12.0, 3 targets CAN support

     - L4XX - Cube update v1.5.1

     - F0 - update Cube to v1.5.0

     - L4 - 2 targets (L476RG/VG) CAN support

- NXP - pwm clock fix for KSDK2 MCU

      - LPC2368 - remove ARM toolchain support - due to regression

      - KSDK2 - fix SPI , I2C address and repeat start

- Silabs - some fixes backported from mbed 3

- Renesas - RZ_A1H - SystemCoreClockUpdate addition

Who changed what in which revision?

UserRevisionLine numberNew contents of line
bogdanm 89:552587b429a1 1 /**
bogdanm 89:552587b429a1 2 ******************************************************************************
bogdanm 89:552587b429a1 3 * @file stm32f4xx_hal_pwr.h
bogdanm 89:552587b429a1 4 * @author MCD Application Team
Kojto 122:f9eeca106725 5 * @version V1.5.0
Kojto 122:f9eeca106725 6 * @date 06-May-2016
bogdanm 89:552587b429a1 7 * @brief Header file of PWR HAL module.
bogdanm 89:552587b429a1 8 ******************************************************************************
bogdanm 89:552587b429a1 9 * @attention
bogdanm 89:552587b429a1 10 *
Kojto 122:f9eeca106725 11 * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
bogdanm 89:552587b429a1 12 *
bogdanm 89:552587b429a1 13 * Redistribution and use in source and binary forms, with or without modification,
bogdanm 89:552587b429a1 14 * are permitted provided that the following conditions are met:
bogdanm 89:552587b429a1 15 * 1. Redistributions of source code must retain the above copyright notice,
bogdanm 89:552587b429a1 16 * this list of conditions and the following disclaimer.
bogdanm 89:552587b429a1 17 * 2. Redistributions in binary form must reproduce the above copyright notice,
bogdanm 89:552587b429a1 18 * this list of conditions and the following disclaimer in the documentation
bogdanm 89:552587b429a1 19 * and/or other materials provided with the distribution.
bogdanm 89:552587b429a1 20 * 3. Neither the name of STMicroelectronics nor the names of its contributors
bogdanm 89:552587b429a1 21 * may be used to endorse or promote products derived from this software
bogdanm 89:552587b429a1 22 * without specific prior written permission.
bogdanm 89:552587b429a1 23 *
bogdanm 89:552587b429a1 24 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
bogdanm 89:552587b429a1 25 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
bogdanm 89:552587b429a1 26 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
bogdanm 89:552587b429a1 27 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
bogdanm 89:552587b429a1 28 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
bogdanm 89:552587b429a1 29 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
bogdanm 89:552587b429a1 30 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
bogdanm 89:552587b429a1 31 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
bogdanm 89:552587b429a1 32 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
bogdanm 89:552587b429a1 33 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
bogdanm 89:552587b429a1 34 *
bogdanm 89:552587b429a1 35 ******************************************************************************
bogdanm 89:552587b429a1 36 */
bogdanm 89:552587b429a1 37
bogdanm 89:552587b429a1 38 /* Define to prevent recursive inclusion -------------------------------------*/
bogdanm 89:552587b429a1 39 #ifndef __STM32F4xx_HAL_PWR_H
bogdanm 89:552587b429a1 40 #define __STM32F4xx_HAL_PWR_H
bogdanm 89:552587b429a1 41
bogdanm 89:552587b429a1 42 #ifdef __cplusplus
bogdanm 89:552587b429a1 43 extern "C" {
bogdanm 89:552587b429a1 44 #endif
bogdanm 89:552587b429a1 45
bogdanm 89:552587b429a1 46 /* Includes ------------------------------------------------------------------*/
bogdanm 89:552587b429a1 47 #include "stm32f4xx_hal_def.h"
bogdanm 89:552587b429a1 48
bogdanm 89:552587b429a1 49 /** @addtogroup STM32F4xx_HAL_Driver
bogdanm 89:552587b429a1 50 * @{
bogdanm 89:552587b429a1 51 */
bogdanm 89:552587b429a1 52
bogdanm 89:552587b429a1 53 /** @addtogroup PWR
bogdanm 89:552587b429a1 54 * @{
bogdanm 89:552587b429a1 55 */
bogdanm 89:552587b429a1 56
bogdanm 89:552587b429a1 57 /* Exported types ------------------------------------------------------------*/
Kojto 99:dbbf35b96557 58
Kojto 99:dbbf35b96557 59 /** @defgroup PWR_Exported_Types PWR Exported Types
Kojto 99:dbbf35b96557 60 * @{
Kojto 99:dbbf35b96557 61 */
Kojto 99:dbbf35b96557 62
bogdanm 89:552587b429a1 63 /**
bogdanm 89:552587b429a1 64 * @brief PWR PVD configuration structure definition
bogdanm 89:552587b429a1 65 */
bogdanm 89:552587b429a1 66 typedef struct
bogdanm 89:552587b429a1 67 {
bogdanm 89:552587b429a1 68 uint32_t PVDLevel; /*!< PVDLevel: Specifies the PVD detection level.
bogdanm 89:552587b429a1 69 This parameter can be a value of @ref PWR_PVD_detection_level */
bogdanm 89:552587b429a1 70
bogdanm 89:552587b429a1 71 uint32_t Mode; /*!< Mode: Specifies the operating mode for the selected pins.
bogdanm 89:552587b429a1 72 This parameter can be a value of @ref PWR_PVD_Mode */
bogdanm 89:552587b429a1 73 }PWR_PVDTypeDef;
bogdanm 89:552587b429a1 74
bogdanm 89:552587b429a1 75 /**
bogdanm 89:552587b429a1 76 * @}
bogdanm 89:552587b429a1 77 */
bogdanm 89:552587b429a1 78
Kojto 99:dbbf35b96557 79 /* Exported constants --------------------------------------------------------*/
Kojto 99:dbbf35b96557 80 /** @defgroup PWR_Exported_Constants PWR Exported Constants
Kojto 99:dbbf35b96557 81 * @{
Kojto 99:dbbf35b96557 82 */
Kojto 99:dbbf35b96557 83
Kojto 99:dbbf35b96557 84 /** @defgroup PWR_WakeUp_Pins PWR WakeUp Pins
Kojto 99:dbbf35b96557 85 * @{
Kojto 99:dbbf35b96557 86 */
Kojto 122:f9eeca106725 87 #define PWR_WAKEUP_PIN1 ((uint32_t)0x00000100U)
Kojto 99:dbbf35b96557 88 /**
Kojto 99:dbbf35b96557 89 * @}
Kojto 99:dbbf35b96557 90 */
Kojto 99:dbbf35b96557 91
Kojto 99:dbbf35b96557 92 /** @defgroup PWR_PVD_detection_level PWR PVD detection level
bogdanm 89:552587b429a1 93 * @{
bogdanm 89:552587b429a1 94 */
bogdanm 89:552587b429a1 95 #define PWR_PVDLEVEL_0 PWR_CR_PLS_LEV0
bogdanm 89:552587b429a1 96 #define PWR_PVDLEVEL_1 PWR_CR_PLS_LEV1
bogdanm 89:552587b429a1 97 #define PWR_PVDLEVEL_2 PWR_CR_PLS_LEV2
bogdanm 89:552587b429a1 98 #define PWR_PVDLEVEL_3 PWR_CR_PLS_LEV3
bogdanm 89:552587b429a1 99 #define PWR_PVDLEVEL_4 PWR_CR_PLS_LEV4
bogdanm 89:552587b429a1 100 #define PWR_PVDLEVEL_5 PWR_CR_PLS_LEV5
bogdanm 89:552587b429a1 101 #define PWR_PVDLEVEL_6 PWR_CR_PLS_LEV6
Kojto 99:dbbf35b96557 102 #define PWR_PVDLEVEL_7 PWR_CR_PLS_LEV7/* External input analog voltage
Kojto 99:dbbf35b96557 103 (Compare internally to VREFINT) */
bogdanm 89:552587b429a1 104 /**
bogdanm 89:552587b429a1 105 * @}
bogdanm 89:552587b429a1 106 */
bogdanm 89:552587b429a1 107
Kojto 99:dbbf35b96557 108 /** @defgroup PWR_PVD_Mode PWR PVD Mode
bogdanm 89:552587b429a1 109 * @{
bogdanm 89:552587b429a1 110 */
Kojto 122:f9eeca106725 111 #define PWR_PVD_MODE_NORMAL ((uint32_t)0x00000000U) /*!< basic mode is used */
Kojto 122:f9eeca106725 112 #define PWR_PVD_MODE_IT_RISING ((uint32_t)0x00010001U) /*!< External Interrupt Mode with Rising edge trigger detection */
Kojto 122:f9eeca106725 113 #define PWR_PVD_MODE_IT_FALLING ((uint32_t)0x00010002U) /*!< External Interrupt Mode with Falling edge trigger detection */
Kojto 122:f9eeca106725 114 #define PWR_PVD_MODE_IT_RISING_FALLING ((uint32_t)0x00010003U) /*!< External Interrupt Mode with Rising/Falling edge trigger detection */
Kojto 122:f9eeca106725 115 #define PWR_PVD_MODE_EVENT_RISING ((uint32_t)0x00020001U) /*!< Event Mode with Rising edge trigger detection */
Kojto 122:f9eeca106725 116 #define PWR_PVD_MODE_EVENT_FALLING ((uint32_t)0x00020002U) /*!< Event Mode with Falling edge trigger detection */
Kojto 122:f9eeca106725 117 #define PWR_PVD_MODE_EVENT_RISING_FALLING ((uint32_t)0x00020003U) /*!< Event Mode with Rising/Falling edge trigger detection */
bogdanm 89:552587b429a1 118 /**
bogdanm 89:552587b429a1 119 * @}
Kojto 99:dbbf35b96557 120 */
bogdanm 89:552587b429a1 121
Kojto 99:dbbf35b96557 122
Kojto 99:dbbf35b96557 123 /** @defgroup PWR_Regulator_state_in_STOP_mode PWR Regulator state in SLEEP/STOP mode
bogdanm 89:552587b429a1 124 * @{
bogdanm 89:552587b429a1 125 */
Kojto 122:f9eeca106725 126 #define PWR_MAINREGULATOR_ON ((uint32_t)0x00000000U)
bogdanm 89:552587b429a1 127 #define PWR_LOWPOWERREGULATOR_ON PWR_CR_LPDS
bogdanm 89:552587b429a1 128 /**
bogdanm 89:552587b429a1 129 * @}
bogdanm 89:552587b429a1 130 */
bogdanm 89:552587b429a1 131
Kojto 99:dbbf35b96557 132 /** @defgroup PWR_SLEEP_mode_entry PWR SLEEP mode entry
bogdanm 89:552587b429a1 133 * @{
bogdanm 89:552587b429a1 134 */
Kojto 122:f9eeca106725 135 #define PWR_SLEEPENTRY_WFI ((uint8_t)0x01U)
Kojto 122:f9eeca106725 136 #define PWR_SLEEPENTRY_WFE ((uint8_t)0x02U)
bogdanm 89:552587b429a1 137 /**
bogdanm 89:552587b429a1 138 * @}
bogdanm 89:552587b429a1 139 */
bogdanm 89:552587b429a1 140
Kojto 99:dbbf35b96557 141 /** @defgroup PWR_STOP_mode_entry PWR STOP mode entry
bogdanm 89:552587b429a1 142 * @{
bogdanm 89:552587b429a1 143 */
Kojto 122:f9eeca106725 144 #define PWR_STOPENTRY_WFI ((uint8_t)0x01U)
Kojto 122:f9eeca106725 145 #define PWR_STOPENTRY_WFE ((uint8_t)0x02U)
bogdanm 89:552587b429a1 146 /**
bogdanm 89:552587b429a1 147 * @}
bogdanm 89:552587b429a1 148 */
bogdanm 89:552587b429a1 149
Kojto 99:dbbf35b96557 150 /** @defgroup PWR_Flag PWR Flag
bogdanm 89:552587b429a1 151 * @{
bogdanm 89:552587b429a1 152 */
bogdanm 89:552587b429a1 153 #define PWR_FLAG_WU PWR_CSR_WUF
bogdanm 89:552587b429a1 154 #define PWR_FLAG_SB PWR_CSR_SBF
bogdanm 89:552587b429a1 155 #define PWR_FLAG_PVDO PWR_CSR_PVDO
bogdanm 89:552587b429a1 156 #define PWR_FLAG_BRR PWR_CSR_BRR
bogdanm 89:552587b429a1 157 #define PWR_FLAG_VOSRDY PWR_CSR_VOSRDY
bogdanm 89:552587b429a1 158 /**
bogdanm 89:552587b429a1 159 * @}
bogdanm 89:552587b429a1 160 */
bogdanm 89:552587b429a1 161
bogdanm 89:552587b429a1 162 /**
bogdanm 89:552587b429a1 163 * @}
bogdanm 89:552587b429a1 164 */
bogdanm 89:552587b429a1 165
bogdanm 89:552587b429a1 166 /* Exported macro ------------------------------------------------------------*/
Kojto 99:dbbf35b96557 167 /** @defgroup PWR_Exported_Macro PWR Exported Macro
Kojto 99:dbbf35b96557 168 * @{
Kojto 99:dbbf35b96557 169 */
bogdanm 89:552587b429a1 170
bogdanm 89:552587b429a1 171 /** @brief Check PWR flag is set or not.
bogdanm 89:552587b429a1 172 * @param __FLAG__: specifies the flag to check.
bogdanm 89:552587b429a1 173 * This parameter can be one of the following values:
bogdanm 89:552587b429a1 174 * @arg PWR_FLAG_WU: Wake Up flag. This flag indicates that a wakeup event
bogdanm 89:552587b429a1 175 * was received from the WKUP pin or from the RTC alarm (Alarm A
bogdanm 89:552587b429a1 176 * or Alarm B), RTC Tamper event, RTC TimeStamp event or RTC Wakeup.
bogdanm 89:552587b429a1 177 * An additional wakeup event is detected if the WKUP pin is enabled
bogdanm 89:552587b429a1 178 * (by setting the EWUP bit) when the WKUP pin level is already high.
bogdanm 89:552587b429a1 179 * @arg PWR_FLAG_SB: StandBy flag. This flag indicates that the system was
bogdanm 89:552587b429a1 180 * resumed from StandBy mode.
bogdanm 89:552587b429a1 181 * @arg PWR_FLAG_PVDO: PVD Output. This flag is valid only if PVD is enabled
bogdanm 89:552587b429a1 182 * by the HAL_PWR_EnablePVD() function. The PVD is stopped by Standby mode
bogdanm 89:552587b429a1 183 * For this reason, this bit is equal to 0 after Standby or reset
bogdanm 89:552587b429a1 184 * until the PVDE bit is set.
bogdanm 89:552587b429a1 185 * @arg PWR_FLAG_BRR: Backup regulator ready flag. This bit is not reset
bogdanm 89:552587b429a1 186 * when the device wakes up from Standby mode or by a system reset
bogdanm 89:552587b429a1 187 * or power reset.
bogdanm 89:552587b429a1 188 * @arg PWR_FLAG_VOSRDY: This flag indicates that the Regulator voltage
bogdanm 89:552587b429a1 189 * scaling output selection is ready.
bogdanm 89:552587b429a1 190 * @retval The new state of __FLAG__ (TRUE or FALSE).
bogdanm 89:552587b429a1 191 */
bogdanm 89:552587b429a1 192 #define __HAL_PWR_GET_FLAG(__FLAG__) ((PWR->CSR & (__FLAG__)) == (__FLAG__))
bogdanm 89:552587b429a1 193
bogdanm 89:552587b429a1 194 /** @brief Clear the PWR's pending flags.
bogdanm 89:552587b429a1 195 * @param __FLAG__: specifies the flag to clear.
bogdanm 89:552587b429a1 196 * This parameter can be one of the following values:
bogdanm 89:552587b429a1 197 * @arg PWR_FLAG_WU: Wake Up flag
bogdanm 89:552587b429a1 198 * @arg PWR_FLAG_SB: StandBy flag
bogdanm 89:552587b429a1 199 */
Kojto 122:f9eeca106725 200 #define __HAL_PWR_CLEAR_FLAG(__FLAG__) (PWR->CR |= (__FLAG__) << 2U)
bogdanm 89:552587b429a1 201
Kojto 99:dbbf35b96557 202 /**
Kojto 99:dbbf35b96557 203 * @brief Enable the PVD Exti Line 16.
Kojto 99:dbbf35b96557 204 * @retval None.
Kojto 99:dbbf35b96557 205 */
Kojto 99:dbbf35b96557 206 #define __HAL_PWR_PVD_EXTI_ENABLE_IT() (EXTI->IMR |= (PWR_EXTI_LINE_PVD))
Kojto 99:dbbf35b96557 207
Kojto 99:dbbf35b96557 208 /**
Kojto 99:dbbf35b96557 209 * @brief Disable the PVD EXTI Line 16.
Kojto 99:dbbf35b96557 210 * @retval None.
Kojto 99:dbbf35b96557 211 */
Kojto 99:dbbf35b96557 212 #define __HAL_PWR_PVD_EXTI_DISABLE_IT() (EXTI->IMR &= ~(PWR_EXTI_LINE_PVD))
Kojto 99:dbbf35b96557 213
bogdanm 89:552587b429a1 214 /**
Kojto 99:dbbf35b96557 215 * @brief Enable event on PVD Exti Line 16.
Kojto 99:dbbf35b96557 216 * @retval None.
Kojto 99:dbbf35b96557 217 */
Kojto 99:dbbf35b96557 218 #define __HAL_PWR_PVD_EXTI_ENABLE_EVENT() (EXTI->EMR |= (PWR_EXTI_LINE_PVD))
Kojto 99:dbbf35b96557 219
Kojto 99:dbbf35b96557 220 /**
Kojto 99:dbbf35b96557 221 * @brief Disable event on PVD Exti Line 16.
Kojto 99:dbbf35b96557 222 * @retval None.
Kojto 99:dbbf35b96557 223 */
Kojto 99:dbbf35b96557 224 #define __HAL_PWR_PVD_EXTI_DISABLE_EVENT() (EXTI->EMR &= ~(PWR_EXTI_LINE_PVD))
Kojto 99:dbbf35b96557 225
Kojto 99:dbbf35b96557 226 /**
Kojto 99:dbbf35b96557 227 * @brief Enable the PVD Extended Interrupt Rising Trigger.
bogdanm 89:552587b429a1 228 * @retval None.
bogdanm 89:552587b429a1 229 */
Kojto 99:dbbf35b96557 230 #define __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE() SET_BIT(EXTI->RTSR, PWR_EXTI_LINE_PVD)
Kojto 99:dbbf35b96557 231
Kojto 99:dbbf35b96557 232 /**
Kojto 99:dbbf35b96557 233 * @brief Disable the PVD Extended Interrupt Rising Trigger.
Kojto 99:dbbf35b96557 234 * @retval None.
Kojto 99:dbbf35b96557 235 */
Kojto 99:dbbf35b96557 236 #define __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE() CLEAR_BIT(EXTI->RTSR, PWR_EXTI_LINE_PVD)
Kojto 99:dbbf35b96557 237
Kojto 99:dbbf35b96557 238 /**
Kojto 99:dbbf35b96557 239 * @brief Enable the PVD Extended Interrupt Falling Trigger.
Kojto 99:dbbf35b96557 240 * @retval None.
Kojto 99:dbbf35b96557 241 */
Kojto 99:dbbf35b96557 242 #define __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE() SET_BIT(EXTI->FTSR, PWR_EXTI_LINE_PVD)
Kojto 99:dbbf35b96557 243
bogdanm 89:552587b429a1 244
bogdanm 89:552587b429a1 245 /**
Kojto 99:dbbf35b96557 246 * @brief Disable the PVD Extended Interrupt Falling Trigger.
bogdanm 89:552587b429a1 247 * @retval None.
bogdanm 89:552587b429a1 248 */
Kojto 99:dbbf35b96557 249 #define __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE() CLEAR_BIT(EXTI->FTSR, PWR_EXTI_LINE_PVD)
Kojto 99:dbbf35b96557 250
Kojto 99:dbbf35b96557 251
Kojto 99:dbbf35b96557 252 /**
Kojto 99:dbbf35b96557 253 * @brief PVD EXTI line configuration: set rising & falling edge trigger.
Kojto 99:dbbf35b96557 254 * @retval None.
Kojto 99:dbbf35b96557 255 */
Kojto 122:f9eeca106725 256 #define __HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE() do{__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();\
Kojto 122:f9eeca106725 257 __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();\
Kojto 122:f9eeca106725 258 }while(0)
Kojto 99:dbbf35b96557 259
Kojto 99:dbbf35b96557 260 /**
Kojto 99:dbbf35b96557 261 * @brief Disable the PVD Extended Interrupt Rising & Falling Trigger.
Kojto 99:dbbf35b96557 262 * This parameter can be:
Kojto 99:dbbf35b96557 263 * @retval None.
Kojto 99:dbbf35b96557 264 */
Kojto 122:f9eeca106725 265 #define __HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE() do{__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();\
Kojto 122:f9eeca106725 266 __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();\
Kojto 122:f9eeca106725 267 }while(0)
bogdanm 89:552587b429a1 268
bogdanm 89:552587b429a1 269 /**
bogdanm 89:552587b429a1 270 * @brief checks whether the specified PVD Exti interrupt flag is set or not.
bogdanm 89:552587b429a1 271 * @retval EXTI PVD Line Status.
bogdanm 89:552587b429a1 272 */
Kojto 99:dbbf35b96557 273 #define __HAL_PWR_PVD_EXTI_GET_FLAG() (EXTI->PR & (PWR_EXTI_LINE_PVD))
bogdanm 89:552587b429a1 274
bogdanm 89:552587b429a1 275 /**
bogdanm 89:552587b429a1 276 * @brief Clear the PVD Exti flag.
bogdanm 89:552587b429a1 277 * @retval None.
bogdanm 89:552587b429a1 278 */
Kojto 99:dbbf35b96557 279 #define __HAL_PWR_PVD_EXTI_CLEAR_FLAG() (EXTI->PR = (PWR_EXTI_LINE_PVD))
bogdanm 89:552587b429a1 280
bogdanm 92:4fc01daae5a5 281 /**
Kojto 99:dbbf35b96557 282 * @brief Generates a Software interrupt on PVD EXTI line.
bogdanm 92:4fc01daae5a5 283 * @retval None
bogdanm 92:4fc01daae5a5 284 */
Kojto 99:dbbf35b96557 285 #define __HAL_PWR_PVD_EXTI_GENERATE_SWIT() (EXTI->SWIER |= (PWR_EXTI_LINE_PVD))
Kojto 99:dbbf35b96557 286
Kojto 99:dbbf35b96557 287 /**
Kojto 99:dbbf35b96557 288 * @}
Kojto 99:dbbf35b96557 289 */
bogdanm 89:552587b429a1 290
bogdanm 89:552587b429a1 291 /* Include PWR HAL Extension module */
bogdanm 89:552587b429a1 292 #include "stm32f4xx_hal_pwr_ex.h"
bogdanm 89:552587b429a1 293
bogdanm 89:552587b429a1 294 /* Exported functions --------------------------------------------------------*/
Kojto 99:dbbf35b96557 295 /** @addtogroup PWR_Exported_Functions PWR Exported Functions
Kojto 99:dbbf35b96557 296 * @{
Kojto 99:dbbf35b96557 297 */
Kojto 99:dbbf35b96557 298
Kojto 99:dbbf35b96557 299 /** @addtogroup PWR_Exported_Functions_Group1 Initialization and de-initialization functions
Kojto 99:dbbf35b96557 300 * @{
Kojto 99:dbbf35b96557 301 */
bogdanm 92:4fc01daae5a5 302 /* Initialization and de-initialization functions *****************************/
bogdanm 92:4fc01daae5a5 303 void HAL_PWR_DeInit(void);
bogdanm 92:4fc01daae5a5 304 void HAL_PWR_EnableBkUpAccess(void);
bogdanm 92:4fc01daae5a5 305 void HAL_PWR_DisableBkUpAccess(void);
Kojto 99:dbbf35b96557 306 /**
Kojto 99:dbbf35b96557 307 * @}
Kojto 99:dbbf35b96557 308 */
bogdanm 92:4fc01daae5a5 309
Kojto 99:dbbf35b96557 310 /** @addtogroup PWR_Exported_Functions_Group2 Peripheral Control functions
Kojto 99:dbbf35b96557 311 * @{
Kojto 99:dbbf35b96557 312 */
bogdanm 92:4fc01daae5a5 313 /* Peripheral Control functions **********************************************/
bogdanm 92:4fc01daae5a5 314 /* PVD configuration */
Kojto 99:dbbf35b96557 315 void HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD);
bogdanm 92:4fc01daae5a5 316 void HAL_PWR_EnablePVD(void);
bogdanm 92:4fc01daae5a5 317 void HAL_PWR_DisablePVD(void);
bogdanm 89:552587b429a1 318
bogdanm 92:4fc01daae5a5 319 /* WakeUp pins configuration */
bogdanm 92:4fc01daae5a5 320 void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx);
bogdanm 92:4fc01daae5a5 321 void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx);
bogdanm 89:552587b429a1 322
bogdanm 92:4fc01daae5a5 323 /* Low Power modes entry */
bogdanm 92:4fc01daae5a5 324 void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry);
bogdanm 92:4fc01daae5a5 325 void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry);
bogdanm 92:4fc01daae5a5 326 void HAL_PWR_EnterSTANDBYMode(void);
bogdanm 89:552587b429a1 327
Kojto 99:dbbf35b96557 328 /* Power PVD IRQ Handler */
bogdanm 92:4fc01daae5a5 329 void HAL_PWR_PVD_IRQHandler(void);
bogdanm 89:552587b429a1 330 void HAL_PWR_PVDCallback(void);
bogdanm 89:552587b429a1 331
Kojto 99:dbbf35b96557 332 /* Cortex System Control functions *******************************************/
Kojto 99:dbbf35b96557 333 void HAL_PWR_EnableSleepOnExit(void);
Kojto 99:dbbf35b96557 334 void HAL_PWR_DisableSleepOnExit(void);
Kojto 99:dbbf35b96557 335 void HAL_PWR_EnableSEVOnPend(void);
Kojto 99:dbbf35b96557 336 void HAL_PWR_DisableSEVOnPend(void);
Kojto 99:dbbf35b96557 337 /**
Kojto 99:dbbf35b96557 338 * @}
Kojto 99:dbbf35b96557 339 */
Kojto 99:dbbf35b96557 340
Kojto 99:dbbf35b96557 341 /**
Kojto 99:dbbf35b96557 342 * @}
Kojto 99:dbbf35b96557 343 */
Kojto 99:dbbf35b96557 344
Kojto 99:dbbf35b96557 345 /* Private types -------------------------------------------------------------*/
Kojto 99:dbbf35b96557 346 /* Private variables ---------------------------------------------------------*/
Kojto 99:dbbf35b96557 347 /* Private constants ---------------------------------------------------------*/
Kojto 99:dbbf35b96557 348 /** @defgroup PWR_Private_Constants PWR Private Constants
Kojto 99:dbbf35b96557 349 * @{
Kojto 99:dbbf35b96557 350 */
Kojto 99:dbbf35b96557 351
Kojto 99:dbbf35b96557 352 /** @defgroup PWR_PVD_EXTI_Line PWR PVD EXTI Line
Kojto 99:dbbf35b96557 353 * @{
Kojto 99:dbbf35b96557 354 */
Kojto 99:dbbf35b96557 355 #define PWR_EXTI_LINE_PVD ((uint32_t)EXTI_IMR_MR16) /*!< External interrupt line 16 Connected to the PVD EXTI Line */
Kojto 99:dbbf35b96557 356 /**
Kojto 99:dbbf35b96557 357 * @}
Kojto 99:dbbf35b96557 358 */
Kojto 99:dbbf35b96557 359
Kojto 99:dbbf35b96557 360 /** @defgroup PWR_register_alias_address PWR Register alias address
Kojto 99:dbbf35b96557 361 * @{
Kojto 99:dbbf35b96557 362 */
Kojto 99:dbbf35b96557 363 /* ------------- PWR registers bit address in the alias region ---------------*/
Kojto 99:dbbf35b96557 364 #define PWR_OFFSET (PWR_BASE - PERIPH_BASE)
Kojto 122:f9eeca106725 365 #define PWR_CR_OFFSET 0x00U
Kojto 122:f9eeca106725 366 #define PWR_CSR_OFFSET 0x04U
Kojto 99:dbbf35b96557 367 #define PWR_CR_OFFSET_BB (PWR_OFFSET + PWR_CR_OFFSET)
Kojto 99:dbbf35b96557 368 #define PWR_CSR_OFFSET_BB (PWR_OFFSET + PWR_CSR_OFFSET)
Kojto 99:dbbf35b96557 369 /**
Kojto 99:dbbf35b96557 370 * @}
Kojto 99:dbbf35b96557 371 */
Kojto 99:dbbf35b96557 372
Kojto 99:dbbf35b96557 373 /** @defgroup PWR_CR_register_alias PWR CR Register alias address
Kojto 99:dbbf35b96557 374 * @{
Kojto 99:dbbf35b96557 375 */
Kojto 99:dbbf35b96557 376 /* --- CR Register ---*/
Kojto 99:dbbf35b96557 377 /* Alias word address of DBP bit */
Kojto 99:dbbf35b96557 378 #define DBP_BIT_NUMBER POSITION_VAL(PWR_CR_DBP)
Kojto 122:f9eeca106725 379 #define CR_DBP_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (DBP_BIT_NUMBER * 4U))
Kojto 99:dbbf35b96557 380
Kojto 99:dbbf35b96557 381 /* Alias word address of PVDE bit */
Kojto 99:dbbf35b96557 382 #define PVDE_BIT_NUMBER POSITION_VAL(PWR_CR_PVDE)
Kojto 122:f9eeca106725 383 #define CR_PVDE_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (PVDE_BIT_NUMBER * 4U))
Kojto 99:dbbf35b96557 384
Kojto 99:dbbf35b96557 385 /* Alias word address of PMODE bit */
Kojto 99:dbbf35b96557 386 #define PMODE_BIT_NUMBER POSITION_VAL(PWR_CR_PMODE)
Kojto 122:f9eeca106725 387 #define CR_PMODE_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (PMODE_BIT_NUMBER * 4U))
Kojto 99:dbbf35b96557 388 /**
Kojto 99:dbbf35b96557 389 * @}
Kojto 99:dbbf35b96557 390 */
Kojto 99:dbbf35b96557 391
Kojto 99:dbbf35b96557 392 /** @defgroup PWR_CSR_register_alias PWR CSR Register alias address
Kojto 99:dbbf35b96557 393 * @{
Kojto 99:dbbf35b96557 394 */
Kojto 99:dbbf35b96557 395 /* --- CSR Register ---*/
Kojto 99:dbbf35b96557 396 /* Alias word address of EWUP bit */
Kojto 99:dbbf35b96557 397 #define EWUP_BIT_NUMBER POSITION_VAL(PWR_CSR_EWUP)
Kojto 122:f9eeca106725 398 #define CSR_EWUP_BB (PERIPH_BB_BASE + (PWR_CSR_OFFSET_BB * 32U) + (EWUP_BIT_NUMBER * 4U))
Kojto 99:dbbf35b96557 399 /**
Kojto 99:dbbf35b96557 400 * @}
Kojto 99:dbbf35b96557 401 */
Kojto 99:dbbf35b96557 402
Kojto 99:dbbf35b96557 403 /**
Kojto 99:dbbf35b96557 404 * @}
Kojto 99:dbbf35b96557 405 */
Kojto 99:dbbf35b96557 406 /* Private macros ------------------------------------------------------------*/
Kojto 99:dbbf35b96557 407 /** @defgroup PWR_Private_Macros PWR Private Macros
Kojto 99:dbbf35b96557 408 * @{
Kojto 99:dbbf35b96557 409 */
Kojto 99:dbbf35b96557 410
Kojto 99:dbbf35b96557 411 /** @defgroup PWR_IS_PWR_Definitions PWR Private macros to check input parameters
Kojto 99:dbbf35b96557 412 * @{
Kojto 99:dbbf35b96557 413 */
Kojto 99:dbbf35b96557 414 #define IS_PWR_PVD_LEVEL(LEVEL) (((LEVEL) == PWR_PVDLEVEL_0) || ((LEVEL) == PWR_PVDLEVEL_1)|| \
Kojto 99:dbbf35b96557 415 ((LEVEL) == PWR_PVDLEVEL_2) || ((LEVEL) == PWR_PVDLEVEL_3)|| \
Kojto 99:dbbf35b96557 416 ((LEVEL) == PWR_PVDLEVEL_4) || ((LEVEL) == PWR_PVDLEVEL_5)|| \
Kojto 99:dbbf35b96557 417 ((LEVEL) == PWR_PVDLEVEL_6) || ((LEVEL) == PWR_PVDLEVEL_7))
Kojto 99:dbbf35b96557 418 #define IS_PWR_PVD_MODE(MODE) (((MODE) == PWR_PVD_MODE_IT_RISING)|| ((MODE) == PWR_PVD_MODE_IT_FALLING) || \
Kojto 99:dbbf35b96557 419 ((MODE) == PWR_PVD_MODE_IT_RISING_FALLING) || ((MODE) == PWR_PVD_MODE_EVENT_RISING) || \
Kojto 99:dbbf35b96557 420 ((MODE) == PWR_PVD_MODE_EVENT_FALLING) || ((MODE) == PWR_PVD_MODE_EVENT_RISING_FALLING) || \
Kojto 99:dbbf35b96557 421 ((MODE) == PWR_PVD_MODE_NORMAL))
Kojto 99:dbbf35b96557 422 #define IS_PWR_REGULATOR(REGULATOR) (((REGULATOR) == PWR_MAINREGULATOR_ON) || \
Kojto 99:dbbf35b96557 423 ((REGULATOR) == PWR_LOWPOWERREGULATOR_ON))
Kojto 99:dbbf35b96557 424 #define IS_PWR_SLEEP_ENTRY(ENTRY) (((ENTRY) == PWR_SLEEPENTRY_WFI) || ((ENTRY) == PWR_SLEEPENTRY_WFE))
Kojto 99:dbbf35b96557 425 #define IS_PWR_STOP_ENTRY(ENTRY) (((ENTRY) == PWR_STOPENTRY_WFI) || ((ENTRY) == PWR_STOPENTRY_WFE))
Kojto 99:dbbf35b96557 426 /**
Kojto 99:dbbf35b96557 427 * @}
Kojto 99:dbbf35b96557 428 */
Kojto 99:dbbf35b96557 429
Kojto 99:dbbf35b96557 430 /**
Kojto 99:dbbf35b96557 431 * @}
Kojto 99:dbbf35b96557 432 */
bogdanm 89:552587b429a1 433
bogdanm 89:552587b429a1 434 /**
bogdanm 89:552587b429a1 435 * @}
bogdanm 89:552587b429a1 436 */
bogdanm 89:552587b429a1 437
bogdanm 89:552587b429a1 438 /**
bogdanm 89:552587b429a1 439 * @}
bogdanm 89:552587b429a1 440 */
bogdanm 89:552587b429a1 441
bogdanm 89:552587b429a1 442 #ifdef __cplusplus
bogdanm 89:552587b429a1 443 }
bogdanm 89:552587b429a1 444 #endif
bogdanm 89:552587b429a1 445
bogdanm 89:552587b429a1 446
bogdanm 89:552587b429a1 447 #endif /* __STM32F4xx_HAL_PWR_H */
bogdanm 89:552587b429a1 448
bogdanm 89:552587b429a1 449 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/