The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.
Dependents: hello SerialTestv11 SerialTestv12 Sierpinski ... more
mbed 2
This is the mbed 2 library. If you'd like to learn about Mbed OS please see the mbed-os docs.
TARGET_MOTE_L152RC/TARGET_STM/TARGET_STM32L1/device/stm32l1xx_hal_cryp.h@136:ef9c61f8c49f, 2017-02-14 (annotated)
- Committer:
- Kojto
- Date:
- Tue Feb 14 11:24:20 2017 +0000
- Revision:
- 136:ef9c61f8c49f
- Parent:
- 128:9bcdf88f62b0
- Child:
- 165:d1b4690b3f8b
Release 136 of the mbed library
Ports for Upcoming Targets
Fixes and Changes
3432: Target STM USBHOST support https://github.com/ARMmbed/mbed-os/pull/3432
3181: NUCLEO_F207ZG extending PeripheralPins.c: all available alternate functions can be used now https://github.com/ARMmbed/mbed-os/pull/3181
3626: NUCLEO_F412ZG : Add USB Device +Host https://github.com/ARMmbed/mbed-os/pull/3626
3628: Fix warnings https://github.com/ARMmbed/mbed-os/pull/3628
3629: STM32: L0 LL layer https://github.com/ARMmbed/mbed-os/pull/3629
3632: IDE Export support for platform VK_RZ_A1H https://github.com/ARMmbed/mbed-os/pull/3632
3642: Missing IRQ pin fix for platform VK_RZ_A1H https://github.com/ARMmbed/mbed-os/pull/3642
3664: Fix ncs36510 sleep definitions https://github.com/ARMmbed/mbed-os/pull/3664
3655: [STM32F4] Modify folder structure https://github.com/ARMmbed/mbed-os/pull/3655
3657: [STM32L4] Modify folder structure https://github.com/ARMmbed/mbed-os/pull/3657
3658: [STM32F3] Modify folder structure https://github.com/ARMmbed/mbed-os/pull/3658
3685: STM32: I2C: reset state machine https://github.com/ARMmbed/mbed-os/pull/3685
3692: uVisor: Standardize available legacy heap and stack https://github.com/ARMmbed/mbed-os/pull/3692
3621: Fix for #2884, LPC824: export to LPCXpresso, target running with wron https://github.com/ARMmbed/mbed-os/pull/3621
3649: [STM32F7] Modify folder structure https://github.com/ARMmbed/mbed-os/pull/3649
3695: Enforce device_name is valid in targets.json https://github.com/ARMmbed/mbed-os/pull/3695
3723: NCS36510: spi_format function bug fix https://github.com/ARMmbed/mbed-os/pull/3723
Who changed what in which revision?
User | Revision | Line number | New contents of line |
---|---|---|---|
<> | 128:9bcdf88f62b0 | 1 | /** |
<> | 128:9bcdf88f62b0 | 2 | ****************************************************************************** |
<> | 128:9bcdf88f62b0 | 3 | * @file stm32l1xx_hal_cryp.h |
<> | 128:9bcdf88f62b0 | 4 | * @author MCD Application Team |
<> | 128:9bcdf88f62b0 | 5 | * @version V1.2.0 |
<> | 128:9bcdf88f62b0 | 6 | * @date 01-July-2016 |
<> | 128:9bcdf88f62b0 | 7 | * @brief Header file of CRYP HAL module. |
<> | 128:9bcdf88f62b0 | 8 | ****************************************************************************** |
<> | 128:9bcdf88f62b0 | 9 | * @attention |
<> | 128:9bcdf88f62b0 | 10 | * |
<> | 128:9bcdf88f62b0 | 11 | * <h2><center>© COPYRIGHT(c) 2016 STMicroelectronics</center></h2> |
<> | 128:9bcdf88f62b0 | 12 | * |
<> | 128:9bcdf88f62b0 | 13 | * Redistribution and use in source and binary forms, with or without modification, |
<> | 128:9bcdf88f62b0 | 14 | * are permitted provided that the following conditions are met: |
<> | 128:9bcdf88f62b0 | 15 | * 1. Redistributions of source code must retain the above copyright notice, |
<> | 128:9bcdf88f62b0 | 16 | * this list of conditions and the following disclaimer. |
<> | 128:9bcdf88f62b0 | 17 | * 2. Redistributions in binary form must reproduce the above copyright notice, |
<> | 128:9bcdf88f62b0 | 18 | * this list of conditions and the following disclaimer in the documentation |
<> | 128:9bcdf88f62b0 | 19 | * and/or other materials provided with the distribution. |
<> | 128:9bcdf88f62b0 | 20 | * 3. Neither the name of STMicroelectronics nor the names of its contributors |
<> | 128:9bcdf88f62b0 | 21 | * may be used to endorse or promote products derived from this software |
<> | 128:9bcdf88f62b0 | 22 | * without specific prior written permission. |
<> | 128:9bcdf88f62b0 | 23 | * |
<> | 128:9bcdf88f62b0 | 24 | * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" |
<> | 128:9bcdf88f62b0 | 25 | * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
<> | 128:9bcdf88f62b0 | 26 | * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE |
<> | 128:9bcdf88f62b0 | 27 | * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE |
<> | 128:9bcdf88f62b0 | 28 | * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
<> | 128:9bcdf88f62b0 | 29 | * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR |
<> | 128:9bcdf88f62b0 | 30 | * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER |
<> | 128:9bcdf88f62b0 | 31 | * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, |
<> | 128:9bcdf88f62b0 | 32 | * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE |
<> | 128:9bcdf88f62b0 | 33 | * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
<> | 128:9bcdf88f62b0 | 34 | * |
<> | 128:9bcdf88f62b0 | 35 | ****************************************************************************** |
<> | 128:9bcdf88f62b0 | 36 | */ |
<> | 128:9bcdf88f62b0 | 37 | |
<> | 128:9bcdf88f62b0 | 38 | /* Define to prevent recursive inclusion -------------------------------------*/ |
<> | 128:9bcdf88f62b0 | 39 | #ifndef __STM32L1xx_HAL_CRYP_H |
<> | 128:9bcdf88f62b0 | 40 | #define __STM32L1xx_HAL_CRYP_H |
<> | 128:9bcdf88f62b0 | 41 | |
<> | 128:9bcdf88f62b0 | 42 | #ifdef __cplusplus |
<> | 128:9bcdf88f62b0 | 43 | extern "C" { |
<> | 128:9bcdf88f62b0 | 44 | #endif |
<> | 128:9bcdf88f62b0 | 45 | |
<> | 128:9bcdf88f62b0 | 46 | #if defined(STM32L162xC) || defined(STM32L162xCA) || defined(STM32L162xD) || defined(STM32L162xE) || defined(STM32L162xDX) |
<> | 128:9bcdf88f62b0 | 47 | |
<> | 128:9bcdf88f62b0 | 48 | /* Includes ------------------------------------------------------------------*/ |
<> | 128:9bcdf88f62b0 | 49 | #include "stm32l1xx_hal_def.h" |
<> | 128:9bcdf88f62b0 | 50 | |
<> | 128:9bcdf88f62b0 | 51 | /** @addtogroup STM32L1xx_HAL_Driver |
<> | 128:9bcdf88f62b0 | 52 | * @{ |
<> | 128:9bcdf88f62b0 | 53 | */ |
<> | 128:9bcdf88f62b0 | 54 | |
<> | 128:9bcdf88f62b0 | 55 | /** @addtogroup CRYP |
<> | 128:9bcdf88f62b0 | 56 | * @{ |
<> | 128:9bcdf88f62b0 | 57 | */ |
<> | 128:9bcdf88f62b0 | 58 | |
<> | 128:9bcdf88f62b0 | 59 | /* Exported types ------------------------------------------------------------*/ |
<> | 128:9bcdf88f62b0 | 60 | |
<> | 128:9bcdf88f62b0 | 61 | /** @defgroup CRYP_Exported_Types CRYP Exported Types |
<> | 128:9bcdf88f62b0 | 62 | * @{ |
<> | 128:9bcdf88f62b0 | 63 | */ |
<> | 128:9bcdf88f62b0 | 64 | |
<> | 128:9bcdf88f62b0 | 65 | /** |
<> | 128:9bcdf88f62b0 | 66 | * @brief CRYP Configuration Structure definition |
<> | 128:9bcdf88f62b0 | 67 | */ |
<> | 128:9bcdf88f62b0 | 68 | typedef struct |
<> | 128:9bcdf88f62b0 | 69 | { |
<> | 128:9bcdf88f62b0 | 70 | uint32_t DataType; /*!< 32-bit data, 16-bit data, 8-bit data or 1-bit string. |
<> | 128:9bcdf88f62b0 | 71 | This parameter can be a value of @ref CRYP_Data_Type */ |
<> | 128:9bcdf88f62b0 | 72 | |
<> | 128:9bcdf88f62b0 | 73 | uint8_t* pKey; /*!< The key used for encryption/decryption */ |
<> | 128:9bcdf88f62b0 | 74 | |
<> | 128:9bcdf88f62b0 | 75 | uint8_t* pInitVect; /*!< The initialization vector used also as initialization |
<> | 128:9bcdf88f62b0 | 76 | counter in CTR mode */ |
<> | 128:9bcdf88f62b0 | 77 | |
<> | 128:9bcdf88f62b0 | 78 | }CRYP_InitTypeDef; |
<> | 128:9bcdf88f62b0 | 79 | |
<> | 128:9bcdf88f62b0 | 80 | /** |
<> | 128:9bcdf88f62b0 | 81 | * @brief HAL CRYP State structures definition |
<> | 128:9bcdf88f62b0 | 82 | */ |
<> | 128:9bcdf88f62b0 | 83 | typedef enum |
<> | 128:9bcdf88f62b0 | 84 | { |
<> | 128:9bcdf88f62b0 | 85 | HAL_CRYP_STATE_RESET = 0x00, /*!< CRYP not yet initialized or disabled */ |
<> | 128:9bcdf88f62b0 | 86 | HAL_CRYP_STATE_READY = 0x01, /*!< CRYP initialized and ready for use */ |
<> | 128:9bcdf88f62b0 | 87 | HAL_CRYP_STATE_BUSY = 0x02, /*!< CRYP internal processing is ongoing */ |
<> | 128:9bcdf88f62b0 | 88 | HAL_CRYP_STATE_TIMEOUT = 0x03, /*!< CRYP timeout state */ |
<> | 128:9bcdf88f62b0 | 89 | HAL_CRYP_STATE_ERROR = 0x04 /*!< CRYP error state */ |
<> | 128:9bcdf88f62b0 | 90 | |
<> | 128:9bcdf88f62b0 | 91 | }HAL_CRYP_STATETypeDef; |
<> | 128:9bcdf88f62b0 | 92 | |
<> | 128:9bcdf88f62b0 | 93 | /** |
<> | 128:9bcdf88f62b0 | 94 | * @brief HAL CRYP phase structures definition |
<> | 128:9bcdf88f62b0 | 95 | */ |
<> | 128:9bcdf88f62b0 | 96 | typedef enum |
<> | 128:9bcdf88f62b0 | 97 | { |
<> | 128:9bcdf88f62b0 | 98 | HAL_CRYP_PHASE_READY = 0x01, /*!< CRYP peripheral is ready for initialization. */ |
<> | 128:9bcdf88f62b0 | 99 | HAL_CRYP_PHASE_PROCESS = 0x02, /*!< CRYP peripheral is in processing phase */ |
<> | 128:9bcdf88f62b0 | 100 | }HAL_PhaseTypeDef; |
<> | 128:9bcdf88f62b0 | 101 | |
<> | 128:9bcdf88f62b0 | 102 | /** |
<> | 128:9bcdf88f62b0 | 103 | * @brief CRYP handle Structure definition |
<> | 128:9bcdf88f62b0 | 104 | */ |
<> | 128:9bcdf88f62b0 | 105 | typedef struct |
<> | 128:9bcdf88f62b0 | 106 | { |
<> | 128:9bcdf88f62b0 | 107 | AES_TypeDef *Instance; /*!< Register base address */ |
<> | 128:9bcdf88f62b0 | 108 | |
<> | 128:9bcdf88f62b0 | 109 | CRYP_InitTypeDef Init; /*!< CRYP required parameters */ |
<> | 128:9bcdf88f62b0 | 110 | |
<> | 128:9bcdf88f62b0 | 111 | uint8_t *pCrypInBuffPtr; /*!< Pointer to CRYP processing (encryption, decryption,...) buffer */ |
<> | 128:9bcdf88f62b0 | 112 | |
<> | 128:9bcdf88f62b0 | 113 | uint8_t *pCrypOutBuffPtr; /*!< Pointer to CRYP processing (encryption, decryption,...) buffer */ |
<> | 128:9bcdf88f62b0 | 114 | |
<> | 128:9bcdf88f62b0 | 115 | __IO uint16_t CrypInCount; /*!< Counter of inputed data */ |
<> | 128:9bcdf88f62b0 | 116 | |
<> | 128:9bcdf88f62b0 | 117 | __IO uint16_t CrypOutCount; /*!< Counter of outputed data */ |
<> | 128:9bcdf88f62b0 | 118 | |
<> | 128:9bcdf88f62b0 | 119 | HAL_StatusTypeDef Status; /*!< CRYP peripheral status */ |
<> | 128:9bcdf88f62b0 | 120 | |
<> | 128:9bcdf88f62b0 | 121 | HAL_PhaseTypeDef Phase; /*!< CRYP peripheral phase */ |
<> | 128:9bcdf88f62b0 | 122 | |
<> | 128:9bcdf88f62b0 | 123 | DMA_HandleTypeDef *hdmain; /*!< CRYP In DMA handle parameters */ |
<> | 128:9bcdf88f62b0 | 124 | |
<> | 128:9bcdf88f62b0 | 125 | DMA_HandleTypeDef *hdmaout; /*!< CRYP Out DMA handle parameters */ |
<> | 128:9bcdf88f62b0 | 126 | |
<> | 128:9bcdf88f62b0 | 127 | HAL_LockTypeDef Lock; /*!< CRYP locking object */ |
<> | 128:9bcdf88f62b0 | 128 | |
<> | 128:9bcdf88f62b0 | 129 | __IO HAL_CRYP_STATETypeDef State; /*!< CRYP peripheral state */ |
<> | 128:9bcdf88f62b0 | 130 | |
<> | 128:9bcdf88f62b0 | 131 | }CRYP_HandleTypeDef; |
<> | 128:9bcdf88f62b0 | 132 | |
<> | 128:9bcdf88f62b0 | 133 | /** |
<> | 128:9bcdf88f62b0 | 134 | * @} |
<> | 128:9bcdf88f62b0 | 135 | */ |
<> | 128:9bcdf88f62b0 | 136 | |
<> | 128:9bcdf88f62b0 | 137 | /* Exported constants --------------------------------------------------------*/ |
<> | 128:9bcdf88f62b0 | 138 | |
<> | 128:9bcdf88f62b0 | 139 | /** @defgroup CRYP_Exported_Constants CRYP Exported Constants |
<> | 128:9bcdf88f62b0 | 140 | * @{ |
<> | 128:9bcdf88f62b0 | 141 | */ |
<> | 128:9bcdf88f62b0 | 142 | |
<> | 128:9bcdf88f62b0 | 143 | /** @defgroup CRYP_Data_Type CRYP Data Type |
<> | 128:9bcdf88f62b0 | 144 | * @{ |
<> | 128:9bcdf88f62b0 | 145 | */ |
<> | 128:9bcdf88f62b0 | 146 | #define CRYP_DATATYPE_32B ((uint32_t)0x00000000) |
<> | 128:9bcdf88f62b0 | 147 | #define CRYP_DATATYPE_16B AES_CR_DATATYPE_0 |
<> | 128:9bcdf88f62b0 | 148 | #define CRYP_DATATYPE_8B AES_CR_DATATYPE_1 |
<> | 128:9bcdf88f62b0 | 149 | #define CRYP_DATATYPE_1B AES_CR_DATATYPE |
<> | 128:9bcdf88f62b0 | 150 | |
<> | 128:9bcdf88f62b0 | 151 | #define IS_CRYP_DATATYPE(DATATYPE) (((DATATYPE) == CRYP_DATATYPE_32B) || \ |
<> | 128:9bcdf88f62b0 | 152 | ((DATATYPE) == CRYP_DATATYPE_16B) || \ |
<> | 128:9bcdf88f62b0 | 153 | ((DATATYPE) == CRYP_DATATYPE_8B) || \ |
<> | 128:9bcdf88f62b0 | 154 | ((DATATYPE) == CRYP_DATATYPE_1B)) |
<> | 128:9bcdf88f62b0 | 155 | /** |
<> | 128:9bcdf88f62b0 | 156 | * @} |
<> | 128:9bcdf88f62b0 | 157 | */ |
<> | 128:9bcdf88f62b0 | 158 | |
<> | 128:9bcdf88f62b0 | 159 | /** @defgroup CRYP_AlgoModeDirection CRYP Algo Mode Direction |
<> | 128:9bcdf88f62b0 | 160 | * @{ |
<> | 128:9bcdf88f62b0 | 161 | */ |
<> | 128:9bcdf88f62b0 | 162 | #define CRYP_CR_ALGOMODE_DIRECTION (uint32_t)(AES_CR_MODE|AES_CR_CHMOD) |
<> | 128:9bcdf88f62b0 | 163 | |
<> | 128:9bcdf88f62b0 | 164 | #define CRYP_CR_ALGOMODE_AES_ECB_ENCRYPT ((uint32_t)0x00000000) |
<> | 128:9bcdf88f62b0 | 165 | #define CRYP_CR_ALGOMODE_AES_ECB_KEYDERDECRYPT (AES_CR_MODE) |
<> | 128:9bcdf88f62b0 | 166 | #define CRYP_CR_ALGOMODE_AES_CBC_ENCRYPT (AES_CR_CHMOD_0) |
<> | 128:9bcdf88f62b0 | 167 | #define CRYP_CR_ALGOMODE_AES_CBC_KEYDERDECRYPT ((uint32_t)(AES_CR_CHMOD_0|AES_CR_MODE)) |
<> | 128:9bcdf88f62b0 | 168 | #define CRYP_CR_ALGOMODE_AES_CTR_ENCRYPT (AES_CR_CHMOD_1) |
<> | 128:9bcdf88f62b0 | 169 | #define CRYP_CR_ALGOMODE_AES_CTR_DECRYPT ((uint32_t)(AES_CR_CHMOD_1 | AES_CR_MODE_1)) |
<> | 128:9bcdf88f62b0 | 170 | /** |
<> | 128:9bcdf88f62b0 | 171 | * @} |
<> | 128:9bcdf88f62b0 | 172 | */ |
<> | 128:9bcdf88f62b0 | 173 | |
<> | 128:9bcdf88f62b0 | 174 | /** @defgroup CRYP_AES_Interrupts AES Interrupts |
<> | 128:9bcdf88f62b0 | 175 | * @{ |
<> | 128:9bcdf88f62b0 | 176 | */ |
<> | 128:9bcdf88f62b0 | 177 | #define CRYP_IT_CC AES_CR_CCIE /*!< Computation Complete interrupt */ |
<> | 128:9bcdf88f62b0 | 178 | #define CRYP_IT_ERR AES_CR_ERRIE /*!< Error interrupt */ |
<> | 128:9bcdf88f62b0 | 179 | |
<> | 128:9bcdf88f62b0 | 180 | /** |
<> | 128:9bcdf88f62b0 | 181 | * @} |
<> | 128:9bcdf88f62b0 | 182 | */ |
<> | 128:9bcdf88f62b0 | 183 | |
<> | 128:9bcdf88f62b0 | 184 | |
<> | 128:9bcdf88f62b0 | 185 | /** @defgroup CRYP_AES_Flags AES Flags |
<> | 128:9bcdf88f62b0 | 186 | * @{ |
<> | 128:9bcdf88f62b0 | 187 | */ |
<> | 128:9bcdf88f62b0 | 188 | #define CRYP_FLAG_CCF AES_SR_CCF /*!< Computation Complete Flag */ |
<> | 128:9bcdf88f62b0 | 189 | #define CRYP_FLAG_RDERR AES_SR_RDERR /*!< Read Error Flag */ |
<> | 128:9bcdf88f62b0 | 190 | #define CRYP_FLAG_WRERR AES_SR_WRERR /*!< Write Error Flag */ |
<> | 128:9bcdf88f62b0 | 191 | |
<> | 128:9bcdf88f62b0 | 192 | /** |
<> | 128:9bcdf88f62b0 | 193 | * @} |
<> | 128:9bcdf88f62b0 | 194 | */ |
<> | 128:9bcdf88f62b0 | 195 | |
<> | 128:9bcdf88f62b0 | 196 | /** @defgroup CRYP_AES_Clear_Flags AES Clear Flags |
<> | 128:9bcdf88f62b0 | 197 | * @{ |
<> | 128:9bcdf88f62b0 | 198 | */ |
<> | 128:9bcdf88f62b0 | 199 | #define CRYP_CLEARFLAG_CCF AES_CR_CCFC /*!< Computation Complete Flag Clear */ |
<> | 128:9bcdf88f62b0 | 200 | #define CRYP_CLEARFLAG_RDERR AES_CR_ERRC /*!< Read Error Clear */ |
<> | 128:9bcdf88f62b0 | 201 | #define CRYP_CLEARFLAG_WRERR AES_CR_ERRC /*!< Write Error Clear */ |
<> | 128:9bcdf88f62b0 | 202 | |
<> | 128:9bcdf88f62b0 | 203 | /** |
<> | 128:9bcdf88f62b0 | 204 | * @} |
<> | 128:9bcdf88f62b0 | 205 | */ |
<> | 128:9bcdf88f62b0 | 206 | |
<> | 128:9bcdf88f62b0 | 207 | /** |
<> | 128:9bcdf88f62b0 | 208 | * @} |
<> | 128:9bcdf88f62b0 | 209 | */ |
<> | 128:9bcdf88f62b0 | 210 | |
<> | 128:9bcdf88f62b0 | 211 | /* Exported macro ------------------------------------------------------------*/ |
<> | 128:9bcdf88f62b0 | 212 | |
<> | 128:9bcdf88f62b0 | 213 | /** @defgroup CRYP_Exported_Macros CRYP Exported Macros |
<> | 128:9bcdf88f62b0 | 214 | * @{ |
<> | 128:9bcdf88f62b0 | 215 | */ |
<> | 128:9bcdf88f62b0 | 216 | |
<> | 128:9bcdf88f62b0 | 217 | /** @brief Reset CRYP handle state |
<> | 128:9bcdf88f62b0 | 218 | * @param __HANDLE__: specifies the CRYP handle. |
<> | 128:9bcdf88f62b0 | 219 | * @retval None |
<> | 128:9bcdf88f62b0 | 220 | */ |
<> | 128:9bcdf88f62b0 | 221 | #define __HAL_CRYP_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_CRYP_STATE_RESET) |
<> | 128:9bcdf88f62b0 | 222 | |
<> | 128:9bcdf88f62b0 | 223 | /** |
<> | 128:9bcdf88f62b0 | 224 | * @brief Enable/Disable the CRYP peripheral. |
<> | 128:9bcdf88f62b0 | 225 | * @param __HANDLE__: specifies the CRYP handle. |
<> | 128:9bcdf88f62b0 | 226 | * @retval None |
<> | 128:9bcdf88f62b0 | 227 | */ |
<> | 128:9bcdf88f62b0 | 228 | #define __HAL_CRYP_ENABLE(__HANDLE__) SET_BIT((__HANDLE__)->Instance->CR, AES_CR_EN) |
<> | 128:9bcdf88f62b0 | 229 | #define __HAL_CRYP_DISABLE(__HANDLE__) CLEAR_BIT((__HANDLE__)->Instance->CR, AES_CR_EN) |
<> | 128:9bcdf88f62b0 | 230 | |
<> | 128:9bcdf88f62b0 | 231 | /** |
<> | 128:9bcdf88f62b0 | 232 | * @brief Set the algorithm mode: AES-ECB, AES-CBC, AES-CTR, DES-ECB, DES-CBC,... |
<> | 128:9bcdf88f62b0 | 233 | * @param __HANDLE__: specifies the CRYP handle. |
<> | 128:9bcdf88f62b0 | 234 | * @param __MODE__: The algorithm mode. |
<> | 128:9bcdf88f62b0 | 235 | * @retval None |
<> | 128:9bcdf88f62b0 | 236 | */ |
<> | 128:9bcdf88f62b0 | 237 | #define __HAL_CRYP_SET_MODE(__HANDLE__,__MODE__) SET_BIT((__HANDLE__)->Instance->CR, (__MODE__)) |
<> | 128:9bcdf88f62b0 | 238 | |
<> | 128:9bcdf88f62b0 | 239 | |
<> | 128:9bcdf88f62b0 | 240 | /** @brief Check whether the specified CRYP flag is set or not. |
<> | 128:9bcdf88f62b0 | 241 | * @param __HANDLE__: specifies the CRYP handle. |
<> | 128:9bcdf88f62b0 | 242 | * @param __FLAG__: specifies the flag to check. |
<> | 128:9bcdf88f62b0 | 243 | * This parameter can be one of the following values: |
<> | 128:9bcdf88f62b0 | 244 | * @arg CRYP_FLAG_CCF : Computation Complete Flag |
<> | 128:9bcdf88f62b0 | 245 | * @arg CRYP_FLAG_RDERR : Read Error Flag |
<> | 128:9bcdf88f62b0 | 246 | * @arg CRYP_FLAG_WRERR : Write Error Flag |
<> | 128:9bcdf88f62b0 | 247 | * @retval The new state of __FLAG__ (TRUE or FALSE). |
<> | 128:9bcdf88f62b0 | 248 | */ |
<> | 128:9bcdf88f62b0 | 249 | #define __HAL_CRYP_GET_FLAG(__HANDLE__,__FLAG__) (((__HANDLE__)->Instance->SR & (__FLAG__)) == (__FLAG__)) |
<> | 128:9bcdf88f62b0 | 250 | |
<> | 128:9bcdf88f62b0 | 251 | /** @brief Clear the CRYP pending flag. |
<> | 128:9bcdf88f62b0 | 252 | * @param __HANDLE__: specifies the CRYP handle. |
<> | 128:9bcdf88f62b0 | 253 | * @param __FLAG__: specifies the flag to clear. |
<> | 128:9bcdf88f62b0 | 254 | * This parameter can be one of the following values: |
<> | 128:9bcdf88f62b0 | 255 | * @arg CRYP_CLEARFLAG_CCF : Computation Complete Clear Flag |
<> | 128:9bcdf88f62b0 | 256 | * @arg CRYP_CLEARFLAG_RDERR : Read Error Clear |
<> | 128:9bcdf88f62b0 | 257 | * @arg CRYP_CLEARFLAG_WRERR : Write Error Clear |
<> | 128:9bcdf88f62b0 | 258 | * @retval None |
<> | 128:9bcdf88f62b0 | 259 | */ |
<> | 128:9bcdf88f62b0 | 260 | #define __HAL_CRYP_CLEAR_FLAG(__HANDLE__, __FLAG__) SET_BIT((__HANDLE__)->Instance->CR, (__FLAG__)) |
<> | 128:9bcdf88f62b0 | 261 | |
<> | 128:9bcdf88f62b0 | 262 | /** |
<> | 128:9bcdf88f62b0 | 263 | * @brief Enable the CRYP interrupt. |
<> | 128:9bcdf88f62b0 | 264 | * @param __HANDLE__: specifies the CRYP handle. |
<> | 128:9bcdf88f62b0 | 265 | * @param __INTERRUPT__: CRYP Interrupt. |
<> | 128:9bcdf88f62b0 | 266 | * @retval None |
<> | 128:9bcdf88f62b0 | 267 | */ |
<> | 128:9bcdf88f62b0 | 268 | #define __HAL_CRYP_ENABLE_IT(__HANDLE__,__INTERRUPT__) SET_BIT((__HANDLE__)->Instance->CR, (__INTERRUPT__)) |
<> | 128:9bcdf88f62b0 | 269 | |
<> | 128:9bcdf88f62b0 | 270 | /** |
<> | 128:9bcdf88f62b0 | 271 | * @brief Disable the CRYP interrupt. |
<> | 128:9bcdf88f62b0 | 272 | * @param __HANDLE__: specifies the CRYP handle. |
<> | 128:9bcdf88f62b0 | 273 | * @param __INTERRUPT__: CRYP interrupt. |
<> | 128:9bcdf88f62b0 | 274 | * @retval None |
<> | 128:9bcdf88f62b0 | 275 | */ |
<> | 128:9bcdf88f62b0 | 276 | #define __HAL_CRYP_DISABLE_IT(__HANDLE__,__INTERRUPT__) CLEAR_BIT((__HANDLE__)->Instance->CR, (__INTERRUPT__)) |
<> | 128:9bcdf88f62b0 | 277 | |
<> | 128:9bcdf88f62b0 | 278 | /** @brief Checks if the specified CRYP interrupt source is enabled or disabled. |
<> | 128:9bcdf88f62b0 | 279 | * @param __HANDLE__: specifies the CRYP handle. |
<> | 128:9bcdf88f62b0 | 280 | * @param __INTERRUPT__: CRYP interrupt source to check |
<> | 128:9bcdf88f62b0 | 281 | * This parameter can be one of the following values: |
<> | 128:9bcdf88f62b0 | 282 | * @arg CRYP_IT_CC : Computation Complete interrupt |
<> | 128:9bcdf88f62b0 | 283 | * @arg CRYP_IT_ERR : Error interrupt (used for RDERR and WRERR) |
<> | 128:9bcdf88f62b0 | 284 | * @retval State of interruption (SET or RESET) |
<> | 128:9bcdf88f62b0 | 285 | */ |
<> | 128:9bcdf88f62b0 | 286 | #define __HAL_CRYP_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) \ |
<> | 128:9bcdf88f62b0 | 287 | (( ((__HANDLE__)->Instance->CR & (__INTERRUPT__)) == (__INTERRUPT__) \ |
<> | 128:9bcdf88f62b0 | 288 | )? SET : RESET \ |
<> | 128:9bcdf88f62b0 | 289 | ) |
<> | 128:9bcdf88f62b0 | 290 | |
<> | 128:9bcdf88f62b0 | 291 | /** @brief Clear the CRYP pending IT. |
<> | 128:9bcdf88f62b0 | 292 | * @param __HANDLE__: specifies the CRYP handle. |
<> | 128:9bcdf88f62b0 | 293 | * @param __IT__: specifies the IT to clear. |
<> | 128:9bcdf88f62b0 | 294 | * This parameter can be one of the following values: |
<> | 128:9bcdf88f62b0 | 295 | * @arg CRYP_CLEARFLAG_CCF : Computation Complete Clear Flag |
<> | 128:9bcdf88f62b0 | 296 | * @arg CRYP_CLEARFLAG_RDERR : Read Error Clear |
<> | 128:9bcdf88f62b0 | 297 | * @arg CRYP_CLEARFLAG_WRERR : Write Error Clear |
<> | 128:9bcdf88f62b0 | 298 | * @retval None |
<> | 128:9bcdf88f62b0 | 299 | */ |
<> | 128:9bcdf88f62b0 | 300 | #define __HAL_CRYP_CLEAR_IT(__HANDLE__, __IT__) SET_BIT((__HANDLE__)->Instance->CR, (__IT__)) |
<> | 128:9bcdf88f62b0 | 301 | |
<> | 128:9bcdf88f62b0 | 302 | /** |
<> | 128:9bcdf88f62b0 | 303 | * @} |
<> | 128:9bcdf88f62b0 | 304 | */ |
<> | 128:9bcdf88f62b0 | 305 | |
<> | 128:9bcdf88f62b0 | 306 | /* Include CRYP HAL Extension module */ |
<> | 128:9bcdf88f62b0 | 307 | #include "stm32l1xx_hal_cryp_ex.h" |
<> | 128:9bcdf88f62b0 | 308 | |
<> | 128:9bcdf88f62b0 | 309 | /* Exported functions --------------------------------------------------------*/ |
<> | 128:9bcdf88f62b0 | 310 | |
<> | 128:9bcdf88f62b0 | 311 | /** @addtogroup CRYP_Exported_Functions |
<> | 128:9bcdf88f62b0 | 312 | * @{ |
<> | 128:9bcdf88f62b0 | 313 | */ |
<> | 128:9bcdf88f62b0 | 314 | |
<> | 128:9bcdf88f62b0 | 315 | /** @addtogroup CRYP_Exported_Functions_Group1 |
<> | 128:9bcdf88f62b0 | 316 | * @{ |
<> | 128:9bcdf88f62b0 | 317 | */ |
<> | 128:9bcdf88f62b0 | 318 | |
<> | 128:9bcdf88f62b0 | 319 | /* Initialization/de-initialization functions *********************************/ |
<> | 128:9bcdf88f62b0 | 320 | HAL_StatusTypeDef HAL_CRYP_Init(CRYP_HandleTypeDef *hcryp); |
<> | 128:9bcdf88f62b0 | 321 | HAL_StatusTypeDef HAL_CRYP_DeInit(CRYP_HandleTypeDef *hcryp); |
<> | 128:9bcdf88f62b0 | 322 | |
<> | 128:9bcdf88f62b0 | 323 | /* MSP functions *************************************************************/ |
<> | 128:9bcdf88f62b0 | 324 | void HAL_CRYP_MspInit(CRYP_HandleTypeDef *hcryp); |
<> | 128:9bcdf88f62b0 | 325 | void HAL_CRYP_MspDeInit(CRYP_HandleTypeDef *hcryp); |
<> | 128:9bcdf88f62b0 | 326 | |
<> | 128:9bcdf88f62b0 | 327 | /** |
<> | 128:9bcdf88f62b0 | 328 | * @} |
<> | 128:9bcdf88f62b0 | 329 | */ |
<> | 128:9bcdf88f62b0 | 330 | |
<> | 128:9bcdf88f62b0 | 331 | /** @addtogroup CRYP_Exported_Functions_Group2 |
<> | 128:9bcdf88f62b0 | 332 | * @{ |
<> | 128:9bcdf88f62b0 | 333 | */ |
<> | 128:9bcdf88f62b0 | 334 | |
<> | 128:9bcdf88f62b0 | 335 | /* AES encryption/decryption using polling ***********************************/ |
<> | 128:9bcdf88f62b0 | 336 | HAL_StatusTypeDef HAL_CRYP_AESECB_Encrypt(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t Size, uint8_t *pCypherData, uint32_t Timeout); |
<> | 128:9bcdf88f62b0 | 337 | HAL_StatusTypeDef HAL_CRYP_AESECB_Decrypt(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint16_t Size, uint8_t *pPlainData, uint32_t Timeout); |
<> | 128:9bcdf88f62b0 | 338 | HAL_StatusTypeDef HAL_CRYP_AESCBC_Encrypt(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t Size, uint8_t *pCypherData, uint32_t Timeout); |
<> | 128:9bcdf88f62b0 | 339 | HAL_StatusTypeDef HAL_CRYP_AESCBC_Decrypt(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint16_t Size, uint8_t *pPlainData, uint32_t Timeout); |
<> | 128:9bcdf88f62b0 | 340 | HAL_StatusTypeDef HAL_CRYP_AESCTR_Encrypt(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t Size, uint8_t *pCypherData, uint32_t Timeout); |
<> | 128:9bcdf88f62b0 | 341 | HAL_StatusTypeDef HAL_CRYP_AESCTR_Decrypt(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint16_t Size, uint8_t *pPlainData, uint32_t Timeout); |
<> | 128:9bcdf88f62b0 | 342 | |
<> | 128:9bcdf88f62b0 | 343 | /* AES encryption/decryption using interrupt *********************************/ |
<> | 128:9bcdf88f62b0 | 344 | HAL_StatusTypeDef HAL_CRYP_AESECB_Encrypt_IT(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t Size, uint8_t *pCypherData); |
<> | 128:9bcdf88f62b0 | 345 | HAL_StatusTypeDef HAL_CRYP_AESCBC_Encrypt_IT(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t Size, uint8_t *pCypherData); |
<> | 128:9bcdf88f62b0 | 346 | HAL_StatusTypeDef HAL_CRYP_AESCTR_Encrypt_IT(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t Size, uint8_t *pCypherData); |
<> | 128:9bcdf88f62b0 | 347 | HAL_StatusTypeDef HAL_CRYP_AESECB_Decrypt_IT(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint16_t Size, uint8_t *pPlainData); |
<> | 128:9bcdf88f62b0 | 348 | HAL_StatusTypeDef HAL_CRYP_AESCTR_Decrypt_IT(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint16_t Size, uint8_t *pPlainData); |
<> | 128:9bcdf88f62b0 | 349 | HAL_StatusTypeDef HAL_CRYP_AESCBC_Decrypt_IT(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint16_t Size, uint8_t *pPlainData); |
<> | 128:9bcdf88f62b0 | 350 | |
<> | 128:9bcdf88f62b0 | 351 | /* AES encryption/decryption using DMA ***************************************/ |
<> | 128:9bcdf88f62b0 | 352 | HAL_StatusTypeDef HAL_CRYP_AESECB_Encrypt_DMA(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t Size, uint8_t *pCypherData); |
<> | 128:9bcdf88f62b0 | 353 | HAL_StatusTypeDef HAL_CRYP_AESECB_Decrypt_DMA(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint16_t Size, uint8_t *pPlainData); |
<> | 128:9bcdf88f62b0 | 354 | HAL_StatusTypeDef HAL_CRYP_AESCBC_Encrypt_DMA(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t Size, uint8_t *pCypherData); |
<> | 128:9bcdf88f62b0 | 355 | HAL_StatusTypeDef HAL_CRYP_AESCBC_Decrypt_DMA(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint16_t Size, uint8_t *pPlainData); |
<> | 128:9bcdf88f62b0 | 356 | HAL_StatusTypeDef HAL_CRYP_AESCTR_Encrypt_DMA(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t Size, uint8_t *pCypherData); |
<> | 128:9bcdf88f62b0 | 357 | HAL_StatusTypeDef HAL_CRYP_AESCTR_Decrypt_DMA(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint16_t Size, uint8_t *pPlainData); |
<> | 128:9bcdf88f62b0 | 358 | |
<> | 128:9bcdf88f62b0 | 359 | /** |
<> | 128:9bcdf88f62b0 | 360 | * @} |
<> | 128:9bcdf88f62b0 | 361 | */ |
<> | 128:9bcdf88f62b0 | 362 | |
<> | 128:9bcdf88f62b0 | 363 | /** @addtogroup CRYP_Exported_Functions_Group3 |
<> | 128:9bcdf88f62b0 | 364 | * @{ |
<> | 128:9bcdf88f62b0 | 365 | */ |
<> | 128:9bcdf88f62b0 | 366 | |
<> | 128:9bcdf88f62b0 | 367 | /* CallBack functions ********************************************************/ |
<> | 128:9bcdf88f62b0 | 368 | void HAL_CRYP_InCpltCallback(CRYP_HandleTypeDef *hcryp); |
<> | 128:9bcdf88f62b0 | 369 | void HAL_CRYP_OutCpltCallback(CRYP_HandleTypeDef *hcryp); |
<> | 128:9bcdf88f62b0 | 370 | void HAL_CRYP_ErrorCallback(CRYP_HandleTypeDef *hcryp); |
<> | 128:9bcdf88f62b0 | 371 | |
<> | 128:9bcdf88f62b0 | 372 | /** |
<> | 128:9bcdf88f62b0 | 373 | * @} |
<> | 128:9bcdf88f62b0 | 374 | */ |
<> | 128:9bcdf88f62b0 | 375 | |
<> | 128:9bcdf88f62b0 | 376 | /** @addtogroup CRYP_Exported_Functions_Group4 |
<> | 128:9bcdf88f62b0 | 377 | * @{ |
<> | 128:9bcdf88f62b0 | 378 | */ |
<> | 128:9bcdf88f62b0 | 379 | |
<> | 128:9bcdf88f62b0 | 380 | /* Processing functions ********************************************************/ |
<> | 128:9bcdf88f62b0 | 381 | void HAL_CRYP_IRQHandler(CRYP_HandleTypeDef *hcryp); |
<> | 128:9bcdf88f62b0 | 382 | |
<> | 128:9bcdf88f62b0 | 383 | /** |
<> | 128:9bcdf88f62b0 | 384 | * @} |
<> | 128:9bcdf88f62b0 | 385 | */ |
<> | 128:9bcdf88f62b0 | 386 | |
<> | 128:9bcdf88f62b0 | 387 | /** @addtogroup CRYP_Exported_Functions_Group5 |
<> | 128:9bcdf88f62b0 | 388 | * @{ |
<> | 128:9bcdf88f62b0 | 389 | */ |
<> | 128:9bcdf88f62b0 | 390 | |
<> | 128:9bcdf88f62b0 | 391 | /* Peripheral State functions **************************************************/ |
<> | 128:9bcdf88f62b0 | 392 | HAL_CRYP_STATETypeDef HAL_CRYP_GetState(CRYP_HandleTypeDef *hcryp); |
<> | 128:9bcdf88f62b0 | 393 | |
<> | 128:9bcdf88f62b0 | 394 | /** |
<> | 128:9bcdf88f62b0 | 395 | * @} |
<> | 128:9bcdf88f62b0 | 396 | */ |
<> | 128:9bcdf88f62b0 | 397 | |
<> | 128:9bcdf88f62b0 | 398 | /** |
<> | 128:9bcdf88f62b0 | 399 | * @} |
<> | 128:9bcdf88f62b0 | 400 | */ |
<> | 128:9bcdf88f62b0 | 401 | |
<> | 128:9bcdf88f62b0 | 402 | /** |
<> | 128:9bcdf88f62b0 | 403 | * @} |
<> | 128:9bcdf88f62b0 | 404 | */ |
<> | 128:9bcdf88f62b0 | 405 | |
<> | 128:9bcdf88f62b0 | 406 | /** |
<> | 128:9bcdf88f62b0 | 407 | * @} |
<> | 128:9bcdf88f62b0 | 408 | */ |
<> | 128:9bcdf88f62b0 | 409 | |
<> | 128:9bcdf88f62b0 | 410 | #endif /* STM32L162xC || STM32L162xCA || STM32L162xD || STM32L162xE || STM32L162xDX*/ |
<> | 128:9bcdf88f62b0 | 411 | |
<> | 128:9bcdf88f62b0 | 412 | #ifdef __cplusplus |
<> | 128:9bcdf88f62b0 | 413 | } |
<> | 128:9bcdf88f62b0 | 414 | #endif |
<> | 128:9bcdf88f62b0 | 415 | |
<> | 128:9bcdf88f62b0 | 416 | #endif /* __STM32L1xx_HAL_CRYP_H */ |
<> | 128:9bcdf88f62b0 | 417 | |
<> | 128:9bcdf88f62b0 | 418 | /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ |