The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.
Dependents: hello SerialTestv11 SerialTestv12 Sierpinski ... more
mbed 2
This is the mbed 2 library. If you'd like to learn about Mbed OS please see the mbed-os docs.
TARGET_KL82Z/core_caInstr.h@128:9bcdf88f62b0, 2016-10-27 (annotated)
- Committer:
- <>
- Date:
- Thu Oct 27 16:45:56 2016 +0100
- Revision:
- 128:9bcdf88f62b0
- Parent:
- TARGET_NUMAKER_PFM_NUC472/core_caInstr.h@123:b0220dba8be7
Release 128 of the mbed library
Ports for Upcoming Targets
Fixes and Changes
2966: Add kw24 support https://github.com/ARMmbed/mbed-os/pull/2966
3068: MultiTech mDot - clean up PeripheralPins.c and add new pin names https://github.com/ARMmbed/mbed-os/pull/3068
3089: Kinetis HAL: Remove clock initialization code from serial and ticker https://github.com/ARMmbed/mbed-os/pull/3089
2943: [NRF5] NVIC_SetVector functionality https://github.com/ARMmbed/mbed-os/pull/2943
2938: InterruptIn changes in NCS36510 HAL. https://github.com/ARMmbed/mbed-os/pull/2938
3108: Fix sleep function for NRF52. https://github.com/ARMmbed/mbed-os/pull/3108
3076: STM32F1: Correct timer master value reading https://github.com/ARMmbed/mbed-os/pull/3076
3085: Add LOWPOWERTIMER capability for NUCLEO_F303ZE https://github.com/ARMmbed/mbed-os/pull/3085
3046: [BEETLE] Update BLE stack on Beetle board https://github.com/ARMmbed/mbed-os/pull/3046
3122: [Silicon Labs] Update of Silicon Labs HAL https://github.com/ARMmbed/mbed-os/pull/3122
3022: OnSemi RAM usage fix https://github.com/ARMmbed/mbed-os/pull/3022
3121: STM32F3: Correct UART4 and UART5 defines when using DEVICE_SERIAL_ASYNCH https://github.com/ARMmbed/mbed-os/pull/3121
3142: Targets- NUMAKER_PFM_NUC47216 remove mbed 2 https://github.com/ARMmbed/mbed-os/pull/3142
Who changed what in which revision?
User | Revision | Line number | New contents of line |
---|---|---|---|
bogdanm | 92:4fc01daae5a5 | 1 | /**************************************************************************//** |
bogdanm | 92:4fc01daae5a5 | 2 | * @file core_caInstr.h |
bogdanm | 92:4fc01daae5a5 | 3 | * @brief CMSIS Cortex-A9 Core Peripheral Access Layer Header File |
bogdanm | 92:4fc01daae5a5 | 4 | * @version |
bogdanm | 92:4fc01daae5a5 | 5 | * @date 04. December 2012 |
bogdanm | 92:4fc01daae5a5 | 6 | * |
bogdanm | 92:4fc01daae5a5 | 7 | * @note |
bogdanm | 92:4fc01daae5a5 | 8 | * |
bogdanm | 92:4fc01daae5a5 | 9 | ******************************************************************************/ |
bogdanm | 92:4fc01daae5a5 | 10 | /* Copyright (c) 2009 - 2012 ARM LIMITED |
bogdanm | 92:4fc01daae5a5 | 11 | |
bogdanm | 92:4fc01daae5a5 | 12 | All rights reserved. |
bogdanm | 92:4fc01daae5a5 | 13 | Redistribution and use in source and binary forms, with or without |
bogdanm | 92:4fc01daae5a5 | 14 | modification, are permitted provided that the following conditions are met: |
bogdanm | 92:4fc01daae5a5 | 15 | - Redistributions of source code must retain the above copyright |
bogdanm | 92:4fc01daae5a5 | 16 | notice, this list of conditions and the following disclaimer. |
bogdanm | 92:4fc01daae5a5 | 17 | - Redistributions in binary form must reproduce the above copyright |
bogdanm | 92:4fc01daae5a5 | 18 | notice, this list of conditions and the following disclaimer in the |
bogdanm | 92:4fc01daae5a5 | 19 | documentation and/or other materials provided with the distribution. |
bogdanm | 92:4fc01daae5a5 | 20 | - Neither the name of ARM nor the names of its contributors may be used |
bogdanm | 92:4fc01daae5a5 | 21 | to endorse or promote products derived from this software without |
bogdanm | 92:4fc01daae5a5 | 22 | specific prior written permission. |
bogdanm | 92:4fc01daae5a5 | 23 | * |
bogdanm | 92:4fc01daae5a5 | 24 | THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" |
bogdanm | 92:4fc01daae5a5 | 25 | AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
bogdanm | 92:4fc01daae5a5 | 26 | IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE |
bogdanm | 92:4fc01daae5a5 | 27 | ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE |
bogdanm | 92:4fc01daae5a5 | 28 | LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR |
bogdanm | 92:4fc01daae5a5 | 29 | CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF |
bogdanm | 92:4fc01daae5a5 | 30 | SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS |
bogdanm | 92:4fc01daae5a5 | 31 | INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN |
bogdanm | 92:4fc01daae5a5 | 32 | CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) |
bogdanm | 92:4fc01daae5a5 | 33 | ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE |
bogdanm | 92:4fc01daae5a5 | 34 | POSSIBILITY OF SUCH DAMAGE. |
bogdanm | 92:4fc01daae5a5 | 35 | ---------------------------------------------------------------------------*/ |
bogdanm | 92:4fc01daae5a5 | 36 | |
bogdanm | 92:4fc01daae5a5 | 37 | #ifndef __CORE_CAINSTR_H__ |
bogdanm | 92:4fc01daae5a5 | 38 | #define __CORE_CAINSTR_H__ |
bogdanm | 92:4fc01daae5a5 | 39 | |
bogdanm | 92:4fc01daae5a5 | 40 | #define __CORTEX_M 0x3 |
bogdanm | 92:4fc01daae5a5 | 41 | #include "core_cmInstr.h" |
bogdanm | 92:4fc01daae5a5 | 42 | #undef __CORTEX_M |
bogdanm | 92:4fc01daae5a5 | 43 | |
bogdanm | 92:4fc01daae5a5 | 44 | #endif |
bogdanm | 92:4fc01daae5a5 | 45 |