mbed official / mbed

Important changes to repositories hosted on mbed.com

Mbed hosted mercurial repositories are deprecated and are due to be permanently deleted in July 2026.

To keep a copy of this software download the repository Zip archive or clone locally using Mercurial.

It is also possible to export all your personal repositories from the account settings page.

Dependents:   hello SerialTestv11 SerialTestv12 Sierpinski ... more

TARGET_MAX32600MBED/pwrseq_regs.h@101:7cff1c4259d7, 2015-06-09 (annotated)

Committer:
Kojto
Date:
Tue Jun 09 14:29:26 2015 +0100
Revision:
101:7cff1c4259d7
Release 101 of the mbed library



Changes:

- new platform: APPNEARME_MICRONFCBOARD, MTS_DRAGONFLY_F411RE, MAX32600MBED, WIZwiki_W7500

- Silabs memory optimization in gpio, pwm fixes

- SPI  - ssel documentation fixes and its use

Who changed what in which revision?

UserRevisionLine numberNew contents of line
Kojto 101:7cff1c4259d7 1 /*******************************************************************************
Kojto 101:7cff1c4259d7 2 * Copyright (C) 2015 Maxim Integrated Products, Inc., All Rights Reserved.
Kojto 101:7cff1c4259d7 3 *
Kojto 101:7cff1c4259d7 4 * Permission is hereby granted, free of charge, to any person obtaining a
Kojto 101:7cff1c4259d7 5 * copy of this software and associated documentation files (the "Software"),
Kojto 101:7cff1c4259d7 6 * to deal in the Software without restriction, including without limitation
Kojto 101:7cff1c4259d7 7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
Kojto 101:7cff1c4259d7 8 * and/or sell copies of the Software, and to permit persons to whom the
Kojto 101:7cff1c4259d7 9 * Software is furnished to do so, subject to the following conditions:
Kojto 101:7cff1c4259d7 10 *
Kojto 101:7cff1c4259d7 11 * The above copyright notice and this permission notice shall be included
Kojto 101:7cff1c4259d7 12 * in all copies or substantial portions of the Software.
Kojto 101:7cff1c4259d7 13 *
Kojto 101:7cff1c4259d7 14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
Kojto 101:7cff1c4259d7 15 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
Kojto 101:7cff1c4259d7 16 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
Kojto 101:7cff1c4259d7 17 * IN NO EVENT SHALL MAXIM INTEGRATED BE LIABLE FOR ANY CLAIM, DAMAGES
Kojto 101:7cff1c4259d7 18 * OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
Kojto 101:7cff1c4259d7 19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
Kojto 101:7cff1c4259d7 20 * OTHER DEALINGS IN THE SOFTWARE.
Kojto 101:7cff1c4259d7 21 *
Kojto 101:7cff1c4259d7 22 * Except as contained in this notice, the name of Maxim Integrated
Kojto 101:7cff1c4259d7 23 * Products, Inc. shall not be used except as stated in the Maxim Integrated
Kojto 101:7cff1c4259d7 24 * Products, Inc. Branding Policy.
Kojto 101:7cff1c4259d7 25 *
Kojto 101:7cff1c4259d7 26 * The mere transfer of this software does not imply any licenses
Kojto 101:7cff1c4259d7 27 * of trade secrets, proprietary technology, copyrights, patents,
Kojto 101:7cff1c4259d7 28 * trademarks, maskwork rights, or any other form of intellectual
Kojto 101:7cff1c4259d7 29 * property whatsoever. Maxim Integrated Products, Inc. retains all
Kojto 101:7cff1c4259d7 30 * ownership rights.
Kojto 101:7cff1c4259d7 31 *******************************************************************************
Kojto 101:7cff1c4259d7 32 */
Kojto 101:7cff1c4259d7 33
Kojto 101:7cff1c4259d7 34 #ifndef _MXC_PWRSEQ_REGS_H
Kojto 101:7cff1c4259d7 35 #define _MXC_PWRSEQ_REGS_H
Kojto 101:7cff1c4259d7 36
Kojto 101:7cff1c4259d7 37 #ifdef __cplusplus
Kojto 101:7cff1c4259d7 38 extern "C" {
Kojto 101:7cff1c4259d7 39 #endif
Kojto 101:7cff1c4259d7 40
Kojto 101:7cff1c4259d7 41 #include <stdint.h>
Kojto 101:7cff1c4259d7 42
Kojto 101:7cff1c4259d7 43 /**
Kojto 101:7cff1c4259d7 44 * @file pwrseq_regs.h
Kojto 101:7cff1c4259d7 45 * @addtogroup pwrseq PWRSEQ
Kojto 101:7cff1c4259d7 46 * @{
Kojto 101:7cff1c4259d7 47 */
Kojto 101:7cff1c4259d7 48
Kojto 101:7cff1c4259d7 49 /* Offset Register Description
Kojto 101:7cff1c4259d7 50 ====== ================================================= */
Kojto 101:7cff1c4259d7 51 typedef struct {
Kojto 101:7cff1c4259d7 52 __IO uint32_t reg0; /* 0x0000 Power Sequencer Control Register 0 */
Kojto 101:7cff1c4259d7 53 __IO uint32_t reg1; /* 0x0004 Power Sequencer Control Register 1 */
Kojto 101:7cff1c4259d7 54 __IO uint32_t reg2; /* 0x0008 Power Sequencer Control Register 2 */
Kojto 101:7cff1c4259d7 55 __IO uint32_t reg3; /* 0x000C Power Sequencer Control Register 3 */
Kojto 101:7cff1c4259d7 56 __IO uint32_t reg4; /* 0x0010 Power Sequencer Control Register 4 */
Kojto 101:7cff1c4259d7 57 __IO uint32_t reg5; /* 0x0014 Power Sequencer Control Register 5 (Trim 0) */
Kojto 101:7cff1c4259d7 58 __IO uint32_t reg6; /* 0x0018 Power Sequencer Control Register 6 (Trim 1) */
Kojto 101:7cff1c4259d7 59 __I uint32_t rsv001C; /* 0x001C */
Kojto 101:7cff1c4259d7 60 __IO uint32_t flags; /* 0x0020 Power Sequencer Flags */
Kojto 101:7cff1c4259d7 61 __IO uint32_t msk_flags; /* 0x0024 Power Sequencer Flags Mask Register */
Kojto 101:7cff1c4259d7 62 } mxc_pwrseq_regs_t;
Kojto 101:7cff1c4259d7 63
Kojto 101:7cff1c4259d7 64
Kojto 101:7cff1c4259d7 65 /*
Kojto 101:7cff1c4259d7 66 Register offsets for module PWRSEQ.
Kojto 101:7cff1c4259d7 67 */
Kojto 101:7cff1c4259d7 68 #define MXC_R_PWRSEQ_OFFS_REG0 ((uint32_t)0x00000000UL)
Kojto 101:7cff1c4259d7 69 #define MXC_R_PWRSEQ_OFFS_REG1 ((uint32_t)0x00000004UL)
Kojto 101:7cff1c4259d7 70 #define MXC_R_PWRSEQ_OFFS_REG2 ((uint32_t)0x00000008UL)
Kojto 101:7cff1c4259d7 71 #define MXC_R_PWRSEQ_OFFS_REG3 ((uint32_t)0x0000000CUL)
Kojto 101:7cff1c4259d7 72 #define MXC_R_PWRSEQ_OFFS_REG4 ((uint32_t)0x00000010UL)
Kojto 101:7cff1c4259d7 73 #define MXC_R_PWRSEQ_OFFS_REG5 ((uint32_t)0x00000014UL)
Kojto 101:7cff1c4259d7 74 #define MXC_R_PWRSEQ_OFFS_REG6 ((uint32_t)0x00000018UL)
Kojto 101:7cff1c4259d7 75 #define MXC_R_PWRSEQ_OFFS_FLAGS ((uint32_t)0x00000020UL)
Kojto 101:7cff1c4259d7 76 #define MXC_R_PWRSEQ_OFFS_MSK_FLAGS ((uint32_t)0x00000024UL)
Kojto 101:7cff1c4259d7 77
Kojto 101:7cff1c4259d7 78
Kojto 101:7cff1c4259d7 79 /*
Kojto 101:7cff1c4259d7 80 Field positions and masks for module PWRSEQ.
Kojto 101:7cff1c4259d7 81 */
Kojto 101:7cff1c4259d7 82 #define MXC_F_PWRSEQ_REG0_PWR_LP1_POS 0
Kojto 101:7cff1c4259d7 83 #define MXC_F_PWRSEQ_REG0_PWR_LP1 ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_LP1_POS))
Kojto 101:7cff1c4259d7 84 #define MXC_F_PWRSEQ_REG0_PWR_FIRST_BOOT_POS 1
Kojto 101:7cff1c4259d7 85 #define MXC_F_PWRSEQ_REG0_PWR_FIRST_BOOT ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_FIRST_BOOT_POS))
Kojto 101:7cff1c4259d7 86 #define MXC_F_PWRSEQ_REG0_PWR_SYS_REBOOT_POS 2
Kojto 101:7cff1c4259d7 87 #define MXC_F_PWRSEQ_REG0_PWR_SYS_REBOOT ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_SYS_REBOOT_POS))
Kojto 101:7cff1c4259d7 88 #define MXC_F_PWRSEQ_REG0_PWR_LDOEN_RUN_POS 3
Kojto 101:7cff1c4259d7 89 #define MXC_F_PWRSEQ_REG0_PWR_LDOEN_RUN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_LDOEN_RUN_POS))
Kojto 101:7cff1c4259d7 90 #define MXC_F_PWRSEQ_REG0_PWR_LDOEN_SLP_POS 4
Kojto 101:7cff1c4259d7 91 #define MXC_F_PWRSEQ_REG0_PWR_LDOEN_SLP ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_LDOEN_SLP_POS))
Kojto 101:7cff1c4259d7 92 #define MXC_F_PWRSEQ_REG0_PWR_CHZYEN_RUN_POS 5
Kojto 101:7cff1c4259d7 93 #define MXC_F_PWRSEQ_REG0_PWR_CHZYEN_RUN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_CHZYEN_RUN_POS))
Kojto 101:7cff1c4259d7 94 #define MXC_F_PWRSEQ_REG0_PWR_CHZYEN_SLP_POS 6
Kojto 101:7cff1c4259d7 95 #define MXC_F_PWRSEQ_REG0_PWR_CHZYEN_SLP ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_CHZYEN_SLP_POS))
Kojto 101:7cff1c4259d7 96 #define MXC_F_PWRSEQ_REG0_PWR_ROEN_RUN_POS 7
Kojto 101:7cff1c4259d7 97 #define MXC_F_PWRSEQ_REG0_PWR_ROEN_RUN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_ROEN_RUN_POS))
Kojto 101:7cff1c4259d7 98 #define MXC_F_PWRSEQ_REG0_PWR_ROEN_SLP_POS 8
Kojto 101:7cff1c4259d7 99 #define MXC_F_PWRSEQ_REG0_PWR_ROEN_SLP ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_ROEN_SLP_POS))
Kojto 101:7cff1c4259d7 100 #define MXC_F_PWRSEQ_REG0_PWR_NREN_RUN_POS 9
Kojto 101:7cff1c4259d7 101 #define MXC_F_PWRSEQ_REG0_PWR_NREN_RUN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_NREN_RUN_POS))
Kojto 101:7cff1c4259d7 102 #define MXC_F_PWRSEQ_REG0_PWR_NREN_SLP_POS 10
Kojto 101:7cff1c4259d7 103 #define MXC_F_PWRSEQ_REG0_PWR_NREN_SLP ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_NREN_SLP_POS))
Kojto 101:7cff1c4259d7 104 #define MXC_F_PWRSEQ_REG0_PWR_RTCEN_RUN_POS 11
Kojto 101:7cff1c4259d7 105 #define MXC_F_PWRSEQ_REG0_PWR_RTCEN_RUN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_RTCEN_RUN_POS))
Kojto 101:7cff1c4259d7 106 #define MXC_F_PWRSEQ_REG0_PWR_RTCEN_SLP_POS 12
Kojto 101:7cff1c4259d7 107 #define MXC_F_PWRSEQ_REG0_PWR_RTCEN_SLP ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_RTCEN_SLP_POS))
Kojto 101:7cff1c4259d7 108 #define MXC_F_PWRSEQ_REG0_PWR_SVM3EN_RUN_POS 13
Kojto 101:7cff1c4259d7 109 #define MXC_F_PWRSEQ_REG0_PWR_SVM3EN_RUN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_SVM3EN_RUN_POS))
Kojto 101:7cff1c4259d7 110 #define MXC_F_PWRSEQ_REG0_PWR_SVM3EN_SLP_POS 14
Kojto 101:7cff1c4259d7 111 #define MXC_F_PWRSEQ_REG0_PWR_SVM3EN_SLP ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_SVM3EN_SLP_POS))
Kojto 101:7cff1c4259d7 112 #define MXC_F_PWRSEQ_REG0_PWR_SVM1EN_RUN_POS 15
Kojto 101:7cff1c4259d7 113 #define MXC_F_PWRSEQ_REG0_PWR_SVM1EN_RUN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_SVM1EN_RUN_POS))
Kojto 101:7cff1c4259d7 114 #define MXC_F_PWRSEQ_REG0_PWR_SVM1EN_SLP_POS 16
Kojto 101:7cff1c4259d7 115 #define MXC_F_PWRSEQ_REG0_PWR_SVM1EN_SLP ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_SVM1EN_SLP_POS))
Kojto 101:7cff1c4259d7 116 #define MXC_F_PWRSEQ_REG0_PWR_SVMRTCEN_RUN_POS 17
Kojto 101:7cff1c4259d7 117 #define MXC_F_PWRSEQ_REG0_PWR_SVMRTCEN_RUN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_SVMRTCEN_RUN_POS))
Kojto 101:7cff1c4259d7 118 #define MXC_F_PWRSEQ_REG0_PWR_SVMRTCEN_SLP_POS 18
Kojto 101:7cff1c4259d7 119 #define MXC_F_PWRSEQ_REG0_PWR_SVMRTCEN_SLP ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_SVMRTCEN_SLP_POS))
Kojto 101:7cff1c4259d7 120 #define MXC_F_PWRSEQ_REG0_PWR_SVMVDDA3EN_POS 19
Kojto 101:7cff1c4259d7 121 #define MXC_F_PWRSEQ_REG0_PWR_SVMVDDA3EN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_SVMVDDA3EN_POS))
Kojto 101:7cff1c4259d7 122
Kojto 101:7cff1c4259d7 123 #define MXC_F_PWRSEQ_REG1_PWR_TRIKL_CHRG_POS 0
Kojto 101:7cff1c4259d7 124 #define MXC_F_PWRSEQ_REG1_PWR_TRIKL_CHRG ((uint32_t)(0x000000FFUL << MXC_F_PWRSEQ_REG1_PWR_TRIKL_CHRG_POS))
Kojto 101:7cff1c4259d7 125 #define MXC_F_PWRSEQ_REG1_PWR_PD_VDDA3_POS 8
Kojto 101:7cff1c4259d7 126 #define MXC_F_PWRSEQ_REG1_PWR_PD_VDDA3 ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG1_PWR_PD_VDDA3_POS))
Kojto 101:7cff1c4259d7 127 #define MXC_F_PWRSEQ_REG1_PWR_TEMP_SENSOR_PD_POS 9
Kojto 101:7cff1c4259d7 128 #define MXC_F_PWRSEQ_REG1_PWR_TEMP_SENSOR_PD ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG1_PWR_TEMP_SENSOR_PD_POS))
Kojto 101:7cff1c4259d7 129 #define MXC_F_PWRSEQ_REG1_PWR_PD_VDDIO_POS 10
Kojto 101:7cff1c4259d7 130 #define MXC_F_PWRSEQ_REG1_PWR_PD_VDDIO ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG1_PWR_PD_VDDIO_POS))
Kojto 101:7cff1c4259d7 131 #define MXC_F_PWRSEQ_REG1_PWR_MAN_VDDIO_SW_POS 11
Kojto 101:7cff1c4259d7 132 #define MXC_F_PWRSEQ_REG1_PWR_MAN_VDDIO_SW ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG1_PWR_MAN_VDDIO_SW_POS))
Kojto 101:7cff1c4259d7 133 #define MXC_F_PWRSEQ_REG1_PWR_MAN_VDDIO_SW2_POS 12
Kojto 101:7cff1c4259d7 134 #define MXC_F_PWRSEQ_REG1_PWR_MAN_VDDIO_SW2 ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG1_PWR_MAN_VDDIO_SW2_POS))
Kojto 101:7cff1c4259d7 135 #define MXC_F_PWRSEQ_REG1_PWR_MAN_VDDIO_SW1_POS 13
Kojto 101:7cff1c4259d7 136 #define MXC_F_PWRSEQ_REG1_PWR_MAN_VDDIO_SW1 ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG1_PWR_MAN_VDDIO_SW1_POS))
Kojto 101:7cff1c4259d7 137 #define MXC_F_PWRSEQ_REG1_PWR_GPIO_FREEZE_POS 14
Kojto 101:7cff1c4259d7 138 #define MXC_F_PWRSEQ_REG1_PWR_GPIO_FREEZE ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG1_PWR_GPIO_FREEZE_POS))
Kojto 101:7cff1c4259d7 139
Kojto 101:7cff1c4259d7 140 #define MXC_F_PWRSEQ_REG2_PWR_RST3_POS 0
Kojto 101:7cff1c4259d7 141 #define MXC_F_PWRSEQ_REG2_PWR_RST3 ((uint32_t)(0x0000001FUL << MXC_F_PWRSEQ_REG2_PWR_RST3_POS))
Kojto 101:7cff1c4259d7 142 #define MXC_F_PWRSEQ_REG2_PWR_W3_POS 5
Kojto 101:7cff1c4259d7 143 #define MXC_F_PWRSEQ_REG2_PWR_W3 ((uint32_t)(0x0000001FUL << MXC_F_PWRSEQ_REG2_PWR_W3_POS))
Kojto 101:7cff1c4259d7 144 #define MXC_F_PWRSEQ_REG2_PWR_W1_POS 10
Kojto 101:7cff1c4259d7 145 #define MXC_F_PWRSEQ_REG2_PWR_W1 ((uint32_t)(0x0000001FUL << MXC_F_PWRSEQ_REG2_PWR_W1_POS))
Kojto 101:7cff1c4259d7 146 #define MXC_F_PWRSEQ_REG2_PWR_W1_LOW_POS 15
Kojto 101:7cff1c4259d7 147 #define MXC_F_PWRSEQ_REG2_PWR_W1_LOW ((uint32_t)(0x0000001FUL << MXC_F_PWRSEQ_REG2_PWR_W1_LOW_POS))
Kojto 101:7cff1c4259d7 148 #define MXC_F_PWRSEQ_REG2_PWR_WRTC_POS 20
Kojto 101:7cff1c4259d7 149 #define MXC_F_PWRSEQ_REG2_PWR_WRTC ((uint32_t)(0x0000001FUL << MXC_F_PWRSEQ_REG2_PWR_WRTC_POS))
Kojto 101:7cff1c4259d7 150 #define MXC_F_PWRSEQ_REG2_PWR_WVDDA3_POS 25
Kojto 101:7cff1c4259d7 151 #define MXC_F_PWRSEQ_REG2_PWR_WVDDA3 ((uint32_t)(0x0000003FUL << MXC_F_PWRSEQ_REG2_PWR_WVDDA3_POS))
Kojto 101:7cff1c4259d7 152
Kojto 101:7cff1c4259d7 153 #define MXC_F_PWRSEQ_REG3_PWR_ROSEL_POS 0
Kojto 101:7cff1c4259d7 154 #define MXC_F_PWRSEQ_REG3_PWR_ROSEL ((uint32_t)(0x00000007UL << MXC_F_PWRSEQ_REG3_PWR_ROSEL_POS))
Kojto 101:7cff1c4259d7 155 #define MXC_F_PWRSEQ_REG3_PWR_ROSEL_QUICK_POS 3
Kojto 101:7cff1c4259d7 156 #define MXC_F_PWRSEQ_REG3_PWR_ROSEL_QUICK ((uint32_t)(0x00000003UL << MXC_F_PWRSEQ_REG3_PWR_ROSEL_QUICK_POS))
Kojto 101:7cff1c4259d7 157 #define MXC_F_PWRSEQ_REG3_PWR_SVMSEL_POS 5
Kojto 101:7cff1c4259d7 158 #define MXC_F_PWRSEQ_REG3_PWR_SVMSEL ((uint32_t)(0x00000007UL << MXC_F_PWRSEQ_REG3_PWR_SVMSEL_POS))
Kojto 101:7cff1c4259d7 159 #define MXC_F_PWRSEQ_REG3_PWR_PWRFLTRSVMSELO_POS 8
Kojto 101:7cff1c4259d7 160 #define MXC_F_PWRSEQ_REG3_PWR_PWRFLTRSVMSELO ((uint32_t)(0x00000003UL << MXC_F_PWRSEQ_REG3_PWR_PWRFLTRSVMSELO_POS))
Kojto 101:7cff1c4259d7 161 #define MXC_F_PWRSEQ_REG3_PWR_PWRFLTRROSEL_POS 10
Kojto 101:7cff1c4259d7 162 #define MXC_F_PWRSEQ_REG3_PWR_PWRFLTRROSEL ((uint32_t)(0x00000007UL << MXC_F_PWRSEQ_REG3_PWR_PWRFLTRROSEL_POS))
Kojto 101:7cff1c4259d7 163 #define MXC_F_PWRSEQ_REG3_PWR_SVM_CLK_MUX_POS 13
Kojto 101:7cff1c4259d7 164 #define MXC_F_PWRSEQ_REG3_PWR_SVM_CLK_MUX ((uint32_t)(0x00000003UL << MXC_F_PWRSEQ_REG3_PWR_SVM_CLK_MUX_POS))
Kojto 101:7cff1c4259d7 165 #define MXC_F_PWRSEQ_REG3_PWR_RO_CLK_MUX_POS 15
Kojto 101:7cff1c4259d7 166 #define MXC_F_PWRSEQ_REG3_PWR_RO_CLK_MUX ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG3_PWR_RO_CLK_MUX_POS))
Kojto 101:7cff1c4259d7 167 #define MXC_F_PWRSEQ_REG3_PWR_QUICK_CNT_POS 16
Kojto 101:7cff1c4259d7 168 #define MXC_F_PWRSEQ_REG3_PWR_QUICK_CNT ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG3_PWR_QUICK_CNT_POS))
Kojto 101:7cff1c4259d7 169 #define MXC_F_PWRSEQ_REG3_PWR_BO_TC_POS 17
Kojto 101:7cff1c4259d7 170 #define MXC_F_PWRSEQ_REG3_PWR_BO_TC ((uint32_t)(0x00000003UL << MXC_F_PWRSEQ_REG3_PWR_BO_TC_POS))
Kojto 101:7cff1c4259d7 171
Kojto 101:7cff1c4259d7 172 #define MXC_F_PWRSEQ_REG4_PWR_TM_PS_2_GPIO_POS 0
Kojto 101:7cff1c4259d7 173 #define MXC_F_PWRSEQ_REG4_PWR_TM_PS_2_GPIO ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG4_PWR_TM_PS_2_GPIO_POS))
Kojto 101:7cff1c4259d7 174 #define MXC_F_PWRSEQ_REG4_PWR_TM_FAST_TIMERS_POS 1
Kojto 101:7cff1c4259d7 175 #define MXC_F_PWRSEQ_REG4_PWR_TM_FAST_TIMERS ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG4_PWR_TM_FAST_TIMERS_POS))
Kojto 101:7cff1c4259d7 176 #define MXC_F_PWRSEQ_REG4_PWR_USB_PROT_TRIM_POS 2
Kojto 101:7cff1c4259d7 177 #define MXC_F_PWRSEQ_REG4_PWR_USB_PROT_TRIM ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG4_PWR_USB_PROT_TRIM_POS))
Kojto 101:7cff1c4259d7 178 #define MXC_F_PWRSEQ_REG4_PWR_USB_DIS_COMP_POS 3
Kojto 101:7cff1c4259d7 179 #define MXC_F_PWRSEQ_REG4_PWR_USB_DIS_COMP ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG4_PWR_USB_DIS_COMP_POS))
Kojto 101:7cff1c4259d7 180 #define MXC_F_PWRSEQ_REG4_PWR_USB_TO_VDD_FAST_POS 4
Kojto 101:7cff1c4259d7 181 #define MXC_F_PWRSEQ_REG4_PWR_USB_TO_VDD_FAST ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG4_PWR_USB_TO_VDD_FAST_POS))
Kojto 101:7cff1c4259d7 182 #define MXC_F_PWRSEQ_REG4_PWR_USB_LDO_OFF_POS 5
Kojto 101:7cff1c4259d7 183 #define MXC_F_PWRSEQ_REG4_PWR_USB_LDO_OFF ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG4_PWR_USB_LDO_OFF_POS))
Kojto 101:7cff1c4259d7 184 #define MXC_F_PWRSEQ_REG4_PWR_USB_FRC_VDD_POS 6
Kojto 101:7cff1c4259d7 185 #define MXC_F_PWRSEQ_REG4_PWR_USB_FRC_VDD ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG4_PWR_USB_FRC_VDD_POS))
Kojto 101:7cff1c4259d7 186
Kojto 101:7cff1c4259d7 187 #define MXC_F_PWRSEQ_REG5_PWR_TRIM_SVM_BG_POS 0
Kojto 101:7cff1c4259d7 188 #define MXC_F_PWRSEQ_REG5_PWR_TRIM_SVM_BG ((uint32_t)(0x0000003FUL << MXC_F_PWRSEQ_REG5_PWR_TRIM_SVM_BG_POS))
Kojto 101:7cff1c4259d7 189 #define MXC_F_PWRSEQ_REG5_PWR_TRIM_REG1P8_POS 6
Kojto 101:7cff1c4259d7 190 #define MXC_F_PWRSEQ_REG5_PWR_TRIM_REG1P8 ((uint32_t)(0x0000000FUL << MXC_F_PWRSEQ_REG5_PWR_TRIM_REG1P8_POS))
Kojto 101:7cff1c4259d7 191 #define MXC_F_PWRSEQ_REG5_PWR_TRIM_REG3P3_POS 10
Kojto 101:7cff1c4259d7 192 #define MXC_F_PWRSEQ_REG5_PWR_TRIM_REG3P3 ((uint32_t)(0x0000001FUL << MXC_F_PWRSEQ_REG5_PWR_TRIM_REG3P3_POS))
Kojto 101:7cff1c4259d7 193 #define MXC_F_PWRSEQ_REG5_PWR_TRIM_OSC_VREF_POS 15
Kojto 101:7cff1c4259d7 194 #define MXC_F_PWRSEQ_REG5_PWR_TRIM_OSC_VREF ((uint32_t)(0x0000007FUL << MXC_F_PWRSEQ_REG5_PWR_TRIM_OSC_VREF_POS))
Kojto 101:7cff1c4259d7 195
Kojto 101:7cff1c4259d7 196 #define MXC_F_PWRSEQ_REG6_PWR_TRIM_USB_BIAS_POS 0
Kojto 101:7cff1c4259d7 197 #define MXC_F_PWRSEQ_REG6_PWR_TRIM_USB_BIAS ((uint32_t)(0x00000007UL << MXC_F_PWRSEQ_REG6_PWR_TRIM_USB_BIAS_POS))
Kojto 101:7cff1c4259d7 198 #define MXC_F_PWRSEQ_REG6_PWR_TRIM_USB_PM_RES_POS 3
Kojto 101:7cff1c4259d7 199 #define MXC_F_PWRSEQ_REG6_PWR_TRIM_USB_PM_RES ((uint32_t)(0x0000000FUL << MXC_F_PWRSEQ_REG6_PWR_TRIM_USB_PM_RES_POS))
Kojto 101:7cff1c4259d7 200 #define MXC_F_PWRSEQ_REG6_PWR_TRIM_USB_DM_RES_POS 7
Kojto 101:7cff1c4259d7 201 #define MXC_F_PWRSEQ_REG6_PWR_TRIM_USB_DM_RES ((uint32_t)(0x0000000FUL << MXC_F_PWRSEQ_REG6_PWR_TRIM_USB_DM_RES_POS))
Kojto 101:7cff1c4259d7 202
Kojto 101:7cff1c4259d7 203 #define MXC_F_PWRSEQ_FLAGS_PWR_FIRST_BOOT_POS 0
Kojto 101:7cff1c4259d7 204 #define MXC_F_PWRSEQ_FLAGS_PWR_FIRST_BOOT ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_PWR_FIRST_BOOT_POS))
Kojto 101:7cff1c4259d7 205 #define MXC_F_PWRSEQ_FLAGS_PWR_SYS_REBOOT_POS 1
Kojto 101:7cff1c4259d7 206 #define MXC_F_PWRSEQ_FLAGS_PWR_SYS_REBOOT ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_PWR_SYS_REBOOT_POS))
Kojto 101:7cff1c4259d7 207 #define MXC_F_PWRSEQ_FLAGS_PWR_PRV_PWR_FAIL_POS 2
Kojto 101:7cff1c4259d7 208 #define MXC_F_PWRSEQ_FLAGS_PWR_PRV_PWR_FAIL ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_PWR_PRV_PWR_FAIL_POS))
Kojto 101:7cff1c4259d7 209 #define MXC_F_PWRSEQ_FLAGS_PWR_PRV_BOOT_FAIL_POS 3
Kojto 101:7cff1c4259d7 210 #define MXC_F_PWRSEQ_FLAGS_PWR_PRV_BOOT_FAIL ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_PWR_PRV_BOOT_FAIL_POS))
Kojto 101:7cff1c4259d7 211 #define MXC_F_PWRSEQ_FLAGS_PWR_COMP_WAKEUP_POS 4
Kojto 101:7cff1c4259d7 212 #define MXC_F_PWRSEQ_FLAGS_PWR_COMP_WAKEUP ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_PWR_COMP_WAKEUP_POS))
Kojto 101:7cff1c4259d7 213 #define MXC_F_PWRSEQ_FLAGS_PWR_IO_WAKEUP_POS 5
Kojto 101:7cff1c4259d7 214 #define MXC_F_PWRSEQ_FLAGS_PWR_IO_WAKEUP ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_PWR_IO_WAKEUP_POS))
Kojto 101:7cff1c4259d7 215 #define MXC_F_PWRSEQ_FLAGS_PWR_VDD3_RST_POS 6
Kojto 101:7cff1c4259d7 216 #define MXC_F_PWRSEQ_FLAGS_PWR_VDD3_RST ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_PWR_VDD3_RST_POS))
Kojto 101:7cff1c4259d7 217 #define MXC_F_PWRSEQ_FLAGS_PWR_VDD3_WARN_POS 7
Kojto 101:7cff1c4259d7 218 #define MXC_F_PWRSEQ_FLAGS_PWR_VDD3_WARN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_PWR_VDD3_WARN_POS))
Kojto 101:7cff1c4259d7 219 #define MXC_F_PWRSEQ_FLAGS_PWR_VDD1_RST_POS 8
Kojto 101:7cff1c4259d7 220 #define MXC_F_PWRSEQ_FLAGS_PWR_VDD1_RST ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_PWR_VDD1_RST_POS))
Kojto 101:7cff1c4259d7 221 #define MXC_F_PWRSEQ_FLAGS_PWR_VDD1_LOW_RST_POS 9
Kojto 101:7cff1c4259d7 222 #define MXC_F_PWRSEQ_FLAGS_PWR_VDD1_LOW_RST ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_PWR_VDD1_LOW_RST_POS))
Kojto 101:7cff1c4259d7 223 #define MXC_F_PWRSEQ_FLAGS_PWR_VDD1_WARN_POS 10
Kojto 101:7cff1c4259d7 224 #define MXC_F_PWRSEQ_FLAGS_PWR_VDD1_WARN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_PWR_VDD1_WARN_POS))
Kojto 101:7cff1c4259d7 225 #define MXC_F_PWRSEQ_FLAGS_PWR_VRTC_WARN_POS 11
Kojto 101:7cff1c4259d7 226 #define MXC_F_PWRSEQ_FLAGS_PWR_VRTC_WARN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_PWR_VRTC_WARN_POS))
Kojto 101:7cff1c4259d7 227 #define MXC_F_PWRSEQ_FLAGS_PWR_POR3Z_FAIL_POS 12
Kojto 101:7cff1c4259d7 228 #define MXC_F_PWRSEQ_FLAGS_PWR_POR3Z_FAIL ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_PWR_POR3Z_FAIL_POS))
Kojto 101:7cff1c4259d7 229 #define MXC_F_PWRSEQ_FLAGS_RTC_CMPR0_POS 13
Kojto 101:7cff1c4259d7 230 #define MXC_F_PWRSEQ_FLAGS_RTC_CMPR0 ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_RTC_CMPR0_POS))
Kojto 101:7cff1c4259d7 231 #define MXC_F_PWRSEQ_FLAGS_RTC_CMPR1_POS 14
Kojto 101:7cff1c4259d7 232 #define MXC_F_PWRSEQ_FLAGS_RTC_CMPR1 ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_RTC_CMPR1_POS))
Kojto 101:7cff1c4259d7 233 #define MXC_F_PWRSEQ_FLAGS_RTC_PRESCALE_CMP_POS 15
Kojto 101:7cff1c4259d7 234 #define MXC_F_PWRSEQ_FLAGS_RTC_PRESCALE_CMP ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_RTC_PRESCALE_CMP_POS))
Kojto 101:7cff1c4259d7 235 #define MXC_F_PWRSEQ_FLAGS_RTC_ROLLOVER_POS 16
Kojto 101:7cff1c4259d7 236 #define MXC_F_PWRSEQ_FLAGS_RTC_ROLLOVER ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_RTC_ROLLOVER_POS))
Kojto 101:7cff1c4259d7 237 #define MXC_F_PWRSEQ_FLAGS_PWR_BROWNOUT_DET_POS 17
Kojto 101:7cff1c4259d7 238 #define MXC_F_PWRSEQ_FLAGS_PWR_BROWNOUT_DET ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_PWR_BROWNOUT_DET_POS))
Kojto 101:7cff1c4259d7 239 #define MXC_F_PWRSEQ_FLAGS_PWR_USB_PLUG_WAKEUP_POS 18
Kojto 101:7cff1c4259d7 240 #define MXC_F_PWRSEQ_FLAGS_PWR_USB_PLUG_WAKEUP ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_PWR_USB_PLUG_WAKEUP_POS))
Kojto 101:7cff1c4259d7 241 #define MXC_F_PWRSEQ_FLAGS_PWR_USB_REMOVE_WAKEUP_POS 19
Kojto 101:7cff1c4259d7 242 #define MXC_F_PWRSEQ_FLAGS_PWR_USB_REMOVE_WAKEUP ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_PWR_USB_REMOVE_WAKEUP_POS))
Kojto 101:7cff1c4259d7 243 #define MXC_F_PWRSEQ_FLAGS_PWR_VDD22_RST_POS 20
Kojto 101:7cff1c4259d7 244 #define MXC_F_PWRSEQ_FLAGS_PWR_VDD22_RST ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_PWR_VDD22_RST_POS))
Kojto 101:7cff1c4259d7 245 #define MXC_F_PWRSEQ_FLAGS_PWR_VDD195_RST_POS 21
Kojto 101:7cff1c4259d7 246 #define MXC_F_PWRSEQ_FLAGS_PWR_VDD195_RST ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_PWR_VDD195_RST_POS))
Kojto 101:7cff1c4259d7 247
Kojto 101:7cff1c4259d7 248 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_SYS_REBOOT_POS 1
Kojto 101:7cff1c4259d7 249 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_SYS_REBOOT ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_PWR_SYS_REBOOT_POS))
Kojto 101:7cff1c4259d7 250 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_PRV_PWR_FAIL_POS 2
Kojto 101:7cff1c4259d7 251 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_PRV_PWR_FAIL ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_PWR_PRV_PWR_FAIL_POS))
Kojto 101:7cff1c4259d7 252 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_PRV_BOOT_FAIL_POS 3
Kojto 101:7cff1c4259d7 253 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_PRV_BOOT_FAIL ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_PWR_PRV_BOOT_FAIL_POS))
Kojto 101:7cff1c4259d7 254 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_COMP_WAKEUP_POS 4
Kojto 101:7cff1c4259d7 255 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_COMP_WAKEUP ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_PWR_COMP_WAKEUP_POS))
Kojto 101:7cff1c4259d7 256 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_IO_WAKEUP_POS 5
Kojto 101:7cff1c4259d7 257 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_IO_WAKEUP ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_PWR_IO_WAKEUP_POS))
Kojto 101:7cff1c4259d7 258 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_VDD3_RST_POS 6
Kojto 101:7cff1c4259d7 259 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_VDD3_RST ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_PWR_VDD3_RST_POS))
Kojto 101:7cff1c4259d7 260 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_VDD3_WARN_POS 7
Kojto 101:7cff1c4259d7 261 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_VDD3_WARN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_PWR_VDD3_WARN_POS))
Kojto 101:7cff1c4259d7 262 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_VDD1_RST_POS 8
Kojto 101:7cff1c4259d7 263 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_VDD1_RST ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_PWR_VDD1_RST_POS))
Kojto 101:7cff1c4259d7 264 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_VDD1_LOW_RST_POS 9
Kojto 101:7cff1c4259d7 265 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_VDD1_LOW_RST ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_PWR_VDD1_LOW_RST_POS))
Kojto 101:7cff1c4259d7 266 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_VDD1_WARN_POS 10
Kojto 101:7cff1c4259d7 267 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_VDD1_WARN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_PWR_VDD1_WARN_POS))
Kojto 101:7cff1c4259d7 268 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_VRTC_WARN_POS 11
Kojto 101:7cff1c4259d7 269 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_VRTC_WARN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_PWR_VRTC_WARN_POS))
Kojto 101:7cff1c4259d7 270 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_POR3Z_FAIL_POS 12
Kojto 101:7cff1c4259d7 271 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_POR3Z_FAIL ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_PWR_POR3Z_FAIL_POS))
Kojto 101:7cff1c4259d7 272 #define MXC_F_PWRSEQ_MSK_FLAGS_RTC_CMPR0_POS 13
Kojto 101:7cff1c4259d7 273 #define MXC_F_PWRSEQ_MSK_FLAGS_RTC_CMPR0 ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_RTC_CMPR0_POS))
Kojto 101:7cff1c4259d7 274 #define MXC_F_PWRSEQ_MSK_FLAGS_RTC_CMPR1_POS 14
Kojto 101:7cff1c4259d7 275 #define MXC_F_PWRSEQ_MSK_FLAGS_RTC_CMPR1 ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_RTC_CMPR1_POS))
Kojto 101:7cff1c4259d7 276 #define MXC_F_PWRSEQ_MSK_FLAGS_RTC_PRESCALE_CMP_POS 15
Kojto 101:7cff1c4259d7 277 #define MXC_F_PWRSEQ_MSK_FLAGS_RTC_PRESCALE_CMP ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_RTC_PRESCALE_CMP_POS))
Kojto 101:7cff1c4259d7 278 #define MXC_F_PWRSEQ_MSK_FLAGS_RTC_ROLLOVER_POS 16
Kojto 101:7cff1c4259d7 279 #define MXC_F_PWRSEQ_MSK_FLAGS_RTC_ROLLOVER ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_RTC_ROLLOVER_POS))
Kojto 101:7cff1c4259d7 280 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_BROWNOUT_DET_POS 17
Kojto 101:7cff1c4259d7 281 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_BROWNOUT_DET ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_PWR_BROWNOUT_DET_POS))
Kojto 101:7cff1c4259d7 282 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_USB_PLUG_WAKEUP_POS 18
Kojto 101:7cff1c4259d7 283 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_USB_PLUG_WAKEUP ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_PWR_USB_PLUG_WAKEUP_POS))
Kojto 101:7cff1c4259d7 284 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_USB_REMOVE_WAKEUP_POS 19
Kojto 101:7cff1c4259d7 285 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_USB_REMOVE_WAKEUP ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_PWR_USB_REMOVE_WAKEUP_POS))
Kojto 101:7cff1c4259d7 286 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_VDD22_RST_POS 20
Kojto 101:7cff1c4259d7 287 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_VDD22_RST ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_PWR_VDD22_RST_POS))
Kojto 101:7cff1c4259d7 288 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_VDD195_RST_POS 21
Kojto 101:7cff1c4259d7 289 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_VDD195_RST ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_PWR_VDD195_RST_POS))
Kojto 101:7cff1c4259d7 290
Kojto 101:7cff1c4259d7 291 #ifdef __cplusplus
Kojto 101:7cff1c4259d7 292 }
Kojto 101:7cff1c4259d7 293 #endif
Kojto 101:7cff1c4259d7 294
Kojto 101:7cff1c4259d7 295 /**
Kojto 101:7cff1c4259d7 296 * @}
Kojto 101:7cff1c4259d7 297 */
Kojto 101:7cff1c4259d7 298
Kojto 101:7cff1c4259d7 299 #endif /* _MXC_PWRSEQ_REGS_H */