The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.
Dependents: hello SerialTestv11 SerialTestv12 Sierpinski ... more
mbed 2
This is the mbed 2 library. If you'd like to learn about Mbed OS please see the mbed-os docs.
TARGET_SDT51822B/TOOLCHAIN_IAR/nrf51_deprecated.h@172:65be27845400, 2019-02-20 (annotated)
- Committer:
- AnnaBridge
- Date:
- Wed Feb 20 20:53:29 2019 +0000
- Revision:
- 172:65be27845400
- Parent:
- 171:3a7713b1edbc
mbed library release version 165
Who changed what in which revision?
User | Revision | Line number | New contents of line |
---|---|---|---|
AnnaBridge | 143:86740a56073b | 1 | /* |
AnnaBridge | 143:86740a56073b | 2 | * Copyright (c) 2015 Nordic Semiconductor ASA |
AnnaBridge | 143:86740a56073b | 3 | * All rights reserved. |
AnnaBridge | 143:86740a56073b | 4 | * |
AnnaBridge | 143:86740a56073b | 5 | * Redistribution and use in source and binary forms, with or without modification, |
AnnaBridge | 143:86740a56073b | 6 | * are permitted provided that the following conditions are met: |
AnnaBridge | 143:86740a56073b | 7 | * |
AnnaBridge | 143:86740a56073b | 8 | * 1. Redistributions of source code must retain the above copyright notice, this list |
AnnaBridge | 143:86740a56073b | 9 | * of conditions and the following disclaimer. |
AnnaBridge | 143:86740a56073b | 10 | * |
AnnaBridge | 143:86740a56073b | 11 | * 2. Redistributions in binary form, except as embedded into a Nordic Semiconductor ASA |
AnnaBridge | 143:86740a56073b | 12 | * integrated circuit in a product or a software update for such product, must reproduce |
AnnaBridge | 143:86740a56073b | 13 | * the above copyright notice, this list of conditions and the following disclaimer in |
AnnaBridge | 143:86740a56073b | 14 | * the documentation and/or other materials provided with the distribution. |
AnnaBridge | 143:86740a56073b | 15 | * |
AnnaBridge | 143:86740a56073b | 16 | * 3. Neither the name of Nordic Semiconductor ASA nor the names of its contributors may be |
AnnaBridge | 143:86740a56073b | 17 | * used to endorse or promote products derived from this software without specific prior |
AnnaBridge | 143:86740a56073b | 18 | * written permission. |
AnnaBridge | 143:86740a56073b | 19 | * |
AnnaBridge | 143:86740a56073b | 20 | * 4. This software, with or without modification, must only be used with a |
AnnaBridge | 143:86740a56073b | 21 | * Nordic Semiconductor ASA integrated circuit. |
AnnaBridge | 143:86740a56073b | 22 | * |
AnnaBridge | 143:86740a56073b | 23 | * 5. Any software provided in binary or object form under this license must not be reverse |
AnnaBridge | 143:86740a56073b | 24 | * engineered, decompiled, modified and/or disassembled. |
AnnaBridge | 143:86740a56073b | 25 | * |
AnnaBridge | 143:86740a56073b | 26 | * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND |
AnnaBridge | 143:86740a56073b | 27 | * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED |
AnnaBridge | 143:86740a56073b | 28 | * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE |
AnnaBridge | 143:86740a56073b | 29 | * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR |
AnnaBridge | 143:86740a56073b | 30 | * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES |
AnnaBridge | 143:86740a56073b | 31 | * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; |
AnnaBridge | 143:86740a56073b | 32 | * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON |
AnnaBridge | 143:86740a56073b | 33 | * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
AnnaBridge | 143:86740a56073b | 34 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS |
AnnaBridge | 143:86740a56073b | 35 | * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
AnnaBridge | 143:86740a56073b | 36 | * |
AnnaBridge | 143:86740a56073b | 37 | */ |
AnnaBridge | 143:86740a56073b | 38 | |
AnnaBridge | 143:86740a56073b | 39 | |
AnnaBridge | 143:86740a56073b | 40 | #ifndef NRF51_DEPRECATED_H |
AnnaBridge | 143:86740a56073b | 41 | #define NRF51_DEPRECATED_H |
AnnaBridge | 143:86740a56073b | 42 | |
AnnaBridge | 143:86740a56073b | 43 | /*lint ++flb "Enter library region */ |
AnnaBridge | 143:86740a56073b | 44 | |
AnnaBridge | 143:86740a56073b | 45 | /* This file is given to prevent your SW from not compiling with the updates made to nrf51.h and |
AnnaBridge | 143:86740a56073b | 46 | * nrf51_bitfields.h. The macros defined in this file were available previously. Do not use these |
AnnaBridge | 143:86740a56073b | 47 | * macros on purpose. Use the ones defined in nrf51.h and nrf51_bitfields.h instead. |
AnnaBridge | 143:86740a56073b | 48 | */ |
AnnaBridge | 143:86740a56073b | 49 | |
AnnaBridge | 143:86740a56073b | 50 | /* NVMC */ |
AnnaBridge | 143:86740a56073b | 51 | /* The register ERASEPROTECTEDPAGE is called ERASEPCR0 in the documentation. */ |
AnnaBridge | 143:86740a56073b | 52 | #define ERASEPROTECTEDPAGE ERASEPCR0 |
AnnaBridge | 143:86740a56073b | 53 | |
AnnaBridge | 143:86740a56073b | 54 | |
AnnaBridge | 143:86740a56073b | 55 | /* LPCOMP */ |
AnnaBridge | 143:86740a56073b | 56 | /* The interrupt ISR was renamed. Adding old name to the macros. */ |
AnnaBridge | 143:86740a56073b | 57 | #define LPCOMP_COMP_IRQHandler LPCOMP_IRQHandler |
AnnaBridge | 143:86740a56073b | 58 | #define LPCOMP_COMP_IRQn LPCOMP_IRQn |
AnnaBridge | 143:86740a56073b | 59 | |
AnnaBridge | 143:86740a56073b | 60 | |
AnnaBridge | 143:86740a56073b | 61 | /* MPU */ |
AnnaBridge | 143:86740a56073b | 62 | /* The field MPU.PERR0.LPCOMP_COMP was renamed. Added into deprecated in case somebody was using the macros defined for it. */ |
AnnaBridge | 143:86740a56073b | 63 | #define MPU_PERR0_LPCOMP_COMP_Pos MPU_PERR0_LPCOMP_Pos |
AnnaBridge | 143:86740a56073b | 64 | #define MPU_PERR0_LPCOMP_COMP_Msk MPU_PERR0_LPCOMP_Msk |
AnnaBridge | 143:86740a56073b | 65 | #define MPU_PERR0_LPCOMP_COMP_InRegion1 MPU_PERR0_LPCOMP_InRegion1 |
AnnaBridge | 143:86740a56073b | 66 | #define MPU_PERR0_LPCOMP_COMP_InRegion0 MPU_PERR0_LPCOMP_InRegion0 |
AnnaBridge | 143:86740a56073b | 67 | |
AnnaBridge | 143:86740a56073b | 68 | |
AnnaBridge | 143:86740a56073b | 69 | /* POWER */ |
AnnaBridge | 143:86740a56073b | 70 | /* The field POWER.RAMON.OFFRAM3 was eliminated. Added into deprecated in case somebody was using the macros defined for it. */ |
AnnaBridge | 143:86740a56073b | 71 | #define POWER_RAMON_OFFRAM3_Pos (19UL) |
AnnaBridge | 143:86740a56073b | 72 | #define POWER_RAMON_OFFRAM3_Msk (0x1UL << POWER_RAMON_OFFRAM3_Pos) |
AnnaBridge | 143:86740a56073b | 73 | #define POWER_RAMON_OFFRAM3_RAM3Off (0UL) |
AnnaBridge | 143:86740a56073b | 74 | #define POWER_RAMON_OFFRAM3_RAM3On (1UL) |
AnnaBridge | 143:86740a56073b | 75 | /* The field POWER.RAMON.OFFRAM2 was eliminated. Added into deprecated in case somebody was using the macros defined for it. */ |
AnnaBridge | 143:86740a56073b | 76 | #define POWER_RAMON_OFFRAM2_Pos (18UL) |
AnnaBridge | 143:86740a56073b | 77 | #define POWER_RAMON_OFFRAM2_Msk (0x1UL << POWER_RAMON_OFFRAM2_Pos) |
AnnaBridge | 143:86740a56073b | 78 | #define POWER_RAMON_OFFRAM2_RAM2Off (0UL) |
AnnaBridge | 143:86740a56073b | 79 | #define POWER_RAMON_OFFRAM2_RAM2On (1UL) |
AnnaBridge | 143:86740a56073b | 80 | /* The field POWER.RAMON.ONRAM3 was eliminated. Added into deprecated in case somebody was using the macros defined for it. */ |
AnnaBridge | 143:86740a56073b | 81 | #define POWER_RAMON_ONRAM3_Pos (3UL) |
AnnaBridge | 143:86740a56073b | 82 | #define POWER_RAMON_ONRAM3_Msk (0x1UL << POWER_RAMON_ONRAM3_Pos) |
AnnaBridge | 143:86740a56073b | 83 | #define POWER_RAMON_ONRAM3_RAM3Off (0UL) |
AnnaBridge | 143:86740a56073b | 84 | #define POWER_RAMON_ONRAM3_RAM3On (1UL) |
AnnaBridge | 143:86740a56073b | 85 | /* The field POWER.RAMON.ONRAM2 was eliminated. Added into deprecated in case somebody was using the macros defined for it. */ |
AnnaBridge | 143:86740a56073b | 86 | #define POWER_RAMON_ONRAM2_Pos (2UL) |
AnnaBridge | 143:86740a56073b | 87 | #define POWER_RAMON_ONRAM2_Msk (0x1UL << POWER_RAMON_ONRAM2_Pos) |
AnnaBridge | 143:86740a56073b | 88 | #define POWER_RAMON_ONRAM2_RAM2Off (0UL) |
AnnaBridge | 143:86740a56073b | 89 | #define POWER_RAMON_ONRAM2_RAM2On (1UL) |
AnnaBridge | 143:86740a56073b | 90 | |
AnnaBridge | 143:86740a56073b | 91 | |
AnnaBridge | 143:86740a56073b | 92 | /* RADIO */ |
AnnaBridge | 143:86740a56073b | 93 | /* The enumerated value RADIO.TXPOWER.TXPOWER.Neg40dBm was renamed. Added into deprecated with the new macro name. */ |
AnnaBridge | 143:86740a56073b | 94 | #define RADIO_TXPOWER_TXPOWER_Neg40dBm RADIO_TXPOWER_TXPOWER_Neg30dBm |
AnnaBridge | 143:86740a56073b | 95 | /* The name of the field SKIPADDR was corrected. Old macros added for compatibility. */ |
AnnaBridge | 143:86740a56073b | 96 | #define RADIO_CRCCNF_SKIP_ADDR_Pos RADIO_CRCCNF_SKIPADDR_Pos |
AnnaBridge | 143:86740a56073b | 97 | #define RADIO_CRCCNF_SKIP_ADDR_Msk RADIO_CRCCNF_SKIPADDR_Msk |
AnnaBridge | 143:86740a56073b | 98 | #define RADIO_CRCCNF_SKIP_ADDR_Include RADIO_CRCCNF_SKIPADDR_Include |
AnnaBridge | 143:86740a56073b | 99 | #define RADIO_CRCCNF_SKIP_ADDR_Skip RADIO_CRCCNF_SKIPADDR_Skip |
AnnaBridge | 143:86740a56073b | 100 | /* The name of the field PLLLOCK was corrected. Old macros added for compatibility. */ |
AnnaBridge | 143:86740a56073b | 101 | #define RADIO_TEST_PLL_LOCK_Pos RADIO_TEST_PLLLOCK_Pos |
AnnaBridge | 143:86740a56073b | 102 | #define RADIO_TEST_PLL_LOCK_Msk RADIO_TEST_PLLLOCK_Msk |
AnnaBridge | 143:86740a56073b | 103 | #define RADIO_TEST_PLL_LOCK_Disabled RADIO_TEST_PLLLOCK_Disabled |
AnnaBridge | 143:86740a56073b | 104 | #define RADIO_TEST_PLL_LOCK_Enabled RADIO_TEST_PLLLOCK_Enabled |
AnnaBridge | 143:86740a56073b | 105 | /* The name of the field CONSTCARRIER was corrected. Old macros added for compatibility. */ |
AnnaBridge | 143:86740a56073b | 106 | #define RADIO_TEST_CONST_CARRIER_Pos RADIO_TEST_CONSTCARRIER_Pos |
AnnaBridge | 143:86740a56073b | 107 | #define RADIO_TEST_CONST_CARRIER_Msk RADIO_TEST_CONSTCARRIER_Msk |
AnnaBridge | 143:86740a56073b | 108 | #define RADIO_TEST_CONST_CARRIER_Disabled RADIO_TEST_CONSTCARRIER_Disabled |
AnnaBridge | 143:86740a56073b | 109 | #define RADIO_TEST_CONST_CARRIER_Enabled RADIO_TEST_CONSTCARRIER_Enabled |
AnnaBridge | 143:86740a56073b | 110 | |
AnnaBridge | 143:86740a56073b | 111 | |
AnnaBridge | 143:86740a56073b | 112 | /* FICR */ |
AnnaBridge | 143:86740a56073b | 113 | /* The registers FICR.SIZERAMBLOCK0, FICR.SIZERAMBLOCK1, FICR.SIZERAMBLOCK2 and FICR.SIZERAMBLOCK3 were renamed into an array. */ |
AnnaBridge | 143:86740a56073b | 114 | #define SIZERAMBLOCK0 SIZERAMBLOCKS |
AnnaBridge | 143:86740a56073b | 115 | #define SIZERAMBLOCK1 SIZERAMBLOCKS |
AnnaBridge | 143:86740a56073b | 116 | #define SIZERAMBLOCK2 SIZERAMBLOCK[2] /*!< Note that this macro will disapear when SIZERAMBLOCK array is eliminated. SIZERAMBLOCK is a deprecated array. */ |
AnnaBridge | 143:86740a56073b | 117 | #define SIZERAMBLOCK3 SIZERAMBLOCK[3] /*!< Note that this macro will disapear when SIZERAMBLOCK array is eliminated. SIZERAMBLOCK is a deprecated array. */ |
AnnaBridge | 143:86740a56073b | 118 | /* The registers FICR.DEVICEID0 and FICR.DEVICEID1 were renamed into an array. */ |
AnnaBridge | 143:86740a56073b | 119 | #define DEVICEID0 DEVICEID[0] |
AnnaBridge | 143:86740a56073b | 120 | #define DEVICEID1 DEVICEID[1] |
AnnaBridge | 143:86740a56073b | 121 | /* The registers FICR.ER0, FICR.ER1, FICR.ER2 and FICR.ER3 were renamed into an array. */ |
AnnaBridge | 143:86740a56073b | 122 | #define ER0 ER[0] |
AnnaBridge | 143:86740a56073b | 123 | #define ER1 ER[1] |
AnnaBridge | 143:86740a56073b | 124 | #define ER2 ER[2] |
AnnaBridge | 143:86740a56073b | 125 | #define ER3 ER[3] |
AnnaBridge | 143:86740a56073b | 126 | /* The registers FICR.IR0, FICR.IR1, FICR.IR2 and FICR.IR3 were renamed into an array. */ |
AnnaBridge | 143:86740a56073b | 127 | #define IR0 IR[0] |
AnnaBridge | 143:86740a56073b | 128 | #define IR1 IR[1] |
AnnaBridge | 143:86740a56073b | 129 | #define IR2 IR[2] |
AnnaBridge | 143:86740a56073b | 130 | #define IR3 IR[3] |
AnnaBridge | 143:86740a56073b | 131 | /* The registers FICR.DEVICEADDR0 and FICR.DEVICEADDR1 were renamed into an array. */ |
AnnaBridge | 143:86740a56073b | 132 | #define DEVICEADDR0 DEVICEADDR[0] |
AnnaBridge | 143:86740a56073b | 133 | #define DEVICEADDR1 DEVICEADDR[1] |
AnnaBridge | 143:86740a56073b | 134 | |
AnnaBridge | 143:86740a56073b | 135 | |
AnnaBridge | 143:86740a56073b | 136 | /* PPI */ |
AnnaBridge | 143:86740a56073b | 137 | /* The tasks PPI.TASKS_CHGxEN and PPI.TASKS_CHGxDIS were renamed into an array of structs. */ |
AnnaBridge | 143:86740a56073b | 138 | #define TASKS_CHG0EN TASKS_CHG[0].EN |
AnnaBridge | 143:86740a56073b | 139 | #define TASKS_CHG0DIS TASKS_CHG[0].DIS |
AnnaBridge | 143:86740a56073b | 140 | #define TASKS_CHG1EN TASKS_CHG[1].EN |
AnnaBridge | 143:86740a56073b | 141 | #define TASKS_CHG1DIS TASKS_CHG[1].DIS |
AnnaBridge | 143:86740a56073b | 142 | #define TASKS_CHG2EN TASKS_CHG[2].EN |
AnnaBridge | 143:86740a56073b | 143 | #define TASKS_CHG2DIS TASKS_CHG[2].DIS |
AnnaBridge | 143:86740a56073b | 144 | #define TASKS_CHG3EN TASKS_CHG[3].EN |
AnnaBridge | 143:86740a56073b | 145 | #define TASKS_CHG3DIS TASKS_CHG[3].DIS |
AnnaBridge | 143:86740a56073b | 146 | /* The registers PPI.CHx_EEP and PPI.CHx_TEP were renamed into an array of structs. */ |
AnnaBridge | 143:86740a56073b | 147 | #define CH0_EEP CH[0].EEP |
AnnaBridge | 143:86740a56073b | 148 | #define CH0_TEP CH[0].TEP |
AnnaBridge | 143:86740a56073b | 149 | #define CH1_EEP CH[1].EEP |
AnnaBridge | 143:86740a56073b | 150 | #define CH1_TEP CH[1].TEP |
AnnaBridge | 143:86740a56073b | 151 | #define CH2_EEP CH[2].EEP |
AnnaBridge | 143:86740a56073b | 152 | #define CH2_TEP CH[2].TEP |
AnnaBridge | 143:86740a56073b | 153 | #define CH3_EEP CH[3].EEP |
AnnaBridge | 143:86740a56073b | 154 | #define CH3_TEP CH[3].TEP |
AnnaBridge | 143:86740a56073b | 155 | #define CH4_EEP CH[4].EEP |
AnnaBridge | 143:86740a56073b | 156 | #define CH4_TEP CH[4].TEP |
AnnaBridge | 143:86740a56073b | 157 | #define CH5_EEP CH[5].EEP |
AnnaBridge | 143:86740a56073b | 158 | #define CH5_TEP CH[5].TEP |
AnnaBridge | 143:86740a56073b | 159 | #define CH6_EEP CH[6].EEP |
AnnaBridge | 143:86740a56073b | 160 | #define CH6_TEP CH[6].TEP |
AnnaBridge | 143:86740a56073b | 161 | #define CH7_EEP CH[7].EEP |
AnnaBridge | 143:86740a56073b | 162 | #define CH7_TEP CH[7].TEP |
AnnaBridge | 143:86740a56073b | 163 | #define CH8_EEP CH[8].EEP |
AnnaBridge | 143:86740a56073b | 164 | #define CH8_TEP CH[8].TEP |
AnnaBridge | 143:86740a56073b | 165 | #define CH9_EEP CH[9].EEP |
AnnaBridge | 143:86740a56073b | 166 | #define CH9_TEP CH[9].TEP |
AnnaBridge | 143:86740a56073b | 167 | #define CH10_EEP CH[10].EEP |
AnnaBridge | 143:86740a56073b | 168 | #define CH10_TEP CH[10].TEP |
AnnaBridge | 143:86740a56073b | 169 | #define CH11_EEP CH[11].EEP |
AnnaBridge | 143:86740a56073b | 170 | #define CH11_TEP CH[11].TEP |
AnnaBridge | 143:86740a56073b | 171 | #define CH12_EEP CH[12].EEP |
AnnaBridge | 143:86740a56073b | 172 | #define CH12_TEP CH[12].TEP |
AnnaBridge | 143:86740a56073b | 173 | #define CH13_EEP CH[13].EEP |
AnnaBridge | 143:86740a56073b | 174 | #define CH13_TEP CH[13].TEP |
AnnaBridge | 143:86740a56073b | 175 | #define CH14_EEP CH[14].EEP |
AnnaBridge | 143:86740a56073b | 176 | #define CH14_TEP CH[14].TEP |
AnnaBridge | 143:86740a56073b | 177 | #define CH15_EEP CH[15].EEP |
AnnaBridge | 143:86740a56073b | 178 | #define CH15_TEP CH[15].TEP |
AnnaBridge | 143:86740a56073b | 179 | /* The registers PPI.CHG0, PPI.CHG1, PPI.CHG2 and PPI.CHG3 were renamed into an array. */ |
AnnaBridge | 143:86740a56073b | 180 | #define CHG0 CHG[0] |
AnnaBridge | 143:86740a56073b | 181 | #define CHG1 CHG[1] |
AnnaBridge | 143:86740a56073b | 182 | #define CHG2 CHG[2] |
AnnaBridge | 143:86740a56073b | 183 | #define CHG3 CHG[3] |
AnnaBridge | 143:86740a56073b | 184 | /* All bitfield macros for the CHGx registers therefore changed name. */ |
AnnaBridge | 143:86740a56073b | 185 | #define PPI_CHG0_CH15_Pos PPI_CHG_CH15_Pos |
AnnaBridge | 143:86740a56073b | 186 | #define PPI_CHG0_CH15_Msk PPI_CHG_CH15_Msk |
AnnaBridge | 143:86740a56073b | 187 | #define PPI_CHG0_CH15_Excluded PPI_CHG_CH15_Excluded |
AnnaBridge | 143:86740a56073b | 188 | #define PPI_CHG0_CH15_Included PPI_CHG_CH15_Included |
AnnaBridge | 143:86740a56073b | 189 | #define PPI_CHG0_CH14_Pos PPI_CHG_CH14_Pos |
AnnaBridge | 143:86740a56073b | 190 | #define PPI_CHG0_CH14_Msk PPI_CHG_CH14_Msk |
AnnaBridge | 143:86740a56073b | 191 | #define PPI_CHG0_CH14_Excluded PPI_CHG_CH14_Excluded |
AnnaBridge | 143:86740a56073b | 192 | #define PPI_CHG0_CH14_Included PPI_CHG_CH14_Included |
AnnaBridge | 143:86740a56073b | 193 | #define PPI_CHG0_CH13_Pos PPI_CHG_CH13_Pos |
AnnaBridge | 143:86740a56073b | 194 | #define PPI_CHG0_CH13_Msk PPI_CHG_CH13_Msk |
AnnaBridge | 143:86740a56073b | 195 | #define PPI_CHG0_CH13_Excluded PPI_CHG_CH13_Excluded |
AnnaBridge | 143:86740a56073b | 196 | #define PPI_CHG0_CH13_Included PPI_CHG_CH13_Included |
AnnaBridge | 143:86740a56073b | 197 | #define PPI_CHG0_CH12_Pos PPI_CHG_CH12_Pos |
AnnaBridge | 143:86740a56073b | 198 | #define PPI_CHG0_CH12_Msk PPI_CHG_CH12_Msk |
AnnaBridge | 143:86740a56073b | 199 | #define PPI_CHG0_CH12_Excluded PPI_CHG_CH12_Excluded |
AnnaBridge | 143:86740a56073b | 200 | #define PPI_CHG0_CH12_Included PPI_CHG_CH12_Included |
AnnaBridge | 143:86740a56073b | 201 | #define PPI_CHG0_CH11_Pos PPI_CHG_CH11_Pos |
AnnaBridge | 143:86740a56073b | 202 | #define PPI_CHG0_CH11_Msk PPI_CHG_CH11_Msk |
AnnaBridge | 143:86740a56073b | 203 | #define PPI_CHG0_CH11_Excluded PPI_CHG_CH11_Excluded |
AnnaBridge | 143:86740a56073b | 204 | #define PPI_CHG0_CH11_Included PPI_CHG_CH11_Included |
AnnaBridge | 143:86740a56073b | 205 | #define PPI_CHG0_CH10_Pos PPI_CHG_CH10_Pos |
AnnaBridge | 143:86740a56073b | 206 | #define PPI_CHG0_CH10_Msk PPI_CHG_CH10_Msk |
AnnaBridge | 143:86740a56073b | 207 | #define PPI_CHG0_CH10_Excluded PPI_CHG_CH10_Excluded |
AnnaBridge | 143:86740a56073b | 208 | #define PPI_CHG0_CH10_Included PPI_CHG_CH10_Included |
AnnaBridge | 143:86740a56073b | 209 | #define PPI_CHG0_CH9_Pos PPI_CHG_CH9_Pos |
AnnaBridge | 143:86740a56073b | 210 | #define PPI_CHG0_CH9_Msk PPI_CHG_CH9_Msk |
AnnaBridge | 143:86740a56073b | 211 | #define PPI_CHG0_CH9_Excluded PPI_CHG_CH9_Excluded |
AnnaBridge | 143:86740a56073b | 212 | #define PPI_CHG0_CH9_Included PPI_CHG_CH9_Included |
AnnaBridge | 143:86740a56073b | 213 | #define PPI_CHG0_CH8_Pos PPI_CHG_CH8_Pos |
AnnaBridge | 143:86740a56073b | 214 | #define PPI_CHG0_CH8_Msk PPI_CHG_CH8_Msk |
AnnaBridge | 143:86740a56073b | 215 | #define PPI_CHG0_CH8_Excluded PPI_CHG_CH8_Excluded |
AnnaBridge | 143:86740a56073b | 216 | #define PPI_CHG0_CH8_Included PPI_CHG_CH8_Included |
AnnaBridge | 143:86740a56073b | 217 | #define PPI_CHG0_CH7_Pos PPI_CHG_CH7_Pos |
AnnaBridge | 143:86740a56073b | 218 | #define PPI_CHG0_CH7_Msk PPI_CHG_CH7_Msk |
AnnaBridge | 143:86740a56073b | 219 | #define PPI_CHG0_CH7_Excluded PPI_CHG_CH7_Excluded |
AnnaBridge | 143:86740a56073b | 220 | #define PPI_CHG0_CH7_Included PPI_CHG_CH7_Included |
AnnaBridge | 143:86740a56073b | 221 | #define PPI_CHG0_CH6_Pos PPI_CHG_CH6_Pos |
AnnaBridge | 143:86740a56073b | 222 | #define PPI_CHG0_CH6_Msk PPI_CHG_CH6_Msk |
AnnaBridge | 143:86740a56073b | 223 | #define PPI_CHG0_CH6_Excluded PPI_CHG_CH6_Excluded |
AnnaBridge | 143:86740a56073b | 224 | #define PPI_CHG0_CH6_Included PPI_CHG_CH6_Included |
AnnaBridge | 143:86740a56073b | 225 | #define PPI_CHG0_CH5_Pos PPI_CHG_CH5_Pos |
AnnaBridge | 143:86740a56073b | 226 | #define PPI_CHG0_CH5_Msk PPI_CHG_CH5_Msk |
AnnaBridge | 143:86740a56073b | 227 | #define PPI_CHG0_CH5_Excluded PPI_CHG_CH5_Excluded |
AnnaBridge | 143:86740a56073b | 228 | #define PPI_CHG0_CH5_Included PPI_CHG_CH5_Included |
AnnaBridge | 143:86740a56073b | 229 | #define PPI_CHG0_CH4_Pos PPI_CHG_CH4_Pos |
AnnaBridge | 143:86740a56073b | 230 | #define PPI_CHG0_CH4_Msk PPI_CHG_CH4_Msk |
AnnaBridge | 143:86740a56073b | 231 | #define PPI_CHG0_CH4_Excluded PPI_CHG_CH4_Excluded |
AnnaBridge | 143:86740a56073b | 232 | #define PPI_CHG0_CH4_Included PPI_CHG_CH4_Included |
AnnaBridge | 143:86740a56073b | 233 | #define PPI_CHG0_CH3_Pos PPI_CHG_CH3_Pos |
AnnaBridge | 143:86740a56073b | 234 | #define PPI_CHG0_CH3_Msk PPI_CHG_CH3_Msk |
AnnaBridge | 143:86740a56073b | 235 | #define PPI_CHG0_CH3_Excluded PPI_CHG_CH3_Excluded |
AnnaBridge | 143:86740a56073b | 236 | #define PPI_CHG0_CH3_Included PPI_CHG_CH3_Included |
AnnaBridge | 143:86740a56073b | 237 | #define PPI_CHG0_CH2_Pos PPI_CHG_CH2_Pos |
AnnaBridge | 143:86740a56073b | 238 | #define PPI_CHG0_CH2_Msk PPI_CHG_CH2_Msk |
AnnaBridge | 143:86740a56073b | 239 | #define PPI_CHG0_CH2_Excluded PPI_CHG_CH2_Excluded |
AnnaBridge | 143:86740a56073b | 240 | #define PPI_CHG0_CH2_Included PPI_CHG_CH2_Included |
AnnaBridge | 143:86740a56073b | 241 | #define PPI_CHG0_CH1_Pos PPI_CHG_CH1_Pos |
AnnaBridge | 143:86740a56073b | 242 | #define PPI_CHG0_CH1_Msk PPI_CHG_CH1_Msk |
AnnaBridge | 143:86740a56073b | 243 | #define PPI_CHG0_CH1_Excluded PPI_CHG_CH1_Excluded |
AnnaBridge | 143:86740a56073b | 244 | #define PPI_CHG0_CH1_Included PPI_CHG_CH1_Included |
AnnaBridge | 143:86740a56073b | 245 | #define PPI_CHG0_CH0_Pos PPI_CHG_CH0_Pos |
AnnaBridge | 143:86740a56073b | 246 | #define PPI_CHG0_CH0_Msk PPI_CHG_CH0_Msk |
AnnaBridge | 143:86740a56073b | 247 | #define PPI_CHG0_CH0_Excluded PPI_CHG_CH0_Excluded |
AnnaBridge | 143:86740a56073b | 248 | #define PPI_CHG0_CH0_Included PPI_CHG_CH0_Included |
AnnaBridge | 143:86740a56073b | 249 | #define PPI_CHG1_CH15_Pos PPI_CHG_CH15_Pos |
AnnaBridge | 143:86740a56073b | 250 | #define PPI_CHG1_CH15_Msk PPI_CHG_CH15_Msk |
AnnaBridge | 143:86740a56073b | 251 | #define PPI_CHG1_CH15_Excluded PPI_CHG_CH15_Excluded |
AnnaBridge | 143:86740a56073b | 252 | #define PPI_CHG1_CH15_Included PPI_CHG_CH15_Included |
AnnaBridge | 143:86740a56073b | 253 | #define PPI_CHG1_CH14_Pos PPI_CHG_CH14_Pos |
AnnaBridge | 143:86740a56073b | 254 | #define PPI_CHG1_CH14_Msk PPI_CHG_CH14_Msk |
AnnaBridge | 143:86740a56073b | 255 | #define PPI_CHG1_CH14_Excluded PPI_CHG_CH14_Excluded |
AnnaBridge | 143:86740a56073b | 256 | #define PPI_CHG1_CH14_Included PPI_CHG_CH14_Included |
AnnaBridge | 143:86740a56073b | 257 | #define PPI_CHG1_CH13_Pos PPI_CHG_CH13_Pos |
AnnaBridge | 143:86740a56073b | 258 | #define PPI_CHG1_CH13_Msk PPI_CHG_CH13_Msk |
AnnaBridge | 143:86740a56073b | 259 | #define PPI_CHG1_CH13_Excluded PPI_CHG_CH13_Excluded |
AnnaBridge | 143:86740a56073b | 260 | #define PPI_CHG1_CH13_Included PPI_CHG_CH13_Included |
AnnaBridge | 143:86740a56073b | 261 | #define PPI_CHG1_CH12_Pos PPI_CHG_CH12_Pos |
AnnaBridge | 143:86740a56073b | 262 | #define PPI_CHG1_CH12_Msk PPI_CHG_CH12_Msk |
AnnaBridge | 143:86740a56073b | 263 | #define PPI_CHG1_CH12_Excluded PPI_CHG_CH12_Excluded |
AnnaBridge | 143:86740a56073b | 264 | #define PPI_CHG1_CH12_Included PPI_CHG_CH12_Included |
AnnaBridge | 143:86740a56073b | 265 | #define PPI_CHG1_CH11_Pos PPI_CHG_CH11_Pos |
AnnaBridge | 143:86740a56073b | 266 | #define PPI_CHG1_CH11_Msk PPI_CHG_CH11_Msk |
AnnaBridge | 143:86740a56073b | 267 | #define PPI_CHG1_CH11_Excluded PPI_CHG_CH11_Excluded |
AnnaBridge | 143:86740a56073b | 268 | #define PPI_CHG1_CH11_Included PPI_CHG_CH11_Included |
AnnaBridge | 143:86740a56073b | 269 | #define PPI_CHG1_CH10_Pos PPI_CHG_CH10_Pos |
AnnaBridge | 143:86740a56073b | 270 | #define PPI_CHG1_CH10_Msk PPI_CHG_CH10_Msk |
AnnaBridge | 143:86740a56073b | 271 | #define PPI_CHG1_CH10_Excluded PPI_CHG_CH10_Excluded |
AnnaBridge | 143:86740a56073b | 272 | #define PPI_CHG1_CH10_Included PPI_CHG_CH10_Included |
AnnaBridge | 143:86740a56073b | 273 | #define PPI_CHG1_CH9_Pos PPI_CHG_CH9_Pos |
AnnaBridge | 143:86740a56073b | 274 | #define PPI_CHG1_CH9_Msk PPI_CHG_CH9_Msk |
AnnaBridge | 143:86740a56073b | 275 | #define PPI_CHG1_CH9_Excluded PPI_CHG_CH9_Excluded |
AnnaBridge | 143:86740a56073b | 276 | #define PPI_CHG1_CH9_Included PPI_CHG_CH9_Included |
AnnaBridge | 143:86740a56073b | 277 | #define PPI_CHG1_CH8_Pos PPI_CHG_CH8_Pos |
AnnaBridge | 143:86740a56073b | 278 | #define PPI_CHG1_CH8_Msk PPI_CHG_CH8_Msk |
AnnaBridge | 143:86740a56073b | 279 | #define PPI_CHG1_CH8_Excluded PPI_CHG_CH8_Excluded |
AnnaBridge | 143:86740a56073b | 280 | #define PPI_CHG1_CH8_Included PPI_CHG_CH8_Included |
AnnaBridge | 143:86740a56073b | 281 | #define PPI_CHG1_CH7_Pos PPI_CHG_CH7_Pos |
AnnaBridge | 143:86740a56073b | 282 | #define PPI_CHG1_CH7_Msk PPI_CHG_CH7_Msk |
AnnaBridge | 143:86740a56073b | 283 | #define PPI_CHG1_CH7_Excluded PPI_CHG_CH7_Excluded |
AnnaBridge | 143:86740a56073b | 284 | #define PPI_CHG1_CH7_Included PPI_CHG_CH7_Included |
AnnaBridge | 143:86740a56073b | 285 | #define PPI_CHG1_CH6_Pos PPI_CHG_CH6_Pos |
AnnaBridge | 143:86740a56073b | 286 | #define PPI_CHG1_CH6_Msk PPI_CHG_CH6_Msk |
AnnaBridge | 143:86740a56073b | 287 | #define PPI_CHG1_CH6_Excluded PPI_CHG_CH6_Excluded |
AnnaBridge | 143:86740a56073b | 288 | #define PPI_CHG1_CH6_Included PPI_CHG_CH6_Included |
AnnaBridge | 143:86740a56073b | 289 | #define PPI_CHG1_CH5_Pos PPI_CHG_CH5_Pos |
AnnaBridge | 143:86740a56073b | 290 | #define PPI_CHG1_CH5_Msk PPI_CHG_CH5_Msk |
AnnaBridge | 143:86740a56073b | 291 | #define PPI_CHG1_CH5_Excluded PPI_CHG_CH5_Excluded |
AnnaBridge | 143:86740a56073b | 292 | #define PPI_CHG1_CH5_Included PPI_CHG_CH5_Included |
AnnaBridge | 143:86740a56073b | 293 | #define PPI_CHG1_CH4_Pos PPI_CHG_CH4_Pos |
AnnaBridge | 143:86740a56073b | 294 | #define PPI_CHG1_CH4_Msk PPI_CHG_CH4_Msk |
AnnaBridge | 143:86740a56073b | 295 | #define PPI_CHG1_CH4_Excluded PPI_CHG_CH4_Excluded |
AnnaBridge | 143:86740a56073b | 296 | #define PPI_CHG1_CH4_Included PPI_CHG_CH4_Included |
AnnaBridge | 143:86740a56073b | 297 | #define PPI_CHG1_CH3_Pos PPI_CHG_CH3_Pos |
AnnaBridge | 143:86740a56073b | 298 | #define PPI_CHG1_CH3_Msk PPI_CHG_CH3_Msk |
AnnaBridge | 143:86740a56073b | 299 | #define PPI_CHG1_CH3_Excluded PPI_CHG_CH3_Excluded |
AnnaBridge | 143:86740a56073b | 300 | #define PPI_CHG1_CH3_Included PPI_CHG_CH3_Included |
AnnaBridge | 143:86740a56073b | 301 | #define PPI_CHG1_CH2_Pos PPI_CHG_CH2_Pos |
AnnaBridge | 143:86740a56073b | 302 | #define PPI_CHG1_CH2_Msk PPI_CHG_CH2_Msk |
AnnaBridge | 143:86740a56073b | 303 | #define PPI_CHG1_CH2_Excluded PPI_CHG_CH2_Excluded |
AnnaBridge | 143:86740a56073b | 304 | #define PPI_CHG1_CH2_Included PPI_CHG_CH2_Included |
AnnaBridge | 143:86740a56073b | 305 | #define PPI_CHG1_CH1_Pos PPI_CHG_CH1_Pos |
AnnaBridge | 143:86740a56073b | 306 | #define PPI_CHG1_CH1_Msk PPI_CHG_CH1_Msk |
AnnaBridge | 143:86740a56073b | 307 | #define PPI_CHG1_CH1_Excluded PPI_CHG_CH1_Excluded |
AnnaBridge | 143:86740a56073b | 308 | #define PPI_CHG1_CH1_Included PPI_CHG_CH1_Included |
AnnaBridge | 143:86740a56073b | 309 | #define PPI_CHG1_CH0_Pos PPI_CHG_CH0_Pos |
AnnaBridge | 143:86740a56073b | 310 | #define PPI_CHG1_CH0_Msk PPI_CHG_CH0_Msk |
AnnaBridge | 143:86740a56073b | 311 | #define PPI_CHG1_CH0_Excluded PPI_CHG_CH0_Excluded |
AnnaBridge | 143:86740a56073b | 312 | #define PPI_CHG1_CH0_Included PPI_CHG_CH0_Included |
AnnaBridge | 143:86740a56073b | 313 | #define PPI_CHG2_CH15_Pos PPI_CHG_CH15_Pos |
AnnaBridge | 143:86740a56073b | 314 | #define PPI_CHG2_CH15_Msk PPI_CHG_CH15_Msk |
AnnaBridge | 143:86740a56073b | 315 | #define PPI_CHG2_CH15_Excluded PPI_CHG_CH15_Excluded |
AnnaBridge | 143:86740a56073b | 316 | #define PPI_CHG2_CH15_Included PPI_CHG_CH15_Included |
AnnaBridge | 143:86740a56073b | 317 | #define PPI_CHG2_CH14_Pos PPI_CHG_CH14_Pos |
AnnaBridge | 143:86740a56073b | 318 | #define PPI_CHG2_CH14_Msk PPI_CHG_CH14_Msk |
AnnaBridge | 143:86740a56073b | 319 | #define PPI_CHG2_CH14_Excluded PPI_CHG_CH14_Excluded |
AnnaBridge | 143:86740a56073b | 320 | #define PPI_CHG2_CH14_Included PPI_CHG_CH14_Included |
AnnaBridge | 143:86740a56073b | 321 | #define PPI_CHG2_CH13_Pos PPI_CHG_CH13_Pos |
AnnaBridge | 143:86740a56073b | 322 | #define PPI_CHG2_CH13_Msk PPI_CHG_CH13_Msk |
AnnaBridge | 143:86740a56073b | 323 | #define PPI_CHG2_CH13_Excluded PPI_CHG_CH13_Excluded |
AnnaBridge | 143:86740a56073b | 324 | #define PPI_CHG2_CH13_Included PPI_CHG_CH13_Included |
AnnaBridge | 143:86740a56073b | 325 | #define PPI_CHG2_CH12_Pos PPI_CHG_CH12_Pos |
AnnaBridge | 143:86740a56073b | 326 | #define PPI_CHG2_CH12_Msk PPI_CHG_CH12_Msk |
AnnaBridge | 143:86740a56073b | 327 | #define PPI_CHG2_CH12_Excluded PPI_CHG_CH12_Excluded |
AnnaBridge | 143:86740a56073b | 328 | #define PPI_CHG2_CH12_Included PPI_CHG_CH12_Included |
AnnaBridge | 143:86740a56073b | 329 | #define PPI_CHG2_CH11_Pos PPI_CHG_CH11_Pos |
AnnaBridge | 143:86740a56073b | 330 | #define PPI_CHG2_CH11_Msk PPI_CHG_CH11_Msk |
AnnaBridge | 143:86740a56073b | 331 | #define PPI_CHG2_CH11_Excluded PPI_CHG_CH11_Excluded |
AnnaBridge | 143:86740a56073b | 332 | #define PPI_CHG2_CH11_Included PPI_CHG_CH11_Included |
AnnaBridge | 143:86740a56073b | 333 | #define PPI_CHG2_CH10_Pos PPI_CHG_CH10_Pos |
AnnaBridge | 143:86740a56073b | 334 | #define PPI_CHG2_CH10_Msk PPI_CHG_CH10_Msk |
AnnaBridge | 143:86740a56073b | 335 | #define PPI_CHG2_CH10_Excluded PPI_CHG_CH10_Excluded |
AnnaBridge | 143:86740a56073b | 336 | #define PPI_CHG2_CH10_Included PPI_CHG_CH10_Included |
AnnaBridge | 143:86740a56073b | 337 | #define PPI_CHG2_CH9_Pos PPI_CHG_CH9_Pos |
AnnaBridge | 143:86740a56073b | 338 | #define PPI_CHG2_CH9_Msk PPI_CHG_CH9_Msk |
AnnaBridge | 143:86740a56073b | 339 | #define PPI_CHG2_CH9_Excluded PPI_CHG_CH9_Excluded |
AnnaBridge | 143:86740a56073b | 340 | #define PPI_CHG2_CH9_Included PPI_CHG_CH9_Included |
AnnaBridge | 143:86740a56073b | 341 | #define PPI_CHG2_CH8_Pos PPI_CHG_CH8_Pos |
AnnaBridge | 143:86740a56073b | 342 | #define PPI_CHG2_CH8_Msk PPI_CHG_CH8_Msk |
AnnaBridge | 143:86740a56073b | 343 | #define PPI_CHG2_CH8_Excluded PPI_CHG_CH8_Excluded |
AnnaBridge | 143:86740a56073b | 344 | #define PPI_CHG2_CH8_Included PPI_CHG_CH8_Included |
AnnaBridge | 143:86740a56073b | 345 | #define PPI_CHG2_CH7_Pos PPI_CHG_CH7_Pos |
AnnaBridge | 143:86740a56073b | 346 | #define PPI_CHG2_CH7_Msk PPI_CHG_CH7_Msk |
AnnaBridge | 143:86740a56073b | 347 | #define PPI_CHG2_CH7_Excluded PPI_CHG_CH7_Excluded |
AnnaBridge | 143:86740a56073b | 348 | #define PPI_CHG2_CH7_Included PPI_CHG_CH7_Included |
AnnaBridge | 143:86740a56073b | 349 | #define PPI_CHG2_CH6_Pos PPI_CHG_CH6_Pos |
AnnaBridge | 143:86740a56073b | 350 | #define PPI_CHG2_CH6_Msk PPI_CHG_CH6_Msk |
AnnaBridge | 143:86740a56073b | 351 | #define PPI_CHG2_CH6_Excluded PPI_CHG_CH6_Excluded |
AnnaBridge | 143:86740a56073b | 352 | #define PPI_CHG2_CH6_Included PPI_CHG_CH6_Included |
AnnaBridge | 143:86740a56073b | 353 | #define PPI_CHG2_CH5_Pos PPI_CHG_CH5_Pos |
AnnaBridge | 143:86740a56073b | 354 | #define PPI_CHG2_CH5_Msk PPI_CHG_CH5_Msk |
AnnaBridge | 143:86740a56073b | 355 | #define PPI_CHG2_CH5_Excluded PPI_CHG_CH5_Excluded |
AnnaBridge | 143:86740a56073b | 356 | #define PPI_CHG2_CH5_Included PPI_CHG_CH5_Included |
AnnaBridge | 143:86740a56073b | 357 | #define PPI_CHG2_CH4_Pos PPI_CHG_CH4_Pos |
AnnaBridge | 143:86740a56073b | 358 | #define PPI_CHG2_CH4_Msk PPI_CHG_CH4_Msk |
AnnaBridge | 143:86740a56073b | 359 | #define PPI_CHG2_CH4_Excluded PPI_CHG_CH4_Excluded |
AnnaBridge | 143:86740a56073b | 360 | #define PPI_CHG2_CH4_Included PPI_CHG_CH4_Included |
AnnaBridge | 143:86740a56073b | 361 | #define PPI_CHG2_CH3_Pos PPI_CHG_CH3_Pos |
AnnaBridge | 143:86740a56073b | 362 | #define PPI_CHG2_CH3_Msk PPI_CHG_CH3_Msk |
AnnaBridge | 143:86740a56073b | 363 | #define PPI_CHG2_CH3_Excluded PPI_CHG_CH3_Excluded |
AnnaBridge | 143:86740a56073b | 364 | #define PPI_CHG2_CH3_Included PPI_CHG_CH3_Included |
AnnaBridge | 143:86740a56073b | 365 | #define PPI_CHG2_CH2_Pos PPI_CHG_CH2_Pos |
AnnaBridge | 143:86740a56073b | 366 | #define PPI_CHG2_CH2_Msk PPI_CHG_CH2_Msk |
AnnaBridge | 143:86740a56073b | 367 | #define PPI_CHG2_CH2_Excluded PPI_CHG_CH2_Excluded |
AnnaBridge | 143:86740a56073b | 368 | #define PPI_CHG2_CH2_Included PPI_CHG_CH2_Included |
AnnaBridge | 143:86740a56073b | 369 | #define PPI_CHG2_CH1_Pos PPI_CHG_CH1_Pos |
AnnaBridge | 143:86740a56073b | 370 | #define PPI_CHG2_CH1_Msk PPI_CHG_CH1_Msk |
AnnaBridge | 143:86740a56073b | 371 | #define PPI_CHG2_CH1_Excluded PPI_CHG_CH1_Excluded |
AnnaBridge | 143:86740a56073b | 372 | #define PPI_CHG2_CH1_Included PPI_CHG_CH1_Included |
AnnaBridge | 143:86740a56073b | 373 | #define PPI_CHG2_CH0_Pos PPI_CHG_CH0_Pos |
AnnaBridge | 143:86740a56073b | 374 | #define PPI_CHG2_CH0_Msk PPI_CHG_CH0_Msk |
AnnaBridge | 143:86740a56073b | 375 | #define PPI_CHG2_CH0_Excluded PPI_CHG_CH0_Excluded |
AnnaBridge | 143:86740a56073b | 376 | #define PPI_CHG2_CH0_Included PPI_CHG_CH0_Included |
AnnaBridge | 143:86740a56073b | 377 | #define PPI_CHG3_CH15_Pos PPI_CHG_CH15_Pos |
AnnaBridge | 143:86740a56073b | 378 | #define PPI_CHG3_CH15_Msk PPI_CHG_CH15_Msk |
AnnaBridge | 143:86740a56073b | 379 | #define PPI_CHG3_CH15_Excluded PPI_CHG_CH15_Excluded |
AnnaBridge | 143:86740a56073b | 380 | #define PPI_CHG3_CH15_Included PPI_CHG_CH15_Included |
AnnaBridge | 143:86740a56073b | 381 | #define PPI_CHG3_CH14_Pos PPI_CHG_CH14_Pos |
AnnaBridge | 143:86740a56073b | 382 | #define PPI_CHG3_CH14_Msk PPI_CHG_CH14_Msk |
AnnaBridge | 143:86740a56073b | 383 | #define PPI_CHG3_CH14_Excluded PPI_CHG_CH14_Excluded |
AnnaBridge | 143:86740a56073b | 384 | #define PPI_CHG3_CH14_Included PPI_CHG_CH14_Included |
AnnaBridge | 143:86740a56073b | 385 | #define PPI_CHG3_CH13_Pos PPI_CHG_CH13_Pos |
AnnaBridge | 143:86740a56073b | 386 | #define PPI_CHG3_CH13_Msk PPI_CHG_CH13_Msk |
AnnaBridge | 143:86740a56073b | 387 | #define PPI_CHG3_CH13_Excluded PPI_CHG_CH13_Excluded |
AnnaBridge | 143:86740a56073b | 388 | #define PPI_CHG3_CH13_Included PPI_CHG_CH13_Included |
AnnaBridge | 143:86740a56073b | 389 | #define PPI_CHG3_CH12_Pos PPI_CHG_CH12_Pos |
AnnaBridge | 143:86740a56073b | 390 | #define PPI_CHG3_CH12_Msk PPI_CHG_CH12_Msk |
AnnaBridge | 143:86740a56073b | 391 | #define PPI_CHG3_CH12_Excluded PPI_CHG_CH12_Excluded |
AnnaBridge | 143:86740a56073b | 392 | #define PPI_CHG3_CH12_Included PPI_CHG_CH12_Included |
AnnaBridge | 143:86740a56073b | 393 | #define PPI_CHG3_CH11_Pos PPI_CHG_CH11_Pos |
AnnaBridge | 143:86740a56073b | 394 | #define PPI_CHG3_CH11_Msk PPI_CHG_CH11_Msk |
AnnaBridge | 143:86740a56073b | 395 | #define PPI_CHG3_CH11_Excluded PPI_CHG_CH11_Excluded |
AnnaBridge | 143:86740a56073b | 396 | #define PPI_CHG3_CH11_Included PPI_CHG_CH11_Included |
AnnaBridge | 143:86740a56073b | 397 | #define PPI_CHG3_CH10_Pos PPI_CHG_CH10_Pos |
AnnaBridge | 143:86740a56073b | 398 | #define PPI_CHG3_CH10_Msk PPI_CHG_CH10_Msk |
AnnaBridge | 143:86740a56073b | 399 | #define PPI_CHG3_CH10_Excluded PPI_CHG_CH10_Excluded |
AnnaBridge | 143:86740a56073b | 400 | #define PPI_CHG3_CH10_Included PPI_CHG_CH10_Included |
AnnaBridge | 143:86740a56073b | 401 | #define PPI_CHG3_CH9_Pos PPI_CHG_CH9_Pos |
AnnaBridge | 143:86740a56073b | 402 | #define PPI_CHG3_CH9_Msk PPI_CHG_CH9_Msk |
AnnaBridge | 143:86740a56073b | 403 | #define PPI_CHG3_CH9_Excluded PPI_CHG_CH9_Excluded |
AnnaBridge | 143:86740a56073b | 404 | #define PPI_CHG3_CH9_Included PPI_CHG_CH9_Included |
AnnaBridge | 143:86740a56073b | 405 | #define PPI_CHG3_CH8_Pos PPI_CHG_CH8_Pos |
AnnaBridge | 143:86740a56073b | 406 | #define PPI_CHG3_CH8_Msk PPI_CHG_CH8_Msk |
AnnaBridge | 143:86740a56073b | 407 | #define PPI_CHG3_CH8_Excluded PPI_CHG_CH8_Excluded |
AnnaBridge | 143:86740a56073b | 408 | #define PPI_CHG3_CH8_Included PPI_CHG_CH8_Included |
AnnaBridge | 143:86740a56073b | 409 | #define PPI_CHG3_CH7_Pos PPI_CHG_CH7_Pos |
AnnaBridge | 143:86740a56073b | 410 | #define PPI_CHG3_CH7_Msk PPI_CHG_CH7_Msk |
AnnaBridge | 143:86740a56073b | 411 | #define PPI_CHG3_CH7_Excluded PPI_CHG_CH7_Excluded |
AnnaBridge | 143:86740a56073b | 412 | #define PPI_CHG3_CH7_Included PPI_CHG_CH7_Included |
AnnaBridge | 143:86740a56073b | 413 | #define PPI_CHG3_CH6_Pos PPI_CHG_CH6_Pos |
AnnaBridge | 143:86740a56073b | 414 | #define PPI_CHG3_CH6_Msk PPI_CHG_CH6_Msk |
AnnaBridge | 143:86740a56073b | 415 | #define PPI_CHG3_CH6_Excluded PPI_CHG_CH6_Excluded |
AnnaBridge | 143:86740a56073b | 416 | #define PPI_CHG3_CH6_Included PPI_CHG_CH6_Included |
AnnaBridge | 143:86740a56073b | 417 | #define PPI_CHG3_CH5_Pos PPI_CHG_CH5_Pos |
AnnaBridge | 143:86740a56073b | 418 | #define PPI_CHG3_CH5_Msk PPI_CHG_CH5_Msk |
AnnaBridge | 143:86740a56073b | 419 | #define PPI_CHG3_CH5_Excluded PPI_CHG_CH5_Excluded |
AnnaBridge | 143:86740a56073b | 420 | #define PPI_CHG3_CH5_Included PPI_CHG_CH5_Included |
AnnaBridge | 143:86740a56073b | 421 | #define PPI_CHG3_CH4_Pos PPI_CHG_CH4_Pos |
AnnaBridge | 143:86740a56073b | 422 | #define PPI_CHG3_CH4_Msk PPI_CHG_CH4_Msk |
AnnaBridge | 143:86740a56073b | 423 | #define PPI_CHG3_CH4_Excluded PPI_CHG_CH4_Excluded |
AnnaBridge | 143:86740a56073b | 424 | #define PPI_CHG3_CH4_Included PPI_CHG_CH4_Included |
AnnaBridge | 143:86740a56073b | 425 | #define PPI_CHG3_CH3_Pos PPI_CHG_CH3_Pos |
AnnaBridge | 143:86740a56073b | 426 | #define PPI_CHG3_CH3_Msk PPI_CHG_CH3_Msk |
AnnaBridge | 143:86740a56073b | 427 | #define PPI_CHG3_CH3_Excluded PPI_CHG_CH3_Excluded |
AnnaBridge | 143:86740a56073b | 428 | #define PPI_CHG3_CH3_Included PPI_CHG_CH3_Included |
AnnaBridge | 143:86740a56073b | 429 | #define PPI_CHG3_CH2_Pos PPI_CHG_CH2_Pos |
AnnaBridge | 143:86740a56073b | 430 | #define PPI_CHG3_CH2_Msk PPI_CHG_CH2_Msk |
AnnaBridge | 143:86740a56073b | 431 | #define PPI_CHG3_CH2_Excluded PPI_CHG_CH2_Excluded |
AnnaBridge | 143:86740a56073b | 432 | #define PPI_CHG3_CH2_Included PPI_CHG_CH2_Included |
AnnaBridge | 143:86740a56073b | 433 | #define PPI_CHG3_CH1_Pos PPI_CHG_CH1_Pos |
AnnaBridge | 143:86740a56073b | 434 | #define PPI_CHG3_CH1_Msk PPI_CHG_CH1_Msk |
AnnaBridge | 143:86740a56073b | 435 | #define PPI_CHG3_CH1_Excluded PPI_CHG_CH1_Excluded |
AnnaBridge | 143:86740a56073b | 436 | #define PPI_CHG3_CH1_Included PPI_CHG_CH1_Included |
AnnaBridge | 143:86740a56073b | 437 | #define PPI_CHG3_CH0_Pos PPI_CHG_CH0_Pos |
AnnaBridge | 143:86740a56073b | 438 | #define PPI_CHG3_CH0_Msk PPI_CHG_CH0_Msk |
AnnaBridge | 143:86740a56073b | 439 | #define PPI_CHG3_CH0_Excluded PPI_CHG_CH0_Excluded |
AnnaBridge | 143:86740a56073b | 440 | #define PPI_CHG3_CH0_Included PPI_CHG_CH0_Included |
AnnaBridge | 143:86740a56073b | 441 | |
AnnaBridge | 143:86740a56073b | 442 | |
AnnaBridge | 143:86740a56073b | 443 | |
AnnaBridge | 143:86740a56073b | 444 | /*lint --flb "Leave library region" */ |
AnnaBridge | 143:86740a56073b | 445 | |
AnnaBridge | 143:86740a56073b | 446 | #endif /* NRF51_DEPRECATED_H */ |
AnnaBridge | 143:86740a56073b | 447 |