The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.
Dependents: hello SerialTestv11 SerialTestv12 Sierpinski ... more
mbed 2
This is the mbed 2 library. If you'd like to learn about Mbed OS please see the mbed-os docs.
TARGET_SDT32620B/TOOLCHAIN_IAR/icc_regs.h@172:65be27845400, 2019-02-20 (annotated)
- Committer:
- AnnaBridge
- Date:
- Wed Feb 20 20:53:29 2019 +0000
- Revision:
- 172:65be27845400
- Parent:
- 171:3a7713b1edbc
mbed library release version 165
Who changed what in which revision?
User | Revision | Line number | New contents of line |
---|---|---|---|
AnnaBridge | 167:84c0a372a020 | 1 | /******************************************************************************* |
AnnaBridge | 167:84c0a372a020 | 2 | * Copyright (C) 2016 Maxim Integrated Products, Inc., All Rights Reserved. |
AnnaBridge | 167:84c0a372a020 | 3 | * |
AnnaBridge | 167:84c0a372a020 | 4 | * Permission is hereby granted, free of charge, to any person obtaining a |
AnnaBridge | 167:84c0a372a020 | 5 | * copy of this software and associated documentation files (the "Software"), |
AnnaBridge | 167:84c0a372a020 | 6 | * to deal in the Software without restriction, including without limitation |
AnnaBridge | 167:84c0a372a020 | 7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, |
AnnaBridge | 167:84c0a372a020 | 8 | * and/or sell copies of the Software, and to permit persons to whom the |
AnnaBridge | 167:84c0a372a020 | 9 | * Software is furnished to do so, subject to the following conditions: |
AnnaBridge | 167:84c0a372a020 | 10 | * |
AnnaBridge | 167:84c0a372a020 | 11 | * The above copyright notice and this permission notice shall be included |
AnnaBridge | 167:84c0a372a020 | 12 | * in all copies or substantial portions of the Software. |
AnnaBridge | 167:84c0a372a020 | 13 | * |
AnnaBridge | 167:84c0a372a020 | 14 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS |
AnnaBridge | 167:84c0a372a020 | 15 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF |
AnnaBridge | 167:84c0a372a020 | 16 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. |
AnnaBridge | 167:84c0a372a020 | 17 | * IN NO EVENT SHALL MAXIM INTEGRATED BE LIABLE FOR ANY CLAIM, DAMAGES |
AnnaBridge | 167:84c0a372a020 | 18 | * OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, |
AnnaBridge | 167:84c0a372a020 | 19 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR |
AnnaBridge | 167:84c0a372a020 | 20 | * OTHER DEALINGS IN THE SOFTWARE. |
AnnaBridge | 167:84c0a372a020 | 21 | * |
AnnaBridge | 167:84c0a372a020 | 22 | * Except as contained in this notice, the name of Maxim Integrated |
AnnaBridge | 167:84c0a372a020 | 23 | * Products, Inc. shall not be used except as stated in the Maxim Integrated |
AnnaBridge | 167:84c0a372a020 | 24 | * Products, Inc. Branding Policy. |
AnnaBridge | 167:84c0a372a020 | 25 | * |
AnnaBridge | 167:84c0a372a020 | 26 | * The mere transfer of this software does not imply any licenses |
AnnaBridge | 167:84c0a372a020 | 27 | * of trade secrets, proprietary technology, copyrights, patents, |
AnnaBridge | 167:84c0a372a020 | 28 | * trademarks, maskwork rights, or any other form of intellectual |
AnnaBridge | 167:84c0a372a020 | 29 | * property whatsoever. Maxim Integrated Products, Inc. retains all |
AnnaBridge | 167:84c0a372a020 | 30 | * ownership rights. |
AnnaBridge | 167:84c0a372a020 | 31 | * |
AnnaBridge | 167:84c0a372a020 | 32 | * $Date: 2016-03-11 11:46:37 -0600 (Fri, 11 Mar 2016) $ |
AnnaBridge | 167:84c0a372a020 | 33 | * $Revision: 21839 $ |
AnnaBridge | 167:84c0a372a020 | 34 | * |
AnnaBridge | 167:84c0a372a020 | 35 | ******************************************************************************/ |
AnnaBridge | 167:84c0a372a020 | 36 | |
AnnaBridge | 167:84c0a372a020 | 37 | #ifndef _MXC_ICC_REGS_H_ |
AnnaBridge | 167:84c0a372a020 | 38 | #define _MXC_ICC_REGS_H_ |
AnnaBridge | 167:84c0a372a020 | 39 | |
AnnaBridge | 167:84c0a372a020 | 40 | #ifdef __cplusplus |
AnnaBridge | 167:84c0a372a020 | 41 | extern "C" { |
AnnaBridge | 167:84c0a372a020 | 42 | #endif |
AnnaBridge | 167:84c0a372a020 | 43 | |
AnnaBridge | 167:84c0a372a020 | 44 | #include <stdint.h> |
AnnaBridge | 167:84c0a372a020 | 45 | |
AnnaBridge | 167:84c0a372a020 | 46 | /* |
AnnaBridge | 167:84c0a372a020 | 47 | If types are not defined elsewhere (CMSIS) define them here |
AnnaBridge | 167:84c0a372a020 | 48 | */ |
AnnaBridge | 167:84c0a372a020 | 49 | #ifndef __IO |
AnnaBridge | 167:84c0a372a020 | 50 | #define __IO volatile |
AnnaBridge | 167:84c0a372a020 | 51 | #endif |
AnnaBridge | 167:84c0a372a020 | 52 | #ifndef __I |
AnnaBridge | 167:84c0a372a020 | 53 | #define __I volatile const |
AnnaBridge | 167:84c0a372a020 | 54 | #endif |
AnnaBridge | 167:84c0a372a020 | 55 | #ifndef __O |
AnnaBridge | 167:84c0a372a020 | 56 | #define __O volatile |
AnnaBridge | 167:84c0a372a020 | 57 | #endif |
AnnaBridge | 167:84c0a372a020 | 58 | #ifndef __RO |
AnnaBridge | 167:84c0a372a020 | 59 | #define __RO volatile const |
AnnaBridge | 167:84c0a372a020 | 60 | #endif |
AnnaBridge | 167:84c0a372a020 | 61 | |
AnnaBridge | 167:84c0a372a020 | 62 | |
AnnaBridge | 167:84c0a372a020 | 63 | /* |
AnnaBridge | 167:84c0a372a020 | 64 | Typedefed structure(s) for module registers (per instance or section) with direct 32-bit |
AnnaBridge | 167:84c0a372a020 | 65 | access to each register in module. |
AnnaBridge | 167:84c0a372a020 | 66 | */ |
AnnaBridge | 167:84c0a372a020 | 67 | |
AnnaBridge | 167:84c0a372a020 | 68 | /* Offset Register Description |
AnnaBridge | 167:84c0a372a020 | 69 | ============= ============================================================================ */ |
AnnaBridge | 167:84c0a372a020 | 70 | typedef struct { |
AnnaBridge | 167:84c0a372a020 | 71 | __IO uint32_t id; /* 0x0000 Cache ID Register (INTERNAL USE ONLY) */ |
AnnaBridge | 167:84c0a372a020 | 72 | __IO uint32_t mem_cfg; /* 0x0004 Memory Configuration Register */ |
AnnaBridge | 167:84c0a372a020 | 73 | __RO uint32_t rsv008[62]; /* 0x0008-0x00FC */ |
AnnaBridge | 167:84c0a372a020 | 74 | __IO uint32_t ctrl_stat; /* 0x0100 Control and Status */ |
AnnaBridge | 167:84c0a372a020 | 75 | __RO uint32_t rsv104[383]; /* 0x0104-0x06FC */ |
AnnaBridge | 167:84c0a372a020 | 76 | __IO uint32_t invdt_all; /* 0x0700 Invalidate (Clear) Cache Control */ |
AnnaBridge | 167:84c0a372a020 | 77 | } mxc_icc_regs_t; |
AnnaBridge | 167:84c0a372a020 | 78 | |
AnnaBridge | 167:84c0a372a020 | 79 | |
AnnaBridge | 167:84c0a372a020 | 80 | /* |
AnnaBridge | 167:84c0a372a020 | 81 | Register offsets for module ICC. |
AnnaBridge | 167:84c0a372a020 | 82 | */ |
AnnaBridge | 167:84c0a372a020 | 83 | |
AnnaBridge | 167:84c0a372a020 | 84 | #define MXC_R_ICC_OFFS_ID ((uint32_t)0x00000000UL) |
AnnaBridge | 167:84c0a372a020 | 85 | #define MXC_R_ICC_OFFS_MEM_CFG ((uint32_t)0x00000004UL) |
AnnaBridge | 167:84c0a372a020 | 86 | #define MXC_R_ICC_OFFS_CTRL_STAT ((uint32_t)0x00000100UL) |
AnnaBridge | 167:84c0a372a020 | 87 | #define MXC_R_ICC_OFFS_INVDT_ALL ((uint32_t)0x00000700UL) |
AnnaBridge | 167:84c0a372a020 | 88 | |
AnnaBridge | 167:84c0a372a020 | 89 | |
AnnaBridge | 167:84c0a372a020 | 90 | /* |
AnnaBridge | 167:84c0a372a020 | 91 | Field positions and masks for module ICC. |
AnnaBridge | 167:84c0a372a020 | 92 | */ |
AnnaBridge | 167:84c0a372a020 | 93 | |
AnnaBridge | 167:84c0a372a020 | 94 | #define MXC_F_ICC_ID_RTL_VERSION_POS 0 |
AnnaBridge | 167:84c0a372a020 | 95 | #define MXC_F_ICC_ID_RTL_VERSION ((uint32_t)(0x0000003FUL << MXC_F_ICC_ID_RTL_VERSION_POS)) |
AnnaBridge | 167:84c0a372a020 | 96 | #define MXC_F_ICC_ID_PART_NUM_POS 6 |
AnnaBridge | 167:84c0a372a020 | 97 | #define MXC_F_ICC_ID_PART_NUM ((uint32_t)(0x0000000FUL << MXC_F_ICC_ID_PART_NUM_POS)) |
AnnaBridge | 167:84c0a372a020 | 98 | #define MXC_F_ICC_ID_CACHE_ID_POS 10 |
AnnaBridge | 167:84c0a372a020 | 99 | #define MXC_F_ICC_ID_CACHE_ID ((uint32_t)(0x0000003FUL << MXC_F_ICC_ID_CACHE_ID_POS)) |
AnnaBridge | 167:84c0a372a020 | 100 | |
AnnaBridge | 167:84c0a372a020 | 101 | #define MXC_F_ICC_MEM_CFG_CACHE_SIZE_POS 0 |
AnnaBridge | 167:84c0a372a020 | 102 | #define MXC_F_ICC_MEM_CFG_CACHE_SIZE ((uint32_t)(0x0000FFFFUL << MXC_F_ICC_MEM_CFG_CACHE_SIZE_POS)) |
AnnaBridge | 167:84c0a372a020 | 103 | #define MXC_F_ICC_MEM_CFG_MAIN_MEMORY_SIZE_POS 16 |
AnnaBridge | 167:84c0a372a020 | 104 | #define MXC_F_ICC_MEM_CFG_MAIN_MEMORY_SIZE ((uint32_t)(0x0000FFFFUL << MXC_F_ICC_MEM_CFG_MAIN_MEMORY_SIZE_POS)) |
AnnaBridge | 167:84c0a372a020 | 105 | |
AnnaBridge | 167:84c0a372a020 | 106 | #define MXC_F_ICC_CTRL_STAT_ENABLE_POS 0 |
AnnaBridge | 167:84c0a372a020 | 107 | #define MXC_F_ICC_CTRL_STAT_ENABLE ((uint32_t)(0x00000001UL << MXC_F_ICC_CTRL_STAT_ENABLE_POS)) |
AnnaBridge | 167:84c0a372a020 | 108 | #define MXC_F_ICC_CTRL_STAT_READY_POS 16 |
AnnaBridge | 167:84c0a372a020 | 109 | #define MXC_F_ICC_CTRL_STAT_READY ((uint32_t)(0x00000001UL << MXC_F_ICC_CTRL_STAT_READY_POS)) |
AnnaBridge | 167:84c0a372a020 | 110 | |
AnnaBridge | 167:84c0a372a020 | 111 | |
AnnaBridge | 167:84c0a372a020 | 112 | |
AnnaBridge | 167:84c0a372a020 | 113 | #ifdef __cplusplus |
AnnaBridge | 167:84c0a372a020 | 114 | } |
AnnaBridge | 167:84c0a372a020 | 115 | #endif |
AnnaBridge | 167:84c0a372a020 | 116 | |
AnnaBridge | 167:84c0a372a020 | 117 | #endif /* _MXC_ICC_REGS_H_ */ |
AnnaBridge | 167:84c0a372a020 | 118 |