The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.
Dependents: hello SerialTestv11 SerialTestv12 Sierpinski ... more
mbed 2
This is the mbed 2 library. If you'd like to learn about Mbed OS please see the mbed-os docs.
TARGET_EFM32WG_STK3800/TOOLCHAIN_ARM_STD/efm32wg_acmp.h@172:65be27845400, 2019-02-20 (annotated)
- Committer:
- AnnaBridge
- Date:
- Wed Feb 20 20:53:29 2019 +0000
- Revision:
- 172:65be27845400
- Parent:
- 171:3a7713b1edbc
mbed library release version 165
Who changed what in which revision?
User | Revision | Line number | New contents of line |
---|---|---|---|
AnnaBridge | 171:3a7713b1edbc | 1 | /**************************************************************************//** |
AnnaBridge | 171:3a7713b1edbc | 2 | * @file efm32wg_acmp.h |
AnnaBridge | 171:3a7713b1edbc | 3 | * @brief EFM32WG_ACMP register and bit field definitions |
AnnaBridge | 171:3a7713b1edbc | 4 | * @version 5.1.2 |
AnnaBridge | 171:3a7713b1edbc | 5 | ****************************************************************************** |
AnnaBridge | 171:3a7713b1edbc | 6 | * @section License |
AnnaBridge | 171:3a7713b1edbc | 7 | * <b>Copyright 2017 Silicon Laboratories, Inc. http://www.silabs.com</b> |
AnnaBridge | 171:3a7713b1edbc | 8 | ****************************************************************************** |
AnnaBridge | 171:3a7713b1edbc | 9 | * |
AnnaBridge | 171:3a7713b1edbc | 10 | * Permission is granted to anyone to use this software for any purpose, |
AnnaBridge | 171:3a7713b1edbc | 11 | * including commercial applications, and to alter it and redistribute it |
AnnaBridge | 171:3a7713b1edbc | 12 | * freely, subject to the following restrictions: |
AnnaBridge | 171:3a7713b1edbc | 13 | * |
AnnaBridge | 171:3a7713b1edbc | 14 | * 1. The origin of this software must not be misrepresented; you must not |
AnnaBridge | 171:3a7713b1edbc | 15 | * claim that you wrote the original software.@n |
AnnaBridge | 171:3a7713b1edbc | 16 | * 2. Altered source versions must be plainly marked as such, and must not be |
AnnaBridge | 171:3a7713b1edbc | 17 | * misrepresented as being the original software.@n |
AnnaBridge | 171:3a7713b1edbc | 18 | * 3. This notice may not be removed or altered from any source distribution. |
AnnaBridge | 171:3a7713b1edbc | 19 | * |
AnnaBridge | 171:3a7713b1edbc | 20 | * DISCLAIMER OF WARRANTY/LIMITATION OF REMEDIES: Silicon Laboratories, Inc. |
AnnaBridge | 171:3a7713b1edbc | 21 | * has no obligation to support this Software. Silicon Laboratories, Inc. is |
AnnaBridge | 171:3a7713b1edbc | 22 | * providing the Software "AS IS", with no express or implied warranties of any |
AnnaBridge | 171:3a7713b1edbc | 23 | * kind, including, but not limited to, any implied warranties of |
AnnaBridge | 171:3a7713b1edbc | 24 | * merchantability or fitness for any particular purpose or warranties against |
AnnaBridge | 171:3a7713b1edbc | 25 | * infringement of any proprietary rights of a third party. |
AnnaBridge | 171:3a7713b1edbc | 26 | * |
AnnaBridge | 171:3a7713b1edbc | 27 | * Silicon Laboratories, Inc. will not be liable for any consequential, |
AnnaBridge | 171:3a7713b1edbc | 28 | * incidental, or special damages, or any other relief, or for any claim by |
AnnaBridge | 171:3a7713b1edbc | 29 | * any third party, arising from your use of this Software. |
AnnaBridge | 171:3a7713b1edbc | 30 | * |
AnnaBridge | 171:3a7713b1edbc | 31 | *****************************************************************************/ |
AnnaBridge | 171:3a7713b1edbc | 32 | /**************************************************************************//** |
AnnaBridge | 171:3a7713b1edbc | 33 | * @addtogroup Parts |
AnnaBridge | 171:3a7713b1edbc | 34 | * @{ |
AnnaBridge | 171:3a7713b1edbc | 35 | ******************************************************************************/ |
AnnaBridge | 171:3a7713b1edbc | 36 | /**************************************************************************//** |
AnnaBridge | 171:3a7713b1edbc | 37 | * @defgroup EFM32WG_ACMP |
AnnaBridge | 171:3a7713b1edbc | 38 | * @{ |
AnnaBridge | 171:3a7713b1edbc | 39 | * @brief EFM32WG_ACMP Register Declaration |
AnnaBridge | 171:3a7713b1edbc | 40 | *****************************************************************************/ |
AnnaBridge | 171:3a7713b1edbc | 41 | typedef struct |
AnnaBridge | 171:3a7713b1edbc | 42 | { |
AnnaBridge | 171:3a7713b1edbc | 43 | __IOM uint32_t CTRL; /**< Control Register */ |
AnnaBridge | 171:3a7713b1edbc | 44 | __IOM uint32_t INPUTSEL; /**< Input Selection Register */ |
AnnaBridge | 171:3a7713b1edbc | 45 | __IM uint32_t STATUS; /**< Status Register */ |
AnnaBridge | 171:3a7713b1edbc | 46 | __IOM uint32_t IEN; /**< Interrupt Enable Register */ |
AnnaBridge | 171:3a7713b1edbc | 47 | __IM uint32_t IF; /**< Interrupt Flag Register */ |
AnnaBridge | 171:3a7713b1edbc | 48 | __IOM uint32_t IFS; /**< Interrupt Flag Set Register */ |
AnnaBridge | 171:3a7713b1edbc | 49 | __IOM uint32_t IFC; /**< Interrupt Flag Clear Register */ |
AnnaBridge | 171:3a7713b1edbc | 50 | __IOM uint32_t ROUTE; /**< I/O Routing Register */ |
AnnaBridge | 171:3a7713b1edbc | 51 | } ACMP_TypeDef; /** @} */ |
AnnaBridge | 171:3a7713b1edbc | 52 | |
AnnaBridge | 171:3a7713b1edbc | 53 | /**************************************************************************//** |
AnnaBridge | 171:3a7713b1edbc | 54 | * @defgroup EFM32WG_ACMP_BitFields |
AnnaBridge | 171:3a7713b1edbc | 55 | * @{ |
AnnaBridge | 171:3a7713b1edbc | 56 | *****************************************************************************/ |
AnnaBridge | 171:3a7713b1edbc | 57 | |
AnnaBridge | 171:3a7713b1edbc | 58 | /* Bit fields for ACMP CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 59 | #define _ACMP_CTRL_RESETVALUE 0x47000000UL /**< Default value for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 60 | #define _ACMP_CTRL_MASK 0xCF03077FUL /**< Mask for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 61 | #define ACMP_CTRL_EN (0x1UL << 0) /**< Analog Comparator Enable */ |
AnnaBridge | 171:3a7713b1edbc | 62 | #define _ACMP_CTRL_EN_SHIFT 0 /**< Shift value for ACMP_EN */ |
AnnaBridge | 171:3a7713b1edbc | 63 | #define _ACMP_CTRL_EN_MASK 0x1UL /**< Bit mask for ACMP_EN */ |
AnnaBridge | 171:3a7713b1edbc | 64 | #define _ACMP_CTRL_EN_DEFAULT 0x00000000UL /**< Mode DEFAULT for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 65 | #define ACMP_CTRL_EN_DEFAULT (_ACMP_CTRL_EN_DEFAULT << 0) /**< Shifted mode DEFAULT for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 66 | #define ACMP_CTRL_MUXEN (0x1UL << 1) /**< Input Mux Enable */ |
AnnaBridge | 171:3a7713b1edbc | 67 | #define _ACMP_CTRL_MUXEN_SHIFT 1 /**< Shift value for ACMP_MUXEN */ |
AnnaBridge | 171:3a7713b1edbc | 68 | #define _ACMP_CTRL_MUXEN_MASK 0x2UL /**< Bit mask for ACMP_MUXEN */ |
AnnaBridge | 171:3a7713b1edbc | 69 | #define _ACMP_CTRL_MUXEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 70 | #define ACMP_CTRL_MUXEN_DEFAULT (_ACMP_CTRL_MUXEN_DEFAULT << 1) /**< Shifted mode DEFAULT for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 71 | #define ACMP_CTRL_INACTVAL (0x1UL << 2) /**< Inactive Value */ |
AnnaBridge | 171:3a7713b1edbc | 72 | #define _ACMP_CTRL_INACTVAL_SHIFT 2 /**< Shift value for ACMP_INACTVAL */ |
AnnaBridge | 171:3a7713b1edbc | 73 | #define _ACMP_CTRL_INACTVAL_MASK 0x4UL /**< Bit mask for ACMP_INACTVAL */ |
AnnaBridge | 171:3a7713b1edbc | 74 | #define _ACMP_CTRL_INACTVAL_DEFAULT 0x00000000UL /**< Mode DEFAULT for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 75 | #define _ACMP_CTRL_INACTVAL_LOW 0x00000000UL /**< Mode LOW for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 76 | #define _ACMP_CTRL_INACTVAL_HIGH 0x00000001UL /**< Mode HIGH for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 77 | #define ACMP_CTRL_INACTVAL_DEFAULT (_ACMP_CTRL_INACTVAL_DEFAULT << 2) /**< Shifted mode DEFAULT for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 78 | #define ACMP_CTRL_INACTVAL_LOW (_ACMP_CTRL_INACTVAL_LOW << 2) /**< Shifted mode LOW for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 79 | #define ACMP_CTRL_INACTVAL_HIGH (_ACMP_CTRL_INACTVAL_HIGH << 2) /**< Shifted mode HIGH for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 80 | #define ACMP_CTRL_GPIOINV (0x1UL << 3) /**< Comparator GPIO Output Invert */ |
AnnaBridge | 171:3a7713b1edbc | 81 | #define _ACMP_CTRL_GPIOINV_SHIFT 3 /**< Shift value for ACMP_GPIOINV */ |
AnnaBridge | 171:3a7713b1edbc | 82 | #define _ACMP_CTRL_GPIOINV_MASK 0x8UL /**< Bit mask for ACMP_GPIOINV */ |
AnnaBridge | 171:3a7713b1edbc | 83 | #define _ACMP_CTRL_GPIOINV_DEFAULT 0x00000000UL /**< Mode DEFAULT for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 84 | #define _ACMP_CTRL_GPIOINV_NOTINV 0x00000000UL /**< Mode NOTINV for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 85 | #define _ACMP_CTRL_GPIOINV_INV 0x00000001UL /**< Mode INV for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 86 | #define ACMP_CTRL_GPIOINV_DEFAULT (_ACMP_CTRL_GPIOINV_DEFAULT << 3) /**< Shifted mode DEFAULT for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 87 | #define ACMP_CTRL_GPIOINV_NOTINV (_ACMP_CTRL_GPIOINV_NOTINV << 3) /**< Shifted mode NOTINV for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 88 | #define ACMP_CTRL_GPIOINV_INV (_ACMP_CTRL_GPIOINV_INV << 3) /**< Shifted mode INV for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 89 | #define _ACMP_CTRL_HYSTSEL_SHIFT 4 /**< Shift value for ACMP_HYSTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 90 | #define _ACMP_CTRL_HYSTSEL_MASK 0x70UL /**< Bit mask for ACMP_HYSTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 91 | #define _ACMP_CTRL_HYSTSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 92 | #define _ACMP_CTRL_HYSTSEL_HYST0 0x00000000UL /**< Mode HYST0 for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 93 | #define _ACMP_CTRL_HYSTSEL_HYST1 0x00000001UL /**< Mode HYST1 for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 94 | #define _ACMP_CTRL_HYSTSEL_HYST2 0x00000002UL /**< Mode HYST2 for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 95 | #define _ACMP_CTRL_HYSTSEL_HYST3 0x00000003UL /**< Mode HYST3 for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 96 | #define _ACMP_CTRL_HYSTSEL_HYST4 0x00000004UL /**< Mode HYST4 for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 97 | #define _ACMP_CTRL_HYSTSEL_HYST5 0x00000005UL /**< Mode HYST5 for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 98 | #define _ACMP_CTRL_HYSTSEL_HYST6 0x00000006UL /**< Mode HYST6 for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 99 | #define _ACMP_CTRL_HYSTSEL_HYST7 0x00000007UL /**< Mode HYST7 for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 100 | #define ACMP_CTRL_HYSTSEL_DEFAULT (_ACMP_CTRL_HYSTSEL_DEFAULT << 4) /**< Shifted mode DEFAULT for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 101 | #define ACMP_CTRL_HYSTSEL_HYST0 (_ACMP_CTRL_HYSTSEL_HYST0 << 4) /**< Shifted mode HYST0 for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 102 | #define ACMP_CTRL_HYSTSEL_HYST1 (_ACMP_CTRL_HYSTSEL_HYST1 << 4) /**< Shifted mode HYST1 for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 103 | #define ACMP_CTRL_HYSTSEL_HYST2 (_ACMP_CTRL_HYSTSEL_HYST2 << 4) /**< Shifted mode HYST2 for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 104 | #define ACMP_CTRL_HYSTSEL_HYST3 (_ACMP_CTRL_HYSTSEL_HYST3 << 4) /**< Shifted mode HYST3 for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 105 | #define ACMP_CTRL_HYSTSEL_HYST4 (_ACMP_CTRL_HYSTSEL_HYST4 << 4) /**< Shifted mode HYST4 for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 106 | #define ACMP_CTRL_HYSTSEL_HYST5 (_ACMP_CTRL_HYSTSEL_HYST5 << 4) /**< Shifted mode HYST5 for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 107 | #define ACMP_CTRL_HYSTSEL_HYST6 (_ACMP_CTRL_HYSTSEL_HYST6 << 4) /**< Shifted mode HYST6 for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 108 | #define ACMP_CTRL_HYSTSEL_HYST7 (_ACMP_CTRL_HYSTSEL_HYST7 << 4) /**< Shifted mode HYST7 for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 109 | #define _ACMP_CTRL_WARMTIME_SHIFT 8 /**< Shift value for ACMP_WARMTIME */ |
AnnaBridge | 171:3a7713b1edbc | 110 | #define _ACMP_CTRL_WARMTIME_MASK 0x700UL /**< Bit mask for ACMP_WARMTIME */ |
AnnaBridge | 171:3a7713b1edbc | 111 | #define _ACMP_CTRL_WARMTIME_DEFAULT 0x00000000UL /**< Mode DEFAULT for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 112 | #define _ACMP_CTRL_WARMTIME_4CYCLES 0x00000000UL /**< Mode 4CYCLES for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 113 | #define _ACMP_CTRL_WARMTIME_8CYCLES 0x00000001UL /**< Mode 8CYCLES for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 114 | #define _ACMP_CTRL_WARMTIME_16CYCLES 0x00000002UL /**< Mode 16CYCLES for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 115 | #define _ACMP_CTRL_WARMTIME_32CYCLES 0x00000003UL /**< Mode 32CYCLES for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 116 | #define _ACMP_CTRL_WARMTIME_64CYCLES 0x00000004UL /**< Mode 64CYCLES for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 117 | #define _ACMP_CTRL_WARMTIME_128CYCLES 0x00000005UL /**< Mode 128CYCLES for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 118 | #define _ACMP_CTRL_WARMTIME_256CYCLES 0x00000006UL /**< Mode 256CYCLES for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 119 | #define _ACMP_CTRL_WARMTIME_512CYCLES 0x00000007UL /**< Mode 512CYCLES for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 120 | #define ACMP_CTRL_WARMTIME_DEFAULT (_ACMP_CTRL_WARMTIME_DEFAULT << 8) /**< Shifted mode DEFAULT for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 121 | #define ACMP_CTRL_WARMTIME_4CYCLES (_ACMP_CTRL_WARMTIME_4CYCLES << 8) /**< Shifted mode 4CYCLES for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 122 | #define ACMP_CTRL_WARMTIME_8CYCLES (_ACMP_CTRL_WARMTIME_8CYCLES << 8) /**< Shifted mode 8CYCLES for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 123 | #define ACMP_CTRL_WARMTIME_16CYCLES (_ACMP_CTRL_WARMTIME_16CYCLES << 8) /**< Shifted mode 16CYCLES for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 124 | #define ACMP_CTRL_WARMTIME_32CYCLES (_ACMP_CTRL_WARMTIME_32CYCLES << 8) /**< Shifted mode 32CYCLES for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 125 | #define ACMP_CTRL_WARMTIME_64CYCLES (_ACMP_CTRL_WARMTIME_64CYCLES << 8) /**< Shifted mode 64CYCLES for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 126 | #define ACMP_CTRL_WARMTIME_128CYCLES (_ACMP_CTRL_WARMTIME_128CYCLES << 8) /**< Shifted mode 128CYCLES for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 127 | #define ACMP_CTRL_WARMTIME_256CYCLES (_ACMP_CTRL_WARMTIME_256CYCLES << 8) /**< Shifted mode 256CYCLES for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 128 | #define ACMP_CTRL_WARMTIME_512CYCLES (_ACMP_CTRL_WARMTIME_512CYCLES << 8) /**< Shifted mode 512CYCLES for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 129 | #define ACMP_CTRL_IRISE (0x1UL << 16) /**< Rising Edge Interrupt Sense */ |
AnnaBridge | 171:3a7713b1edbc | 130 | #define _ACMP_CTRL_IRISE_SHIFT 16 /**< Shift value for ACMP_IRISE */ |
AnnaBridge | 171:3a7713b1edbc | 131 | #define _ACMP_CTRL_IRISE_MASK 0x10000UL /**< Bit mask for ACMP_IRISE */ |
AnnaBridge | 171:3a7713b1edbc | 132 | #define _ACMP_CTRL_IRISE_DEFAULT 0x00000000UL /**< Mode DEFAULT for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 133 | #define _ACMP_CTRL_IRISE_DISABLED 0x00000000UL /**< Mode DISABLED for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 134 | #define _ACMP_CTRL_IRISE_ENABLED 0x00000001UL /**< Mode ENABLED for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 135 | #define ACMP_CTRL_IRISE_DEFAULT (_ACMP_CTRL_IRISE_DEFAULT << 16) /**< Shifted mode DEFAULT for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 136 | #define ACMP_CTRL_IRISE_DISABLED (_ACMP_CTRL_IRISE_DISABLED << 16) /**< Shifted mode DISABLED for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 137 | #define ACMP_CTRL_IRISE_ENABLED (_ACMP_CTRL_IRISE_ENABLED << 16) /**< Shifted mode ENABLED for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 138 | #define ACMP_CTRL_IFALL (0x1UL << 17) /**< Falling Edge Interrupt Sense */ |
AnnaBridge | 171:3a7713b1edbc | 139 | #define _ACMP_CTRL_IFALL_SHIFT 17 /**< Shift value for ACMP_IFALL */ |
AnnaBridge | 171:3a7713b1edbc | 140 | #define _ACMP_CTRL_IFALL_MASK 0x20000UL /**< Bit mask for ACMP_IFALL */ |
AnnaBridge | 171:3a7713b1edbc | 141 | #define _ACMP_CTRL_IFALL_DEFAULT 0x00000000UL /**< Mode DEFAULT for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 142 | #define _ACMP_CTRL_IFALL_DISABLED 0x00000000UL /**< Mode DISABLED for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 143 | #define _ACMP_CTRL_IFALL_ENABLED 0x00000001UL /**< Mode ENABLED for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 144 | #define ACMP_CTRL_IFALL_DEFAULT (_ACMP_CTRL_IFALL_DEFAULT << 17) /**< Shifted mode DEFAULT for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 145 | #define ACMP_CTRL_IFALL_DISABLED (_ACMP_CTRL_IFALL_DISABLED << 17) /**< Shifted mode DISABLED for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 146 | #define ACMP_CTRL_IFALL_ENABLED (_ACMP_CTRL_IFALL_ENABLED << 17) /**< Shifted mode ENABLED for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 147 | #define _ACMP_CTRL_BIASPROG_SHIFT 24 /**< Shift value for ACMP_BIASPROG */ |
AnnaBridge | 171:3a7713b1edbc | 148 | #define _ACMP_CTRL_BIASPROG_MASK 0xF000000UL /**< Bit mask for ACMP_BIASPROG */ |
AnnaBridge | 171:3a7713b1edbc | 149 | #define _ACMP_CTRL_BIASPROG_DEFAULT 0x00000007UL /**< Mode DEFAULT for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 150 | #define ACMP_CTRL_BIASPROG_DEFAULT (_ACMP_CTRL_BIASPROG_DEFAULT << 24) /**< Shifted mode DEFAULT for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 151 | #define ACMP_CTRL_HALFBIAS (0x1UL << 30) /**< Half Bias Current */ |
AnnaBridge | 171:3a7713b1edbc | 152 | #define _ACMP_CTRL_HALFBIAS_SHIFT 30 /**< Shift value for ACMP_HALFBIAS */ |
AnnaBridge | 171:3a7713b1edbc | 153 | #define _ACMP_CTRL_HALFBIAS_MASK 0x40000000UL /**< Bit mask for ACMP_HALFBIAS */ |
AnnaBridge | 171:3a7713b1edbc | 154 | #define _ACMP_CTRL_HALFBIAS_DEFAULT 0x00000001UL /**< Mode DEFAULT for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 155 | #define ACMP_CTRL_HALFBIAS_DEFAULT (_ACMP_CTRL_HALFBIAS_DEFAULT << 30) /**< Shifted mode DEFAULT for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 156 | #define ACMP_CTRL_FULLBIAS (0x1UL << 31) /**< Full Bias Current */ |
AnnaBridge | 171:3a7713b1edbc | 157 | #define _ACMP_CTRL_FULLBIAS_SHIFT 31 /**< Shift value for ACMP_FULLBIAS */ |
AnnaBridge | 171:3a7713b1edbc | 158 | #define _ACMP_CTRL_FULLBIAS_MASK 0x80000000UL /**< Bit mask for ACMP_FULLBIAS */ |
AnnaBridge | 171:3a7713b1edbc | 159 | #define _ACMP_CTRL_FULLBIAS_DEFAULT 0x00000000UL /**< Mode DEFAULT for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 160 | #define ACMP_CTRL_FULLBIAS_DEFAULT (_ACMP_CTRL_FULLBIAS_DEFAULT << 31) /**< Shifted mode DEFAULT for ACMP_CTRL */ |
AnnaBridge | 171:3a7713b1edbc | 161 | |
AnnaBridge | 171:3a7713b1edbc | 162 | /* Bit fields for ACMP INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 163 | #define _ACMP_INPUTSEL_RESETVALUE 0x00010080UL /**< Default value for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 164 | #define _ACMP_INPUTSEL_MASK 0x31013FF7UL /**< Mask for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 165 | #define _ACMP_INPUTSEL_POSSEL_SHIFT 0 /**< Shift value for ACMP_POSSEL */ |
AnnaBridge | 171:3a7713b1edbc | 166 | #define _ACMP_INPUTSEL_POSSEL_MASK 0x7UL /**< Bit mask for ACMP_POSSEL */ |
AnnaBridge | 171:3a7713b1edbc | 167 | #define _ACMP_INPUTSEL_POSSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 168 | #define _ACMP_INPUTSEL_POSSEL_CH0 0x00000000UL /**< Mode CH0 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 169 | #define _ACMP_INPUTSEL_POSSEL_CH1 0x00000001UL /**< Mode CH1 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 170 | #define _ACMP_INPUTSEL_POSSEL_CH2 0x00000002UL /**< Mode CH2 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 171 | #define _ACMP_INPUTSEL_POSSEL_CH3 0x00000003UL /**< Mode CH3 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 172 | #define _ACMP_INPUTSEL_POSSEL_CH4 0x00000004UL /**< Mode CH4 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 173 | #define _ACMP_INPUTSEL_POSSEL_CH5 0x00000005UL /**< Mode CH5 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 174 | #define _ACMP_INPUTSEL_POSSEL_CH6 0x00000006UL /**< Mode CH6 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 175 | #define _ACMP_INPUTSEL_POSSEL_CH7 0x00000007UL /**< Mode CH7 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 176 | #define ACMP_INPUTSEL_POSSEL_DEFAULT (_ACMP_INPUTSEL_POSSEL_DEFAULT << 0) /**< Shifted mode DEFAULT for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 177 | #define ACMP_INPUTSEL_POSSEL_CH0 (_ACMP_INPUTSEL_POSSEL_CH0 << 0) /**< Shifted mode CH0 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 178 | #define ACMP_INPUTSEL_POSSEL_CH1 (_ACMP_INPUTSEL_POSSEL_CH1 << 0) /**< Shifted mode CH1 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 179 | #define ACMP_INPUTSEL_POSSEL_CH2 (_ACMP_INPUTSEL_POSSEL_CH2 << 0) /**< Shifted mode CH2 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 180 | #define ACMP_INPUTSEL_POSSEL_CH3 (_ACMP_INPUTSEL_POSSEL_CH3 << 0) /**< Shifted mode CH3 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 181 | #define ACMP_INPUTSEL_POSSEL_CH4 (_ACMP_INPUTSEL_POSSEL_CH4 << 0) /**< Shifted mode CH4 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 182 | #define ACMP_INPUTSEL_POSSEL_CH5 (_ACMP_INPUTSEL_POSSEL_CH5 << 0) /**< Shifted mode CH5 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 183 | #define ACMP_INPUTSEL_POSSEL_CH6 (_ACMP_INPUTSEL_POSSEL_CH6 << 0) /**< Shifted mode CH6 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 184 | #define ACMP_INPUTSEL_POSSEL_CH7 (_ACMP_INPUTSEL_POSSEL_CH7 << 0) /**< Shifted mode CH7 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 185 | #define _ACMP_INPUTSEL_NEGSEL_SHIFT 4 /**< Shift value for ACMP_NEGSEL */ |
AnnaBridge | 171:3a7713b1edbc | 186 | #define _ACMP_INPUTSEL_NEGSEL_MASK 0xF0UL /**< Bit mask for ACMP_NEGSEL */ |
AnnaBridge | 171:3a7713b1edbc | 187 | #define _ACMP_INPUTSEL_NEGSEL_CH0 0x00000000UL /**< Mode CH0 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 188 | #define _ACMP_INPUTSEL_NEGSEL_CH1 0x00000001UL /**< Mode CH1 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 189 | #define _ACMP_INPUTSEL_NEGSEL_CH2 0x00000002UL /**< Mode CH2 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 190 | #define _ACMP_INPUTSEL_NEGSEL_CH3 0x00000003UL /**< Mode CH3 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 191 | #define _ACMP_INPUTSEL_NEGSEL_CH4 0x00000004UL /**< Mode CH4 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 192 | #define _ACMP_INPUTSEL_NEGSEL_CH5 0x00000005UL /**< Mode CH5 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 193 | #define _ACMP_INPUTSEL_NEGSEL_CH6 0x00000006UL /**< Mode CH6 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 194 | #define _ACMP_INPUTSEL_NEGSEL_CH7 0x00000007UL /**< Mode CH7 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 195 | #define _ACMP_INPUTSEL_NEGSEL_DEFAULT 0x00000008UL /**< Mode DEFAULT for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 196 | #define _ACMP_INPUTSEL_NEGSEL_1V25 0x00000008UL /**< Mode 1V25 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 197 | #define _ACMP_INPUTSEL_NEGSEL_2V5 0x00000009UL /**< Mode 2V5 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 198 | #define _ACMP_INPUTSEL_NEGSEL_VDD 0x0000000AUL /**< Mode VDD for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 199 | #define _ACMP_INPUTSEL_NEGSEL_CAPSENSE 0x0000000BUL /**< Mode CAPSENSE for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 200 | #define _ACMP_INPUTSEL_NEGSEL_DAC0CH0 0x0000000CUL /**< Mode DAC0CH0 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 201 | #define _ACMP_INPUTSEL_NEGSEL_DAC0CH1 0x0000000DUL /**< Mode DAC0CH1 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 202 | #define ACMP_INPUTSEL_NEGSEL_CH0 (_ACMP_INPUTSEL_NEGSEL_CH0 << 4) /**< Shifted mode CH0 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 203 | #define ACMP_INPUTSEL_NEGSEL_CH1 (_ACMP_INPUTSEL_NEGSEL_CH1 << 4) /**< Shifted mode CH1 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 204 | #define ACMP_INPUTSEL_NEGSEL_CH2 (_ACMP_INPUTSEL_NEGSEL_CH2 << 4) /**< Shifted mode CH2 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 205 | #define ACMP_INPUTSEL_NEGSEL_CH3 (_ACMP_INPUTSEL_NEGSEL_CH3 << 4) /**< Shifted mode CH3 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 206 | #define ACMP_INPUTSEL_NEGSEL_CH4 (_ACMP_INPUTSEL_NEGSEL_CH4 << 4) /**< Shifted mode CH4 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 207 | #define ACMP_INPUTSEL_NEGSEL_CH5 (_ACMP_INPUTSEL_NEGSEL_CH5 << 4) /**< Shifted mode CH5 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 208 | #define ACMP_INPUTSEL_NEGSEL_CH6 (_ACMP_INPUTSEL_NEGSEL_CH6 << 4) /**< Shifted mode CH6 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 209 | #define ACMP_INPUTSEL_NEGSEL_CH7 (_ACMP_INPUTSEL_NEGSEL_CH7 << 4) /**< Shifted mode CH7 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 210 | #define ACMP_INPUTSEL_NEGSEL_DEFAULT (_ACMP_INPUTSEL_NEGSEL_DEFAULT << 4) /**< Shifted mode DEFAULT for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 211 | #define ACMP_INPUTSEL_NEGSEL_1V25 (_ACMP_INPUTSEL_NEGSEL_1V25 << 4) /**< Shifted mode 1V25 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 212 | #define ACMP_INPUTSEL_NEGSEL_2V5 (_ACMP_INPUTSEL_NEGSEL_2V5 << 4) /**< Shifted mode 2V5 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 213 | #define ACMP_INPUTSEL_NEGSEL_VDD (_ACMP_INPUTSEL_NEGSEL_VDD << 4) /**< Shifted mode VDD for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 214 | #define ACMP_INPUTSEL_NEGSEL_CAPSENSE (_ACMP_INPUTSEL_NEGSEL_CAPSENSE << 4) /**< Shifted mode CAPSENSE for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 215 | #define ACMP_INPUTSEL_NEGSEL_DAC0CH0 (_ACMP_INPUTSEL_NEGSEL_DAC0CH0 << 4) /**< Shifted mode DAC0CH0 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 216 | #define ACMP_INPUTSEL_NEGSEL_DAC0CH1 (_ACMP_INPUTSEL_NEGSEL_DAC0CH1 << 4) /**< Shifted mode DAC0CH1 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 217 | #define _ACMP_INPUTSEL_VDDLEVEL_SHIFT 8 /**< Shift value for ACMP_VDDLEVEL */ |
AnnaBridge | 171:3a7713b1edbc | 218 | #define _ACMP_INPUTSEL_VDDLEVEL_MASK 0x3F00UL /**< Bit mask for ACMP_VDDLEVEL */ |
AnnaBridge | 171:3a7713b1edbc | 219 | #define _ACMP_INPUTSEL_VDDLEVEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 220 | #define ACMP_INPUTSEL_VDDLEVEL_DEFAULT (_ACMP_INPUTSEL_VDDLEVEL_DEFAULT << 8) /**< Shifted mode DEFAULT for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 221 | #define ACMP_INPUTSEL_LPREF (0x1UL << 16) /**< Low Power Reference Mode */ |
AnnaBridge | 171:3a7713b1edbc | 222 | #define _ACMP_INPUTSEL_LPREF_SHIFT 16 /**< Shift value for ACMP_LPREF */ |
AnnaBridge | 171:3a7713b1edbc | 223 | #define _ACMP_INPUTSEL_LPREF_MASK 0x10000UL /**< Bit mask for ACMP_LPREF */ |
AnnaBridge | 171:3a7713b1edbc | 224 | #define _ACMP_INPUTSEL_LPREF_DEFAULT 0x00000001UL /**< Mode DEFAULT for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 225 | #define ACMP_INPUTSEL_LPREF_DEFAULT (_ACMP_INPUTSEL_LPREF_DEFAULT << 16) /**< Shifted mode DEFAULT for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 226 | #define ACMP_INPUTSEL_CSRESEN (0x1UL << 24) /**< Capacitive Sense Mode Internal Resistor Enable */ |
AnnaBridge | 171:3a7713b1edbc | 227 | #define _ACMP_INPUTSEL_CSRESEN_SHIFT 24 /**< Shift value for ACMP_CSRESEN */ |
AnnaBridge | 171:3a7713b1edbc | 228 | #define _ACMP_INPUTSEL_CSRESEN_MASK 0x1000000UL /**< Bit mask for ACMP_CSRESEN */ |
AnnaBridge | 171:3a7713b1edbc | 229 | #define _ACMP_INPUTSEL_CSRESEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 230 | #define ACMP_INPUTSEL_CSRESEN_DEFAULT (_ACMP_INPUTSEL_CSRESEN_DEFAULT << 24) /**< Shifted mode DEFAULT for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 231 | #define _ACMP_INPUTSEL_CSRESSEL_SHIFT 28 /**< Shift value for ACMP_CSRESSEL */ |
AnnaBridge | 171:3a7713b1edbc | 232 | #define _ACMP_INPUTSEL_CSRESSEL_MASK 0x30000000UL /**< Bit mask for ACMP_CSRESSEL */ |
AnnaBridge | 171:3a7713b1edbc | 233 | #define _ACMP_INPUTSEL_CSRESSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 234 | #define _ACMP_INPUTSEL_CSRESSEL_RES0 0x00000000UL /**< Mode RES0 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 235 | #define _ACMP_INPUTSEL_CSRESSEL_RES1 0x00000001UL /**< Mode RES1 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 236 | #define _ACMP_INPUTSEL_CSRESSEL_RES2 0x00000002UL /**< Mode RES2 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 237 | #define _ACMP_INPUTSEL_CSRESSEL_RES3 0x00000003UL /**< Mode RES3 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 238 | #define ACMP_INPUTSEL_CSRESSEL_DEFAULT (_ACMP_INPUTSEL_CSRESSEL_DEFAULT << 28) /**< Shifted mode DEFAULT for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 239 | #define ACMP_INPUTSEL_CSRESSEL_RES0 (_ACMP_INPUTSEL_CSRESSEL_RES0 << 28) /**< Shifted mode RES0 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 240 | #define ACMP_INPUTSEL_CSRESSEL_RES1 (_ACMP_INPUTSEL_CSRESSEL_RES1 << 28) /**< Shifted mode RES1 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 241 | #define ACMP_INPUTSEL_CSRESSEL_RES2 (_ACMP_INPUTSEL_CSRESSEL_RES2 << 28) /**< Shifted mode RES2 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 242 | #define ACMP_INPUTSEL_CSRESSEL_RES3 (_ACMP_INPUTSEL_CSRESSEL_RES3 << 28) /**< Shifted mode RES3 for ACMP_INPUTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 243 | |
AnnaBridge | 171:3a7713b1edbc | 244 | /* Bit fields for ACMP STATUS */ |
AnnaBridge | 171:3a7713b1edbc | 245 | #define _ACMP_STATUS_RESETVALUE 0x00000000UL /**< Default value for ACMP_STATUS */ |
AnnaBridge | 171:3a7713b1edbc | 246 | #define _ACMP_STATUS_MASK 0x00000003UL /**< Mask for ACMP_STATUS */ |
AnnaBridge | 171:3a7713b1edbc | 247 | #define ACMP_STATUS_ACMPACT (0x1UL << 0) /**< Analog Comparator Active */ |
AnnaBridge | 171:3a7713b1edbc | 248 | #define _ACMP_STATUS_ACMPACT_SHIFT 0 /**< Shift value for ACMP_ACMPACT */ |
AnnaBridge | 171:3a7713b1edbc | 249 | #define _ACMP_STATUS_ACMPACT_MASK 0x1UL /**< Bit mask for ACMP_ACMPACT */ |
AnnaBridge | 171:3a7713b1edbc | 250 | #define _ACMP_STATUS_ACMPACT_DEFAULT 0x00000000UL /**< Mode DEFAULT for ACMP_STATUS */ |
AnnaBridge | 171:3a7713b1edbc | 251 | #define ACMP_STATUS_ACMPACT_DEFAULT (_ACMP_STATUS_ACMPACT_DEFAULT << 0) /**< Shifted mode DEFAULT for ACMP_STATUS */ |
AnnaBridge | 171:3a7713b1edbc | 252 | #define ACMP_STATUS_ACMPOUT (0x1UL << 1) /**< Analog Comparator Output */ |
AnnaBridge | 171:3a7713b1edbc | 253 | #define _ACMP_STATUS_ACMPOUT_SHIFT 1 /**< Shift value for ACMP_ACMPOUT */ |
AnnaBridge | 171:3a7713b1edbc | 254 | #define _ACMP_STATUS_ACMPOUT_MASK 0x2UL /**< Bit mask for ACMP_ACMPOUT */ |
AnnaBridge | 171:3a7713b1edbc | 255 | #define _ACMP_STATUS_ACMPOUT_DEFAULT 0x00000000UL /**< Mode DEFAULT for ACMP_STATUS */ |
AnnaBridge | 171:3a7713b1edbc | 256 | #define ACMP_STATUS_ACMPOUT_DEFAULT (_ACMP_STATUS_ACMPOUT_DEFAULT << 1) /**< Shifted mode DEFAULT for ACMP_STATUS */ |
AnnaBridge | 171:3a7713b1edbc | 257 | |
AnnaBridge | 171:3a7713b1edbc | 258 | /* Bit fields for ACMP IEN */ |
AnnaBridge | 171:3a7713b1edbc | 259 | #define _ACMP_IEN_RESETVALUE 0x00000000UL /**< Default value for ACMP_IEN */ |
AnnaBridge | 171:3a7713b1edbc | 260 | #define _ACMP_IEN_MASK 0x00000003UL /**< Mask for ACMP_IEN */ |
AnnaBridge | 171:3a7713b1edbc | 261 | #define ACMP_IEN_EDGE (0x1UL << 0) /**< Edge Trigger Interrupt Enable */ |
AnnaBridge | 171:3a7713b1edbc | 262 | #define _ACMP_IEN_EDGE_SHIFT 0 /**< Shift value for ACMP_EDGE */ |
AnnaBridge | 171:3a7713b1edbc | 263 | #define _ACMP_IEN_EDGE_MASK 0x1UL /**< Bit mask for ACMP_EDGE */ |
AnnaBridge | 171:3a7713b1edbc | 264 | #define _ACMP_IEN_EDGE_DEFAULT 0x00000000UL /**< Mode DEFAULT for ACMP_IEN */ |
AnnaBridge | 171:3a7713b1edbc | 265 | #define ACMP_IEN_EDGE_DEFAULT (_ACMP_IEN_EDGE_DEFAULT << 0) /**< Shifted mode DEFAULT for ACMP_IEN */ |
AnnaBridge | 171:3a7713b1edbc | 266 | #define ACMP_IEN_WARMUP (0x1UL << 1) /**< Warm-up Interrupt Enable */ |
AnnaBridge | 171:3a7713b1edbc | 267 | #define _ACMP_IEN_WARMUP_SHIFT 1 /**< Shift value for ACMP_WARMUP */ |
AnnaBridge | 171:3a7713b1edbc | 268 | #define _ACMP_IEN_WARMUP_MASK 0x2UL /**< Bit mask for ACMP_WARMUP */ |
AnnaBridge | 171:3a7713b1edbc | 269 | #define _ACMP_IEN_WARMUP_DEFAULT 0x00000000UL /**< Mode DEFAULT for ACMP_IEN */ |
AnnaBridge | 171:3a7713b1edbc | 270 | #define ACMP_IEN_WARMUP_DEFAULT (_ACMP_IEN_WARMUP_DEFAULT << 1) /**< Shifted mode DEFAULT for ACMP_IEN */ |
AnnaBridge | 171:3a7713b1edbc | 271 | |
AnnaBridge | 171:3a7713b1edbc | 272 | /* Bit fields for ACMP IF */ |
AnnaBridge | 171:3a7713b1edbc | 273 | #define _ACMP_IF_RESETVALUE 0x00000000UL /**< Default value for ACMP_IF */ |
AnnaBridge | 171:3a7713b1edbc | 274 | #define _ACMP_IF_MASK 0x00000003UL /**< Mask for ACMP_IF */ |
AnnaBridge | 171:3a7713b1edbc | 275 | #define ACMP_IF_EDGE (0x1UL << 0) /**< Edge Triggered Interrupt Flag */ |
AnnaBridge | 171:3a7713b1edbc | 276 | #define _ACMP_IF_EDGE_SHIFT 0 /**< Shift value for ACMP_EDGE */ |
AnnaBridge | 171:3a7713b1edbc | 277 | #define _ACMP_IF_EDGE_MASK 0x1UL /**< Bit mask for ACMP_EDGE */ |
AnnaBridge | 171:3a7713b1edbc | 278 | #define _ACMP_IF_EDGE_DEFAULT 0x00000000UL /**< Mode DEFAULT for ACMP_IF */ |
AnnaBridge | 171:3a7713b1edbc | 279 | #define ACMP_IF_EDGE_DEFAULT (_ACMP_IF_EDGE_DEFAULT << 0) /**< Shifted mode DEFAULT for ACMP_IF */ |
AnnaBridge | 171:3a7713b1edbc | 280 | #define ACMP_IF_WARMUP (0x1UL << 1) /**< Warm-up Interrupt Flag */ |
AnnaBridge | 171:3a7713b1edbc | 281 | #define _ACMP_IF_WARMUP_SHIFT 1 /**< Shift value for ACMP_WARMUP */ |
AnnaBridge | 171:3a7713b1edbc | 282 | #define _ACMP_IF_WARMUP_MASK 0x2UL /**< Bit mask for ACMP_WARMUP */ |
AnnaBridge | 171:3a7713b1edbc | 283 | #define _ACMP_IF_WARMUP_DEFAULT 0x00000000UL /**< Mode DEFAULT for ACMP_IF */ |
AnnaBridge | 171:3a7713b1edbc | 284 | #define ACMP_IF_WARMUP_DEFAULT (_ACMP_IF_WARMUP_DEFAULT << 1) /**< Shifted mode DEFAULT for ACMP_IF */ |
AnnaBridge | 171:3a7713b1edbc | 285 | |
AnnaBridge | 171:3a7713b1edbc | 286 | /* Bit fields for ACMP IFS */ |
AnnaBridge | 171:3a7713b1edbc | 287 | #define _ACMP_IFS_RESETVALUE 0x00000000UL /**< Default value for ACMP_IFS */ |
AnnaBridge | 171:3a7713b1edbc | 288 | #define _ACMP_IFS_MASK 0x00000003UL /**< Mask for ACMP_IFS */ |
AnnaBridge | 171:3a7713b1edbc | 289 | #define ACMP_IFS_EDGE (0x1UL << 0) /**< Edge Triggered Interrupt Flag Set */ |
AnnaBridge | 171:3a7713b1edbc | 290 | #define _ACMP_IFS_EDGE_SHIFT 0 /**< Shift value for ACMP_EDGE */ |
AnnaBridge | 171:3a7713b1edbc | 291 | #define _ACMP_IFS_EDGE_MASK 0x1UL /**< Bit mask for ACMP_EDGE */ |
AnnaBridge | 171:3a7713b1edbc | 292 | #define _ACMP_IFS_EDGE_DEFAULT 0x00000000UL /**< Mode DEFAULT for ACMP_IFS */ |
AnnaBridge | 171:3a7713b1edbc | 293 | #define ACMP_IFS_EDGE_DEFAULT (_ACMP_IFS_EDGE_DEFAULT << 0) /**< Shifted mode DEFAULT for ACMP_IFS */ |
AnnaBridge | 171:3a7713b1edbc | 294 | #define ACMP_IFS_WARMUP (0x1UL << 1) /**< Warm-up Interrupt Flag Set */ |
AnnaBridge | 171:3a7713b1edbc | 295 | #define _ACMP_IFS_WARMUP_SHIFT 1 /**< Shift value for ACMP_WARMUP */ |
AnnaBridge | 171:3a7713b1edbc | 296 | #define _ACMP_IFS_WARMUP_MASK 0x2UL /**< Bit mask for ACMP_WARMUP */ |
AnnaBridge | 171:3a7713b1edbc | 297 | #define _ACMP_IFS_WARMUP_DEFAULT 0x00000000UL /**< Mode DEFAULT for ACMP_IFS */ |
AnnaBridge | 171:3a7713b1edbc | 298 | #define ACMP_IFS_WARMUP_DEFAULT (_ACMP_IFS_WARMUP_DEFAULT << 1) /**< Shifted mode DEFAULT for ACMP_IFS */ |
AnnaBridge | 171:3a7713b1edbc | 299 | |
AnnaBridge | 171:3a7713b1edbc | 300 | /* Bit fields for ACMP IFC */ |
AnnaBridge | 171:3a7713b1edbc | 301 | #define _ACMP_IFC_RESETVALUE 0x00000000UL /**< Default value for ACMP_IFC */ |
AnnaBridge | 171:3a7713b1edbc | 302 | #define _ACMP_IFC_MASK 0x00000003UL /**< Mask for ACMP_IFC */ |
AnnaBridge | 171:3a7713b1edbc | 303 | #define ACMP_IFC_EDGE (0x1UL << 0) /**< Edge Triggered Interrupt Flag Clear */ |
AnnaBridge | 171:3a7713b1edbc | 304 | #define _ACMP_IFC_EDGE_SHIFT 0 /**< Shift value for ACMP_EDGE */ |
AnnaBridge | 171:3a7713b1edbc | 305 | #define _ACMP_IFC_EDGE_MASK 0x1UL /**< Bit mask for ACMP_EDGE */ |
AnnaBridge | 171:3a7713b1edbc | 306 | #define _ACMP_IFC_EDGE_DEFAULT 0x00000000UL /**< Mode DEFAULT for ACMP_IFC */ |
AnnaBridge | 171:3a7713b1edbc | 307 | #define ACMP_IFC_EDGE_DEFAULT (_ACMP_IFC_EDGE_DEFAULT << 0) /**< Shifted mode DEFAULT for ACMP_IFC */ |
AnnaBridge | 171:3a7713b1edbc | 308 | #define ACMP_IFC_WARMUP (0x1UL << 1) /**< Warm-up Interrupt Flag Clear */ |
AnnaBridge | 171:3a7713b1edbc | 309 | #define _ACMP_IFC_WARMUP_SHIFT 1 /**< Shift value for ACMP_WARMUP */ |
AnnaBridge | 171:3a7713b1edbc | 310 | #define _ACMP_IFC_WARMUP_MASK 0x2UL /**< Bit mask for ACMP_WARMUP */ |
AnnaBridge | 171:3a7713b1edbc | 311 | #define _ACMP_IFC_WARMUP_DEFAULT 0x00000000UL /**< Mode DEFAULT for ACMP_IFC */ |
AnnaBridge | 171:3a7713b1edbc | 312 | #define ACMP_IFC_WARMUP_DEFAULT (_ACMP_IFC_WARMUP_DEFAULT << 1) /**< Shifted mode DEFAULT for ACMP_IFC */ |
AnnaBridge | 171:3a7713b1edbc | 313 | |
AnnaBridge | 171:3a7713b1edbc | 314 | /* Bit fields for ACMP ROUTE */ |
AnnaBridge | 171:3a7713b1edbc | 315 | #define _ACMP_ROUTE_RESETVALUE 0x00000000UL /**< Default value for ACMP_ROUTE */ |
AnnaBridge | 171:3a7713b1edbc | 316 | #define _ACMP_ROUTE_MASK 0x00000701UL /**< Mask for ACMP_ROUTE */ |
AnnaBridge | 171:3a7713b1edbc | 317 | #define ACMP_ROUTE_ACMPPEN (0x1UL << 0) /**< ACMP Output Pin Enable */ |
AnnaBridge | 171:3a7713b1edbc | 318 | #define _ACMP_ROUTE_ACMPPEN_SHIFT 0 /**< Shift value for ACMP_ACMPPEN */ |
AnnaBridge | 171:3a7713b1edbc | 319 | #define _ACMP_ROUTE_ACMPPEN_MASK 0x1UL /**< Bit mask for ACMP_ACMPPEN */ |
AnnaBridge | 171:3a7713b1edbc | 320 | #define _ACMP_ROUTE_ACMPPEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for ACMP_ROUTE */ |
AnnaBridge | 171:3a7713b1edbc | 321 | #define ACMP_ROUTE_ACMPPEN_DEFAULT (_ACMP_ROUTE_ACMPPEN_DEFAULT << 0) /**< Shifted mode DEFAULT for ACMP_ROUTE */ |
AnnaBridge | 171:3a7713b1edbc | 322 | #define _ACMP_ROUTE_LOCATION_SHIFT 8 /**< Shift value for ACMP_LOCATION */ |
AnnaBridge | 171:3a7713b1edbc | 323 | #define _ACMP_ROUTE_LOCATION_MASK 0x700UL /**< Bit mask for ACMP_LOCATION */ |
AnnaBridge | 171:3a7713b1edbc | 324 | #define _ACMP_ROUTE_LOCATION_LOC0 0x00000000UL /**< Mode LOC0 for ACMP_ROUTE */ |
AnnaBridge | 171:3a7713b1edbc | 325 | #define _ACMP_ROUTE_LOCATION_DEFAULT 0x00000000UL /**< Mode DEFAULT for ACMP_ROUTE */ |
AnnaBridge | 171:3a7713b1edbc | 326 | #define _ACMP_ROUTE_LOCATION_LOC1 0x00000001UL /**< Mode LOC1 for ACMP_ROUTE */ |
AnnaBridge | 171:3a7713b1edbc | 327 | #define _ACMP_ROUTE_LOCATION_LOC2 0x00000002UL /**< Mode LOC2 for ACMP_ROUTE */ |
AnnaBridge | 171:3a7713b1edbc | 328 | #define ACMP_ROUTE_LOCATION_LOC0 (_ACMP_ROUTE_LOCATION_LOC0 << 8) /**< Shifted mode LOC0 for ACMP_ROUTE */ |
AnnaBridge | 171:3a7713b1edbc | 329 | #define ACMP_ROUTE_LOCATION_DEFAULT (_ACMP_ROUTE_LOCATION_DEFAULT << 8) /**< Shifted mode DEFAULT for ACMP_ROUTE */ |
AnnaBridge | 171:3a7713b1edbc | 330 | #define ACMP_ROUTE_LOCATION_LOC1 (_ACMP_ROUTE_LOCATION_LOC1 << 8) /**< Shifted mode LOC1 for ACMP_ROUTE */ |
AnnaBridge | 171:3a7713b1edbc | 331 | #define ACMP_ROUTE_LOCATION_LOC2 (_ACMP_ROUTE_LOCATION_LOC2 << 8) /**< Shifted mode LOC2 for ACMP_ROUTE */ |
AnnaBridge | 171:3a7713b1edbc | 332 | |
AnnaBridge | 171:3a7713b1edbc | 333 | /** @} End of group EFM32WG_ACMP */ |
AnnaBridge | 171:3a7713b1edbc | 334 | /** @} End of group Parts */ |
AnnaBridge | 171:3a7713b1edbc | 335 |