The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.
Dependents: hello SerialTestv11 SerialTestv12 Sierpinski ... more
mbed 2
This is the mbed 2 library. If you'd like to learn about Mbed OS please see the mbed-os docs.
TARGET_EFM32PG12_STK3402/TOOLCHAIN_ARM_STD/efm32pg12b_etm.h@171:3a7713b1edbc, 2018-11-08 (annotated)
- Committer:
- AnnaBridge
- Date:
- Thu Nov 08 11:45:42 2018 +0000
- Revision:
- 171:3a7713b1edbc
mbed library. Release version 164
Who changed what in which revision?
User | Revision | Line number | New contents of line |
---|---|---|---|
AnnaBridge | 171:3a7713b1edbc | 1 | /**************************************************************************//** |
AnnaBridge | 171:3a7713b1edbc | 2 | * @file efm32pg12b_etm.h |
AnnaBridge | 171:3a7713b1edbc | 3 | * @brief EFM32PG12B_ETM register and bit field definitions |
AnnaBridge | 171:3a7713b1edbc | 4 | * @version 5.1.2 |
AnnaBridge | 171:3a7713b1edbc | 5 | ****************************************************************************** |
AnnaBridge | 171:3a7713b1edbc | 6 | * @section License |
AnnaBridge | 171:3a7713b1edbc | 7 | * <b>Copyright 2017 Silicon Laboratories, Inc. http://www.silabs.com</b> |
AnnaBridge | 171:3a7713b1edbc | 8 | ****************************************************************************** |
AnnaBridge | 171:3a7713b1edbc | 9 | * |
AnnaBridge | 171:3a7713b1edbc | 10 | * Permission is granted to anyone to use this software for any purpose, |
AnnaBridge | 171:3a7713b1edbc | 11 | * including commercial applications, and to alter it and redistribute it |
AnnaBridge | 171:3a7713b1edbc | 12 | * freely, subject to the following restrictions: |
AnnaBridge | 171:3a7713b1edbc | 13 | * |
AnnaBridge | 171:3a7713b1edbc | 14 | * 1. The origin of this software must not be misrepresented; you must not |
AnnaBridge | 171:3a7713b1edbc | 15 | * claim that you wrote the original software.@n |
AnnaBridge | 171:3a7713b1edbc | 16 | * 2. Altered source versions must be plainly marked as such, and must not be |
AnnaBridge | 171:3a7713b1edbc | 17 | * misrepresented as being the original software.@n |
AnnaBridge | 171:3a7713b1edbc | 18 | * 3. This notice may not be removed or altered from any source distribution. |
AnnaBridge | 171:3a7713b1edbc | 19 | * |
AnnaBridge | 171:3a7713b1edbc | 20 | * DISCLAIMER OF WARRANTY/LIMITATION OF REMEDIES: Silicon Laboratories, Inc. |
AnnaBridge | 171:3a7713b1edbc | 21 | * has no obligation to support this Software. Silicon Laboratories, Inc. is |
AnnaBridge | 171:3a7713b1edbc | 22 | * providing the Software "AS IS", with no express or implied warranties of any |
AnnaBridge | 171:3a7713b1edbc | 23 | * kind, including, but not limited to, any implied warranties of |
AnnaBridge | 171:3a7713b1edbc | 24 | * merchantability or fitness for any particular purpose or warranties against |
AnnaBridge | 171:3a7713b1edbc | 25 | * infringement of any proprietary rights of a third party. |
AnnaBridge | 171:3a7713b1edbc | 26 | * |
AnnaBridge | 171:3a7713b1edbc | 27 | * Silicon Laboratories, Inc. will not be liable for any consequential, |
AnnaBridge | 171:3a7713b1edbc | 28 | * incidental, or special damages, or any other relief, or for any claim by |
AnnaBridge | 171:3a7713b1edbc | 29 | * any third party, arising from your use of this Software. |
AnnaBridge | 171:3a7713b1edbc | 30 | * |
AnnaBridge | 171:3a7713b1edbc | 31 | *****************************************************************************/ |
AnnaBridge | 171:3a7713b1edbc | 32 | /**************************************************************************//** |
AnnaBridge | 171:3a7713b1edbc | 33 | * @addtogroup Parts |
AnnaBridge | 171:3a7713b1edbc | 34 | * @{ |
AnnaBridge | 171:3a7713b1edbc | 35 | ******************************************************************************/ |
AnnaBridge | 171:3a7713b1edbc | 36 | /**************************************************************************//** |
AnnaBridge | 171:3a7713b1edbc | 37 | * @defgroup EFM32PG12B_ETM |
AnnaBridge | 171:3a7713b1edbc | 38 | * @{ |
AnnaBridge | 171:3a7713b1edbc | 39 | * @brief EFM32PG12B_ETM Register Declaration |
AnnaBridge | 171:3a7713b1edbc | 40 | *****************************************************************************/ |
AnnaBridge | 171:3a7713b1edbc | 41 | typedef struct |
AnnaBridge | 171:3a7713b1edbc | 42 | { |
AnnaBridge | 171:3a7713b1edbc | 43 | __IOM uint32_t ETMCR; /**< Main Control Register */ |
AnnaBridge | 171:3a7713b1edbc | 44 | __IM uint32_t ETMCCR; /**< Configuration Code Register */ |
AnnaBridge | 171:3a7713b1edbc | 45 | __IOM uint32_t ETMTRIGGER; /**< ETM Trigger Event Register */ |
AnnaBridge | 171:3a7713b1edbc | 46 | uint32_t RESERVED0[1]; /**< Reserved for future use **/ |
AnnaBridge | 171:3a7713b1edbc | 47 | __IOM uint32_t ETMSR; /**< ETM Status Register */ |
AnnaBridge | 171:3a7713b1edbc | 48 | __IM uint32_t ETMSCR; /**< ETM System Configuration Register */ |
AnnaBridge | 171:3a7713b1edbc | 49 | uint32_t RESERVED1[2]; /**< Reserved for future use **/ |
AnnaBridge | 171:3a7713b1edbc | 50 | __IOM uint32_t ETMTEEVR; /**< ETM TraceEnable Event Register */ |
AnnaBridge | 171:3a7713b1edbc | 51 | __IOM uint32_t ETMTECR1; /**< ETM Trace control Register */ |
AnnaBridge | 171:3a7713b1edbc | 52 | uint32_t RESERVED2[1]; /**< Reserved for future use **/ |
AnnaBridge | 171:3a7713b1edbc | 53 | __IOM uint32_t ETMFFLR; /**< ETM Fifo Full Level Register */ |
AnnaBridge | 171:3a7713b1edbc | 54 | uint32_t RESERVED3[68]; /**< Reserved for future use **/ |
AnnaBridge | 171:3a7713b1edbc | 55 | __IOM uint32_t ETMCNTRLDVR1; /**< Counter Reload Value */ |
AnnaBridge | 171:3a7713b1edbc | 56 | uint32_t RESERVED4[39]; /**< Reserved for future use **/ |
AnnaBridge | 171:3a7713b1edbc | 57 | __IOM uint32_t ETMSYNCFR; /**< Synchronisation Frequency Register */ |
AnnaBridge | 171:3a7713b1edbc | 58 | __IM uint32_t ETMIDR; /**< ID Register */ |
AnnaBridge | 171:3a7713b1edbc | 59 | __IM uint32_t ETMCCER; /**< Configuration Code Extension Register */ |
AnnaBridge | 171:3a7713b1edbc | 60 | uint32_t RESERVED5[1]; /**< Reserved for future use **/ |
AnnaBridge | 171:3a7713b1edbc | 61 | __IOM uint32_t ETMTESSEICR; /**< TraceEnable Start/Stop EmbeddedICE Control Register */ |
AnnaBridge | 171:3a7713b1edbc | 62 | uint32_t RESERVED6[1]; /**< Reserved for future use **/ |
AnnaBridge | 171:3a7713b1edbc | 63 | __IOM uint32_t ETMTSEVR; /**< Timestamp Event Register */ |
AnnaBridge | 171:3a7713b1edbc | 64 | uint32_t RESERVED7[1]; /**< Reserved for future use **/ |
AnnaBridge | 171:3a7713b1edbc | 65 | __IOM uint32_t ETMTRACEIDR; /**< CoreSight Trace ID Register */ |
AnnaBridge | 171:3a7713b1edbc | 66 | uint32_t RESERVED8[1]; /**< Reserved for future use **/ |
AnnaBridge | 171:3a7713b1edbc | 67 | __IM uint32_t ETMIDR2; /**< ETM ID Register 2 */ |
AnnaBridge | 171:3a7713b1edbc | 68 | uint32_t RESERVED9[66]; /**< Reserved for future use **/ |
AnnaBridge | 171:3a7713b1edbc | 69 | __IM uint32_t ETMPDSR; /**< Device Power-down Status Register */ |
AnnaBridge | 171:3a7713b1edbc | 70 | uint32_t RESERVED10[754]; /**< Reserved for future use **/ |
AnnaBridge | 171:3a7713b1edbc | 71 | __IOM uint32_t ETMISCIN; /**< Integration Test Miscellaneous Inputs Register */ |
AnnaBridge | 171:3a7713b1edbc | 72 | uint32_t RESERVED11[1]; /**< Reserved for future use **/ |
AnnaBridge | 171:3a7713b1edbc | 73 | __IOM uint32_t ITTRIGOUT; /**< Integration Test Trigger Out Register */ |
AnnaBridge | 171:3a7713b1edbc | 74 | uint32_t RESERVED12[1]; /**< Reserved for future use **/ |
AnnaBridge | 171:3a7713b1edbc | 75 | __IM uint32_t ETMITATBCTR2; /**< ETM Integration Test ATB Control 2 Register */ |
AnnaBridge | 171:3a7713b1edbc | 76 | uint32_t RESERVED13[1]; /**< Reserved for future use **/ |
AnnaBridge | 171:3a7713b1edbc | 77 | __IOM uint32_t ETMITATBCTR0; /**< ETM Integration Test ATB Control 0 Register */ |
AnnaBridge | 171:3a7713b1edbc | 78 | uint32_t RESERVED14[1]; /**< Reserved for future use **/ |
AnnaBridge | 171:3a7713b1edbc | 79 | __IOM uint32_t ETMITCTRL; /**< ETM Integration Control Register */ |
AnnaBridge | 171:3a7713b1edbc | 80 | uint32_t RESERVED15[39]; /**< Reserved for future use **/ |
AnnaBridge | 171:3a7713b1edbc | 81 | __IOM uint32_t ETMCLAIMSET; /**< ETM Claim Tag Set Register */ |
AnnaBridge | 171:3a7713b1edbc | 82 | __IOM uint32_t ETMCLAIMCLR; /**< ETM Claim Tag Clear Register */ |
AnnaBridge | 171:3a7713b1edbc | 83 | uint32_t RESERVED16[2]; /**< Reserved for future use **/ |
AnnaBridge | 171:3a7713b1edbc | 84 | __IOM uint32_t ETMLAR; /**< ETM Lock Access Register */ |
AnnaBridge | 171:3a7713b1edbc | 85 | __IM uint32_t ETMLSR; /**< Lock Status Register */ |
AnnaBridge | 171:3a7713b1edbc | 86 | __IM uint32_t ETMAUTHSTATUS; /**< ETM Authentication Status Register */ |
AnnaBridge | 171:3a7713b1edbc | 87 | uint32_t RESERVED17[4]; /**< Reserved for future use **/ |
AnnaBridge | 171:3a7713b1edbc | 88 | __IM uint32_t ETMDEVTYPE; /**< CoreSight Device Type Register */ |
AnnaBridge | 171:3a7713b1edbc | 89 | __IM uint32_t ETMPIDR4; /**< Peripheral ID4 Register */ |
AnnaBridge | 171:3a7713b1edbc | 90 | __OM uint32_t ETMPIDR5; /**< Peripheral ID5 Register */ |
AnnaBridge | 171:3a7713b1edbc | 91 | __OM uint32_t ETMPIDR6; /**< Peripheral ID6 Register */ |
AnnaBridge | 171:3a7713b1edbc | 92 | __OM uint32_t ETMPIDR7; /**< Peripheral ID7 Register */ |
AnnaBridge | 171:3a7713b1edbc | 93 | __IM uint32_t ETMPIDR0; /**< Peripheral ID0 Register */ |
AnnaBridge | 171:3a7713b1edbc | 94 | __IM uint32_t ETMPIDR1; /**< Peripheral ID1 Register */ |
AnnaBridge | 171:3a7713b1edbc | 95 | __IM uint32_t ETMPIDR2; /**< Peripheral ID2 Register */ |
AnnaBridge | 171:3a7713b1edbc | 96 | __IM uint32_t ETMPIDR3; /**< Peripheral ID3 Register */ |
AnnaBridge | 171:3a7713b1edbc | 97 | __IM uint32_t ETMCIDR0; /**< Component ID0 Register */ |
AnnaBridge | 171:3a7713b1edbc | 98 | __IM uint32_t ETMCIDR1; /**< Component ID1 Register */ |
AnnaBridge | 171:3a7713b1edbc | 99 | __IM uint32_t ETMCIDR2; /**< Component ID2 Register */ |
AnnaBridge | 171:3a7713b1edbc | 100 | __IM uint32_t ETMCIDR3; /**< Component ID3 Register */ |
AnnaBridge | 171:3a7713b1edbc | 101 | } ETM_TypeDef; /** @} */ |
AnnaBridge | 171:3a7713b1edbc | 102 | |
AnnaBridge | 171:3a7713b1edbc | 103 | /**************************************************************************//** |
AnnaBridge | 171:3a7713b1edbc | 104 | * @defgroup EFM32PG12B_ETM_BitFields |
AnnaBridge | 171:3a7713b1edbc | 105 | * @{ |
AnnaBridge | 171:3a7713b1edbc | 106 | *****************************************************************************/ |
AnnaBridge | 171:3a7713b1edbc | 107 | |
AnnaBridge | 171:3a7713b1edbc | 108 | /* Bit fields for ETM ETMCR */ |
AnnaBridge | 171:3a7713b1edbc | 109 | #define _ETM_ETMCR_RESETVALUE 0x00000411UL /**< Default value for ETM_ETMCR */ |
AnnaBridge | 171:3a7713b1edbc | 110 | #define _ETM_ETMCR_MASK 0x10632FF1UL /**< Mask for ETM_ETMCR */ |
AnnaBridge | 171:3a7713b1edbc | 111 | #define ETM_ETMCR_POWERDWN (0x1UL << 0) /**< ETM Control in low power mode */ |
AnnaBridge | 171:3a7713b1edbc | 112 | #define _ETM_ETMCR_POWERDWN_SHIFT 0 /**< Shift value for ETM_POWERDWN */ |
AnnaBridge | 171:3a7713b1edbc | 113 | #define _ETM_ETMCR_POWERDWN_MASK 0x1UL /**< Bit mask for ETM_POWERDWN */ |
AnnaBridge | 171:3a7713b1edbc | 114 | #define _ETM_ETMCR_POWERDWN_DEFAULT 0x00000001UL /**< Mode DEFAULT for ETM_ETMCR */ |
AnnaBridge | 171:3a7713b1edbc | 115 | #define ETM_ETMCR_POWERDWN_DEFAULT (_ETM_ETMCR_POWERDWN_DEFAULT << 0) /**< Shifted mode DEFAULT for ETM_ETMCR */ |
AnnaBridge | 171:3a7713b1edbc | 116 | #define _ETM_ETMCR_PORTSIZE_SHIFT 4 /**< Shift value for ETM_PORTSIZE */ |
AnnaBridge | 171:3a7713b1edbc | 117 | #define _ETM_ETMCR_PORTSIZE_MASK 0x70UL /**< Bit mask for ETM_PORTSIZE */ |
AnnaBridge | 171:3a7713b1edbc | 118 | #define _ETM_ETMCR_PORTSIZE_DEFAULT 0x00000001UL /**< Mode DEFAULT for ETM_ETMCR */ |
AnnaBridge | 171:3a7713b1edbc | 119 | #define ETM_ETMCR_PORTSIZE_DEFAULT (_ETM_ETMCR_PORTSIZE_DEFAULT << 4) /**< Shifted mode DEFAULT for ETM_ETMCR */ |
AnnaBridge | 171:3a7713b1edbc | 120 | #define ETM_ETMCR_STALL (0x1UL << 7) /**< Stall Processor */ |
AnnaBridge | 171:3a7713b1edbc | 121 | #define _ETM_ETMCR_STALL_SHIFT 7 /**< Shift value for ETM_STALL */ |
AnnaBridge | 171:3a7713b1edbc | 122 | #define _ETM_ETMCR_STALL_MASK 0x80UL /**< Bit mask for ETM_STALL */ |
AnnaBridge | 171:3a7713b1edbc | 123 | #define _ETM_ETMCR_STALL_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMCR */ |
AnnaBridge | 171:3a7713b1edbc | 124 | #define ETM_ETMCR_STALL_DEFAULT (_ETM_ETMCR_STALL_DEFAULT << 7) /**< Shifted mode DEFAULT for ETM_ETMCR */ |
AnnaBridge | 171:3a7713b1edbc | 125 | #define ETM_ETMCR_BRANCHOUTPUT (0x1UL << 8) /**< Branch Output */ |
AnnaBridge | 171:3a7713b1edbc | 126 | #define _ETM_ETMCR_BRANCHOUTPUT_SHIFT 8 /**< Shift value for ETM_BRANCHOUTPUT */ |
AnnaBridge | 171:3a7713b1edbc | 127 | #define _ETM_ETMCR_BRANCHOUTPUT_MASK 0x100UL /**< Bit mask for ETM_BRANCHOUTPUT */ |
AnnaBridge | 171:3a7713b1edbc | 128 | #define _ETM_ETMCR_BRANCHOUTPUT_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMCR */ |
AnnaBridge | 171:3a7713b1edbc | 129 | #define ETM_ETMCR_BRANCHOUTPUT_DEFAULT (_ETM_ETMCR_BRANCHOUTPUT_DEFAULT << 8) /**< Shifted mode DEFAULT for ETM_ETMCR */ |
AnnaBridge | 171:3a7713b1edbc | 130 | #define ETM_ETMCR_DBGREQCTRL (0x1UL << 9) /**< Debug Request Control */ |
AnnaBridge | 171:3a7713b1edbc | 131 | #define _ETM_ETMCR_DBGREQCTRL_SHIFT 9 /**< Shift value for ETM_DBGREQCTRL */ |
AnnaBridge | 171:3a7713b1edbc | 132 | #define _ETM_ETMCR_DBGREQCTRL_MASK 0x200UL /**< Bit mask for ETM_DBGREQCTRL */ |
AnnaBridge | 171:3a7713b1edbc | 133 | #define _ETM_ETMCR_DBGREQCTRL_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMCR */ |
AnnaBridge | 171:3a7713b1edbc | 134 | #define ETM_ETMCR_DBGREQCTRL_DEFAULT (_ETM_ETMCR_DBGREQCTRL_DEFAULT << 9) /**< Shifted mode DEFAULT for ETM_ETMCR */ |
AnnaBridge | 171:3a7713b1edbc | 135 | #define ETM_ETMCR_ETMPROG (0x1UL << 10) /**< ETM Programming */ |
AnnaBridge | 171:3a7713b1edbc | 136 | #define _ETM_ETMCR_ETMPROG_SHIFT 10 /**< Shift value for ETM_ETMPROG */ |
AnnaBridge | 171:3a7713b1edbc | 137 | #define _ETM_ETMCR_ETMPROG_MASK 0x400UL /**< Bit mask for ETM_ETMPROG */ |
AnnaBridge | 171:3a7713b1edbc | 138 | #define _ETM_ETMCR_ETMPROG_DEFAULT 0x00000001UL /**< Mode DEFAULT for ETM_ETMCR */ |
AnnaBridge | 171:3a7713b1edbc | 139 | #define ETM_ETMCR_ETMPROG_DEFAULT (_ETM_ETMCR_ETMPROG_DEFAULT << 10) /**< Shifted mode DEFAULT for ETM_ETMCR */ |
AnnaBridge | 171:3a7713b1edbc | 140 | #define ETM_ETMCR_ETMPORTSEL (0x1UL << 11) /**< ETM Port Selection */ |
AnnaBridge | 171:3a7713b1edbc | 141 | #define _ETM_ETMCR_ETMPORTSEL_SHIFT 11 /**< Shift value for ETM_ETMPORTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 142 | #define _ETM_ETMCR_ETMPORTSEL_MASK 0x800UL /**< Bit mask for ETM_ETMPORTSEL */ |
AnnaBridge | 171:3a7713b1edbc | 143 | #define _ETM_ETMCR_ETMPORTSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMCR */ |
AnnaBridge | 171:3a7713b1edbc | 144 | #define _ETM_ETMCR_ETMPORTSEL_ETMLOW 0x00000000UL /**< Mode ETMLOW for ETM_ETMCR */ |
AnnaBridge | 171:3a7713b1edbc | 145 | #define _ETM_ETMCR_ETMPORTSEL_ETMHIGH 0x00000001UL /**< Mode ETMHIGH for ETM_ETMCR */ |
AnnaBridge | 171:3a7713b1edbc | 146 | #define ETM_ETMCR_ETMPORTSEL_DEFAULT (_ETM_ETMCR_ETMPORTSEL_DEFAULT << 11) /**< Shifted mode DEFAULT for ETM_ETMCR */ |
AnnaBridge | 171:3a7713b1edbc | 147 | #define ETM_ETMCR_ETMPORTSEL_ETMLOW (_ETM_ETMCR_ETMPORTSEL_ETMLOW << 11) /**< Shifted mode ETMLOW for ETM_ETMCR */ |
AnnaBridge | 171:3a7713b1edbc | 148 | #define ETM_ETMCR_ETMPORTSEL_ETMHIGH (_ETM_ETMCR_ETMPORTSEL_ETMHIGH << 11) /**< Shifted mode ETMHIGH for ETM_ETMCR */ |
AnnaBridge | 171:3a7713b1edbc | 149 | #define ETM_ETMCR_PORTMODE2 (0x1UL << 13) /**< Port Mode[2] */ |
AnnaBridge | 171:3a7713b1edbc | 150 | #define _ETM_ETMCR_PORTMODE2_SHIFT 13 /**< Shift value for ETM_PORTMODE2 */ |
AnnaBridge | 171:3a7713b1edbc | 151 | #define _ETM_ETMCR_PORTMODE2_MASK 0x2000UL /**< Bit mask for ETM_PORTMODE2 */ |
AnnaBridge | 171:3a7713b1edbc | 152 | #define _ETM_ETMCR_PORTMODE2_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMCR */ |
AnnaBridge | 171:3a7713b1edbc | 153 | #define ETM_ETMCR_PORTMODE2_DEFAULT (_ETM_ETMCR_PORTMODE2_DEFAULT << 13) /**< Shifted mode DEFAULT for ETM_ETMCR */ |
AnnaBridge | 171:3a7713b1edbc | 154 | #define _ETM_ETMCR_PORTMODE_SHIFT 16 /**< Shift value for ETM_PORTMODE */ |
AnnaBridge | 171:3a7713b1edbc | 155 | #define _ETM_ETMCR_PORTMODE_MASK 0x30000UL /**< Bit mask for ETM_PORTMODE */ |
AnnaBridge | 171:3a7713b1edbc | 156 | #define _ETM_ETMCR_PORTMODE_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMCR */ |
AnnaBridge | 171:3a7713b1edbc | 157 | #define ETM_ETMCR_PORTMODE_DEFAULT (_ETM_ETMCR_PORTMODE_DEFAULT << 16) /**< Shifted mode DEFAULT for ETM_ETMCR */ |
AnnaBridge | 171:3a7713b1edbc | 158 | #define _ETM_ETMCR_EPORTSIZE_SHIFT 21 /**< Shift value for ETM_EPORTSIZE */ |
AnnaBridge | 171:3a7713b1edbc | 159 | #define _ETM_ETMCR_EPORTSIZE_MASK 0x600000UL /**< Bit mask for ETM_EPORTSIZE */ |
AnnaBridge | 171:3a7713b1edbc | 160 | #define _ETM_ETMCR_EPORTSIZE_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMCR */ |
AnnaBridge | 171:3a7713b1edbc | 161 | #define ETM_ETMCR_EPORTSIZE_DEFAULT (_ETM_ETMCR_EPORTSIZE_DEFAULT << 21) /**< Shifted mode DEFAULT for ETM_ETMCR */ |
AnnaBridge | 171:3a7713b1edbc | 162 | #define ETM_ETMCR_TSTAMPEN (0x1UL << 28) /**< Time Stamp Enable */ |
AnnaBridge | 171:3a7713b1edbc | 163 | #define _ETM_ETMCR_TSTAMPEN_SHIFT 28 /**< Shift value for ETM_TSTAMPEN */ |
AnnaBridge | 171:3a7713b1edbc | 164 | #define _ETM_ETMCR_TSTAMPEN_MASK 0x10000000UL /**< Bit mask for ETM_TSTAMPEN */ |
AnnaBridge | 171:3a7713b1edbc | 165 | #define _ETM_ETMCR_TSTAMPEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMCR */ |
AnnaBridge | 171:3a7713b1edbc | 166 | #define ETM_ETMCR_TSTAMPEN_DEFAULT (_ETM_ETMCR_TSTAMPEN_DEFAULT << 28) /**< Shifted mode DEFAULT for ETM_ETMCR */ |
AnnaBridge | 171:3a7713b1edbc | 167 | |
AnnaBridge | 171:3a7713b1edbc | 168 | /* Bit fields for ETM ETMCCR */ |
AnnaBridge | 171:3a7713b1edbc | 169 | #define _ETM_ETMCCR_RESETVALUE 0x8C802000UL /**< Default value for ETM_ETMCCR */ |
AnnaBridge | 171:3a7713b1edbc | 170 | #define _ETM_ETMCCR_MASK 0x8FFFFFFFUL /**< Mask for ETM_ETMCCR */ |
AnnaBridge | 171:3a7713b1edbc | 171 | #define _ETM_ETMCCR_ADRCMPPAIR_SHIFT 0 /**< Shift value for ETM_ADRCMPPAIR */ |
AnnaBridge | 171:3a7713b1edbc | 172 | #define _ETM_ETMCCR_ADRCMPPAIR_MASK 0xFUL /**< Bit mask for ETM_ADRCMPPAIR */ |
AnnaBridge | 171:3a7713b1edbc | 173 | #define _ETM_ETMCCR_ADRCMPPAIR_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMCCR */ |
AnnaBridge | 171:3a7713b1edbc | 174 | #define ETM_ETMCCR_ADRCMPPAIR_DEFAULT (_ETM_ETMCCR_ADRCMPPAIR_DEFAULT << 0) /**< Shifted mode DEFAULT for ETM_ETMCCR */ |
AnnaBridge | 171:3a7713b1edbc | 175 | #define _ETM_ETMCCR_DATACMPNUM_SHIFT 4 /**< Shift value for ETM_DATACMPNUM */ |
AnnaBridge | 171:3a7713b1edbc | 176 | #define _ETM_ETMCCR_DATACMPNUM_MASK 0xF0UL /**< Bit mask for ETM_DATACMPNUM */ |
AnnaBridge | 171:3a7713b1edbc | 177 | #define _ETM_ETMCCR_DATACMPNUM_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMCCR */ |
AnnaBridge | 171:3a7713b1edbc | 178 | #define ETM_ETMCCR_DATACMPNUM_DEFAULT (_ETM_ETMCCR_DATACMPNUM_DEFAULT << 4) /**< Shifted mode DEFAULT for ETM_ETMCCR */ |
AnnaBridge | 171:3a7713b1edbc | 179 | #define _ETM_ETMCCR_MMDECCNT_SHIFT 8 /**< Shift value for ETM_MMDECCNT */ |
AnnaBridge | 171:3a7713b1edbc | 180 | #define _ETM_ETMCCR_MMDECCNT_MASK 0x1F00UL /**< Bit mask for ETM_MMDECCNT */ |
AnnaBridge | 171:3a7713b1edbc | 181 | #define _ETM_ETMCCR_MMDECCNT_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMCCR */ |
AnnaBridge | 171:3a7713b1edbc | 182 | #define ETM_ETMCCR_MMDECCNT_DEFAULT (_ETM_ETMCCR_MMDECCNT_DEFAULT << 8) /**< Shifted mode DEFAULT for ETM_ETMCCR */ |
AnnaBridge | 171:3a7713b1edbc | 183 | #define _ETM_ETMCCR_COUNTNUM_SHIFT 13 /**< Shift value for ETM_COUNTNUM */ |
AnnaBridge | 171:3a7713b1edbc | 184 | #define _ETM_ETMCCR_COUNTNUM_MASK 0xE000UL /**< Bit mask for ETM_COUNTNUM */ |
AnnaBridge | 171:3a7713b1edbc | 185 | #define _ETM_ETMCCR_COUNTNUM_DEFAULT 0x00000001UL /**< Mode DEFAULT for ETM_ETMCCR */ |
AnnaBridge | 171:3a7713b1edbc | 186 | #define ETM_ETMCCR_COUNTNUM_DEFAULT (_ETM_ETMCCR_COUNTNUM_DEFAULT << 13) /**< Shifted mode DEFAULT for ETM_ETMCCR */ |
AnnaBridge | 171:3a7713b1edbc | 187 | #define ETM_ETMCCR_SEQPRES (0x1UL << 16) /**< Sequencer Present */ |
AnnaBridge | 171:3a7713b1edbc | 188 | #define _ETM_ETMCCR_SEQPRES_SHIFT 16 /**< Shift value for ETM_SEQPRES */ |
AnnaBridge | 171:3a7713b1edbc | 189 | #define _ETM_ETMCCR_SEQPRES_MASK 0x10000UL /**< Bit mask for ETM_SEQPRES */ |
AnnaBridge | 171:3a7713b1edbc | 190 | #define _ETM_ETMCCR_SEQPRES_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMCCR */ |
AnnaBridge | 171:3a7713b1edbc | 191 | #define ETM_ETMCCR_SEQPRES_DEFAULT (_ETM_ETMCCR_SEQPRES_DEFAULT << 16) /**< Shifted mode DEFAULT for ETM_ETMCCR */ |
AnnaBridge | 171:3a7713b1edbc | 192 | #define _ETM_ETMCCR_EXTINPNUM_SHIFT 17 /**< Shift value for ETM_EXTINPNUM */ |
AnnaBridge | 171:3a7713b1edbc | 193 | #define _ETM_ETMCCR_EXTINPNUM_MASK 0xE0000UL /**< Bit mask for ETM_EXTINPNUM */ |
AnnaBridge | 171:3a7713b1edbc | 194 | #define _ETM_ETMCCR_EXTINPNUM_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMCCR */ |
AnnaBridge | 171:3a7713b1edbc | 195 | #define _ETM_ETMCCR_EXTINPNUM_ZERO 0x00000000UL /**< Mode ZERO for ETM_ETMCCR */ |
AnnaBridge | 171:3a7713b1edbc | 196 | #define _ETM_ETMCCR_EXTINPNUM_ONE 0x00000001UL /**< Mode ONE for ETM_ETMCCR */ |
AnnaBridge | 171:3a7713b1edbc | 197 | #define _ETM_ETMCCR_EXTINPNUM_TWO 0x00000002UL /**< Mode TWO for ETM_ETMCCR */ |
AnnaBridge | 171:3a7713b1edbc | 198 | #define ETM_ETMCCR_EXTINPNUM_DEFAULT (_ETM_ETMCCR_EXTINPNUM_DEFAULT << 17) /**< Shifted mode DEFAULT for ETM_ETMCCR */ |
AnnaBridge | 171:3a7713b1edbc | 199 | #define ETM_ETMCCR_EXTINPNUM_ZERO (_ETM_ETMCCR_EXTINPNUM_ZERO << 17) /**< Shifted mode ZERO for ETM_ETMCCR */ |
AnnaBridge | 171:3a7713b1edbc | 200 | #define ETM_ETMCCR_EXTINPNUM_ONE (_ETM_ETMCCR_EXTINPNUM_ONE << 17) /**< Shifted mode ONE for ETM_ETMCCR */ |
AnnaBridge | 171:3a7713b1edbc | 201 | #define ETM_ETMCCR_EXTINPNUM_TWO (_ETM_ETMCCR_EXTINPNUM_TWO << 17) /**< Shifted mode TWO for ETM_ETMCCR */ |
AnnaBridge | 171:3a7713b1edbc | 202 | #define _ETM_ETMCCR_EXTOUTNUM_SHIFT 20 /**< Shift value for ETM_EXTOUTNUM */ |
AnnaBridge | 171:3a7713b1edbc | 203 | #define _ETM_ETMCCR_EXTOUTNUM_MASK 0x700000UL /**< Bit mask for ETM_EXTOUTNUM */ |
AnnaBridge | 171:3a7713b1edbc | 204 | #define _ETM_ETMCCR_EXTOUTNUM_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMCCR */ |
AnnaBridge | 171:3a7713b1edbc | 205 | #define ETM_ETMCCR_EXTOUTNUM_DEFAULT (_ETM_ETMCCR_EXTOUTNUM_DEFAULT << 20) /**< Shifted mode DEFAULT for ETM_ETMCCR */ |
AnnaBridge | 171:3a7713b1edbc | 206 | #define ETM_ETMCCR_FIFOFULLPRES (0x1UL << 23) /**< FIFIO FULL present */ |
AnnaBridge | 171:3a7713b1edbc | 207 | #define _ETM_ETMCCR_FIFOFULLPRES_SHIFT 23 /**< Shift value for ETM_FIFOFULLPRES */ |
AnnaBridge | 171:3a7713b1edbc | 208 | #define _ETM_ETMCCR_FIFOFULLPRES_MASK 0x800000UL /**< Bit mask for ETM_FIFOFULLPRES */ |
AnnaBridge | 171:3a7713b1edbc | 209 | #define _ETM_ETMCCR_FIFOFULLPRES_DEFAULT 0x00000001UL /**< Mode DEFAULT for ETM_ETMCCR */ |
AnnaBridge | 171:3a7713b1edbc | 210 | #define ETM_ETMCCR_FIFOFULLPRES_DEFAULT (_ETM_ETMCCR_FIFOFULLPRES_DEFAULT << 23) /**< Shifted mode DEFAULT for ETM_ETMCCR */ |
AnnaBridge | 171:3a7713b1edbc | 211 | #define _ETM_ETMCCR_IDCOMPNUM_SHIFT 24 /**< Shift value for ETM_IDCOMPNUM */ |
AnnaBridge | 171:3a7713b1edbc | 212 | #define _ETM_ETMCCR_IDCOMPNUM_MASK 0x3000000UL /**< Bit mask for ETM_IDCOMPNUM */ |
AnnaBridge | 171:3a7713b1edbc | 213 | #define _ETM_ETMCCR_IDCOMPNUM_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMCCR */ |
AnnaBridge | 171:3a7713b1edbc | 214 | #define ETM_ETMCCR_IDCOMPNUM_DEFAULT (_ETM_ETMCCR_IDCOMPNUM_DEFAULT << 24) /**< Shifted mode DEFAULT for ETM_ETMCCR */ |
AnnaBridge | 171:3a7713b1edbc | 215 | #define ETM_ETMCCR_TRACESS (0x1UL << 26) /**< Trace Start/Stop Block Present */ |
AnnaBridge | 171:3a7713b1edbc | 216 | #define _ETM_ETMCCR_TRACESS_SHIFT 26 /**< Shift value for ETM_TRACESS */ |
AnnaBridge | 171:3a7713b1edbc | 217 | #define _ETM_ETMCCR_TRACESS_MASK 0x4000000UL /**< Bit mask for ETM_TRACESS */ |
AnnaBridge | 171:3a7713b1edbc | 218 | #define _ETM_ETMCCR_TRACESS_DEFAULT 0x00000001UL /**< Mode DEFAULT for ETM_ETMCCR */ |
AnnaBridge | 171:3a7713b1edbc | 219 | #define ETM_ETMCCR_TRACESS_DEFAULT (_ETM_ETMCCR_TRACESS_DEFAULT << 26) /**< Shifted mode DEFAULT for ETM_ETMCCR */ |
AnnaBridge | 171:3a7713b1edbc | 220 | #define ETM_ETMCCR_MMACCESS (0x1UL << 27) /**< Coprocessor and Memeory Access */ |
AnnaBridge | 171:3a7713b1edbc | 221 | #define _ETM_ETMCCR_MMACCESS_SHIFT 27 /**< Shift value for ETM_MMACCESS */ |
AnnaBridge | 171:3a7713b1edbc | 222 | #define _ETM_ETMCCR_MMACCESS_MASK 0x8000000UL /**< Bit mask for ETM_MMACCESS */ |
AnnaBridge | 171:3a7713b1edbc | 223 | #define _ETM_ETMCCR_MMACCESS_DEFAULT 0x00000001UL /**< Mode DEFAULT for ETM_ETMCCR */ |
AnnaBridge | 171:3a7713b1edbc | 224 | #define ETM_ETMCCR_MMACCESS_DEFAULT (_ETM_ETMCCR_MMACCESS_DEFAULT << 27) /**< Shifted mode DEFAULT for ETM_ETMCCR */ |
AnnaBridge | 171:3a7713b1edbc | 225 | #define ETM_ETMCCR_ETMID (0x1UL << 31) /**< ETM ID Register Present */ |
AnnaBridge | 171:3a7713b1edbc | 226 | #define _ETM_ETMCCR_ETMID_SHIFT 31 /**< Shift value for ETM_ETMID */ |
AnnaBridge | 171:3a7713b1edbc | 227 | #define _ETM_ETMCCR_ETMID_MASK 0x80000000UL /**< Bit mask for ETM_ETMID */ |
AnnaBridge | 171:3a7713b1edbc | 228 | #define _ETM_ETMCCR_ETMID_DEFAULT 0x00000001UL /**< Mode DEFAULT for ETM_ETMCCR */ |
AnnaBridge | 171:3a7713b1edbc | 229 | #define ETM_ETMCCR_ETMID_DEFAULT (_ETM_ETMCCR_ETMID_DEFAULT << 31) /**< Shifted mode DEFAULT for ETM_ETMCCR */ |
AnnaBridge | 171:3a7713b1edbc | 230 | |
AnnaBridge | 171:3a7713b1edbc | 231 | /* Bit fields for ETM ETMTRIGGER */ |
AnnaBridge | 171:3a7713b1edbc | 232 | #define _ETM_ETMTRIGGER_RESETVALUE 0x00000000UL /**< Default value for ETM_ETMTRIGGER */ |
AnnaBridge | 171:3a7713b1edbc | 233 | #define _ETM_ETMTRIGGER_MASK 0x0001FFFFUL /**< Mask for ETM_ETMTRIGGER */ |
AnnaBridge | 171:3a7713b1edbc | 234 | #define _ETM_ETMTRIGGER_RESA_SHIFT 0 /**< Shift value for ETM_RESA */ |
AnnaBridge | 171:3a7713b1edbc | 235 | #define _ETM_ETMTRIGGER_RESA_MASK 0x7FUL /**< Bit mask for ETM_RESA */ |
AnnaBridge | 171:3a7713b1edbc | 236 | #define _ETM_ETMTRIGGER_RESA_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMTRIGGER */ |
AnnaBridge | 171:3a7713b1edbc | 237 | #define ETM_ETMTRIGGER_RESA_DEFAULT (_ETM_ETMTRIGGER_RESA_DEFAULT << 0) /**< Shifted mode DEFAULT for ETM_ETMTRIGGER */ |
AnnaBridge | 171:3a7713b1edbc | 238 | #define _ETM_ETMTRIGGER_RESB_SHIFT 7 /**< Shift value for ETM_RESB */ |
AnnaBridge | 171:3a7713b1edbc | 239 | #define _ETM_ETMTRIGGER_RESB_MASK 0x3F80UL /**< Bit mask for ETM_RESB */ |
AnnaBridge | 171:3a7713b1edbc | 240 | #define _ETM_ETMTRIGGER_RESB_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMTRIGGER */ |
AnnaBridge | 171:3a7713b1edbc | 241 | #define ETM_ETMTRIGGER_RESB_DEFAULT (_ETM_ETMTRIGGER_RESB_DEFAULT << 7) /**< Shifted mode DEFAULT for ETM_ETMTRIGGER */ |
AnnaBridge | 171:3a7713b1edbc | 242 | #define _ETM_ETMTRIGGER_ETMFCN_SHIFT 14 /**< Shift value for ETM_ETMFCN */ |
AnnaBridge | 171:3a7713b1edbc | 243 | #define _ETM_ETMTRIGGER_ETMFCN_MASK 0x1C000UL /**< Bit mask for ETM_ETMFCN */ |
AnnaBridge | 171:3a7713b1edbc | 244 | #define _ETM_ETMTRIGGER_ETMFCN_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMTRIGGER */ |
AnnaBridge | 171:3a7713b1edbc | 245 | #define ETM_ETMTRIGGER_ETMFCN_DEFAULT (_ETM_ETMTRIGGER_ETMFCN_DEFAULT << 14) /**< Shifted mode DEFAULT for ETM_ETMTRIGGER */ |
AnnaBridge | 171:3a7713b1edbc | 246 | |
AnnaBridge | 171:3a7713b1edbc | 247 | /* Bit fields for ETM ETMSR */ |
AnnaBridge | 171:3a7713b1edbc | 248 | #define _ETM_ETMSR_RESETVALUE 0x00000002UL /**< Default value for ETM_ETMSR */ |
AnnaBridge | 171:3a7713b1edbc | 249 | #define _ETM_ETMSR_MASK 0x0000000FUL /**< Mask for ETM_ETMSR */ |
AnnaBridge | 171:3a7713b1edbc | 250 | #define ETM_ETMSR_ETHOF (0x1UL << 0) /**< ETM Overflow */ |
AnnaBridge | 171:3a7713b1edbc | 251 | #define _ETM_ETMSR_ETHOF_SHIFT 0 /**< Shift value for ETM_ETHOF */ |
AnnaBridge | 171:3a7713b1edbc | 252 | #define _ETM_ETMSR_ETHOF_MASK 0x1UL /**< Bit mask for ETM_ETHOF */ |
AnnaBridge | 171:3a7713b1edbc | 253 | #define _ETM_ETMSR_ETHOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMSR */ |
AnnaBridge | 171:3a7713b1edbc | 254 | #define ETM_ETMSR_ETHOF_DEFAULT (_ETM_ETMSR_ETHOF_DEFAULT << 0) /**< Shifted mode DEFAULT for ETM_ETMSR */ |
AnnaBridge | 171:3a7713b1edbc | 255 | #define ETM_ETMSR_ETMPROGBIT (0x1UL << 1) /**< ETM Programming Bit Status */ |
AnnaBridge | 171:3a7713b1edbc | 256 | #define _ETM_ETMSR_ETMPROGBIT_SHIFT 1 /**< Shift value for ETM_ETMPROGBIT */ |
AnnaBridge | 171:3a7713b1edbc | 257 | #define _ETM_ETMSR_ETMPROGBIT_MASK 0x2UL /**< Bit mask for ETM_ETMPROGBIT */ |
AnnaBridge | 171:3a7713b1edbc | 258 | #define _ETM_ETMSR_ETMPROGBIT_DEFAULT 0x00000001UL /**< Mode DEFAULT for ETM_ETMSR */ |
AnnaBridge | 171:3a7713b1edbc | 259 | #define ETM_ETMSR_ETMPROGBIT_DEFAULT (_ETM_ETMSR_ETMPROGBIT_DEFAULT << 1) /**< Shifted mode DEFAULT for ETM_ETMSR */ |
AnnaBridge | 171:3a7713b1edbc | 260 | #define ETM_ETMSR_TRACESTAT (0x1UL << 2) /**< Trace Start/Stop Status */ |
AnnaBridge | 171:3a7713b1edbc | 261 | #define _ETM_ETMSR_TRACESTAT_SHIFT 2 /**< Shift value for ETM_TRACESTAT */ |
AnnaBridge | 171:3a7713b1edbc | 262 | #define _ETM_ETMSR_TRACESTAT_MASK 0x4UL /**< Bit mask for ETM_TRACESTAT */ |
AnnaBridge | 171:3a7713b1edbc | 263 | #define _ETM_ETMSR_TRACESTAT_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMSR */ |
AnnaBridge | 171:3a7713b1edbc | 264 | #define ETM_ETMSR_TRACESTAT_DEFAULT (_ETM_ETMSR_TRACESTAT_DEFAULT << 2) /**< Shifted mode DEFAULT for ETM_ETMSR */ |
AnnaBridge | 171:3a7713b1edbc | 265 | #define ETM_ETMSR_TRIGBIT (0x1UL << 3) /**< Trigger Bit */ |
AnnaBridge | 171:3a7713b1edbc | 266 | #define _ETM_ETMSR_TRIGBIT_SHIFT 3 /**< Shift value for ETM_TRIGBIT */ |
AnnaBridge | 171:3a7713b1edbc | 267 | #define _ETM_ETMSR_TRIGBIT_MASK 0x8UL /**< Bit mask for ETM_TRIGBIT */ |
AnnaBridge | 171:3a7713b1edbc | 268 | #define _ETM_ETMSR_TRIGBIT_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMSR */ |
AnnaBridge | 171:3a7713b1edbc | 269 | #define ETM_ETMSR_TRIGBIT_DEFAULT (_ETM_ETMSR_TRIGBIT_DEFAULT << 3) /**< Shifted mode DEFAULT for ETM_ETMSR */ |
AnnaBridge | 171:3a7713b1edbc | 270 | |
AnnaBridge | 171:3a7713b1edbc | 271 | /* Bit fields for ETM ETMSCR */ |
AnnaBridge | 171:3a7713b1edbc | 272 | #define _ETM_ETMSCR_RESETVALUE 0x00020D09UL /**< Default value for ETM_ETMSCR */ |
AnnaBridge | 171:3a7713b1edbc | 273 | #define _ETM_ETMSCR_MASK 0x00027F0FUL /**< Mask for ETM_ETMSCR */ |
AnnaBridge | 171:3a7713b1edbc | 274 | #define _ETM_ETMSCR_MAXPORTSIZE_SHIFT 0 /**< Shift value for ETM_MAXPORTSIZE */ |
AnnaBridge | 171:3a7713b1edbc | 275 | #define _ETM_ETMSCR_MAXPORTSIZE_MASK 0x7UL /**< Bit mask for ETM_MAXPORTSIZE */ |
AnnaBridge | 171:3a7713b1edbc | 276 | #define _ETM_ETMSCR_MAXPORTSIZE_DEFAULT 0x00000001UL /**< Mode DEFAULT for ETM_ETMSCR */ |
AnnaBridge | 171:3a7713b1edbc | 277 | #define ETM_ETMSCR_MAXPORTSIZE_DEFAULT (_ETM_ETMSCR_MAXPORTSIZE_DEFAULT << 0) /**< Shifted mode DEFAULT for ETM_ETMSCR */ |
AnnaBridge | 171:3a7713b1edbc | 278 | #define ETM_ETMSCR_FIFOFULL (0x1UL << 8) /**< FIFO FULL Supported */ |
AnnaBridge | 171:3a7713b1edbc | 279 | #define _ETM_ETMSCR_FIFOFULL_SHIFT 8 /**< Shift value for ETM_FIFOFULL */ |
AnnaBridge | 171:3a7713b1edbc | 280 | #define _ETM_ETMSCR_FIFOFULL_MASK 0x100UL /**< Bit mask for ETM_FIFOFULL */ |
AnnaBridge | 171:3a7713b1edbc | 281 | #define _ETM_ETMSCR_FIFOFULL_DEFAULT 0x00000001UL /**< Mode DEFAULT for ETM_ETMSCR */ |
AnnaBridge | 171:3a7713b1edbc | 282 | #define ETM_ETMSCR_FIFOFULL_DEFAULT (_ETM_ETMSCR_FIFOFULL_DEFAULT << 8) /**< Shifted mode DEFAULT for ETM_ETMSCR */ |
AnnaBridge | 171:3a7713b1edbc | 283 | #define ETM_ETMSCR_MAXPORTSIZE3 (0x1UL << 9) /**< Max Port Size[3] */ |
AnnaBridge | 171:3a7713b1edbc | 284 | #define _ETM_ETMSCR_MAXPORTSIZE3_SHIFT 9 /**< Shift value for ETM_MAXPORTSIZE3 */ |
AnnaBridge | 171:3a7713b1edbc | 285 | #define _ETM_ETMSCR_MAXPORTSIZE3_MASK 0x200UL /**< Bit mask for ETM_MAXPORTSIZE3 */ |
AnnaBridge | 171:3a7713b1edbc | 286 | #define _ETM_ETMSCR_MAXPORTSIZE3_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMSCR */ |
AnnaBridge | 171:3a7713b1edbc | 287 | #define ETM_ETMSCR_MAXPORTSIZE3_DEFAULT (_ETM_ETMSCR_MAXPORTSIZE3_DEFAULT << 9) /**< Shifted mode DEFAULT for ETM_ETMSCR */ |
AnnaBridge | 171:3a7713b1edbc | 288 | #define ETM_ETMSCR_PORTSIZE (0x1UL << 10) /**< Port Size Supported */ |
AnnaBridge | 171:3a7713b1edbc | 289 | #define _ETM_ETMSCR_PORTSIZE_SHIFT 10 /**< Shift value for ETM_PORTSIZE */ |
AnnaBridge | 171:3a7713b1edbc | 290 | #define _ETM_ETMSCR_PORTSIZE_MASK 0x400UL /**< Bit mask for ETM_PORTSIZE */ |
AnnaBridge | 171:3a7713b1edbc | 291 | #define _ETM_ETMSCR_PORTSIZE_DEFAULT 0x00000001UL /**< Mode DEFAULT for ETM_ETMSCR */ |
AnnaBridge | 171:3a7713b1edbc | 292 | #define ETM_ETMSCR_PORTSIZE_DEFAULT (_ETM_ETMSCR_PORTSIZE_DEFAULT << 10) /**< Shifted mode DEFAULT for ETM_ETMSCR */ |
AnnaBridge | 171:3a7713b1edbc | 293 | #define ETM_ETMSCR_PORTMODE (0x1UL << 11) /**< Port Mode Supported */ |
AnnaBridge | 171:3a7713b1edbc | 294 | #define _ETM_ETMSCR_PORTMODE_SHIFT 11 /**< Shift value for ETM_PORTMODE */ |
AnnaBridge | 171:3a7713b1edbc | 295 | #define _ETM_ETMSCR_PORTMODE_MASK 0x800UL /**< Bit mask for ETM_PORTMODE */ |
AnnaBridge | 171:3a7713b1edbc | 296 | #define _ETM_ETMSCR_PORTMODE_DEFAULT 0x00000001UL /**< Mode DEFAULT for ETM_ETMSCR */ |
AnnaBridge | 171:3a7713b1edbc | 297 | #define ETM_ETMSCR_PORTMODE_DEFAULT (_ETM_ETMSCR_PORTMODE_DEFAULT << 11) /**< Shifted mode DEFAULT for ETM_ETMSCR */ |
AnnaBridge | 171:3a7713b1edbc | 298 | #define _ETM_ETMSCR_PROCNUM_SHIFT 12 /**< Shift value for ETM_PROCNUM */ |
AnnaBridge | 171:3a7713b1edbc | 299 | #define _ETM_ETMSCR_PROCNUM_MASK 0x7000UL /**< Bit mask for ETM_PROCNUM */ |
AnnaBridge | 171:3a7713b1edbc | 300 | #define _ETM_ETMSCR_PROCNUM_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMSCR */ |
AnnaBridge | 171:3a7713b1edbc | 301 | #define ETM_ETMSCR_PROCNUM_DEFAULT (_ETM_ETMSCR_PROCNUM_DEFAULT << 12) /**< Shifted mode DEFAULT for ETM_ETMSCR */ |
AnnaBridge | 171:3a7713b1edbc | 302 | #define ETM_ETMSCR_NOFETCHCOMP (0x1UL << 17) /**< No Fetch Comparison */ |
AnnaBridge | 171:3a7713b1edbc | 303 | #define _ETM_ETMSCR_NOFETCHCOMP_SHIFT 17 /**< Shift value for ETM_NOFETCHCOMP */ |
AnnaBridge | 171:3a7713b1edbc | 304 | #define _ETM_ETMSCR_NOFETCHCOMP_MASK 0x20000UL /**< Bit mask for ETM_NOFETCHCOMP */ |
AnnaBridge | 171:3a7713b1edbc | 305 | #define _ETM_ETMSCR_NOFETCHCOMP_DEFAULT 0x00000001UL /**< Mode DEFAULT for ETM_ETMSCR */ |
AnnaBridge | 171:3a7713b1edbc | 306 | #define ETM_ETMSCR_NOFETCHCOMP_DEFAULT (_ETM_ETMSCR_NOFETCHCOMP_DEFAULT << 17) /**< Shifted mode DEFAULT for ETM_ETMSCR */ |
AnnaBridge | 171:3a7713b1edbc | 307 | |
AnnaBridge | 171:3a7713b1edbc | 308 | /* Bit fields for ETM ETMTEEVR */ |
AnnaBridge | 171:3a7713b1edbc | 309 | #define _ETM_ETMTEEVR_RESETVALUE 0x00000000UL /**< Default value for ETM_ETMTEEVR */ |
AnnaBridge | 171:3a7713b1edbc | 310 | #define _ETM_ETMTEEVR_MASK 0x0001FFFFUL /**< Mask for ETM_ETMTEEVR */ |
AnnaBridge | 171:3a7713b1edbc | 311 | #define _ETM_ETMTEEVR_RESA_SHIFT 0 /**< Shift value for ETM_RESA */ |
AnnaBridge | 171:3a7713b1edbc | 312 | #define _ETM_ETMTEEVR_RESA_MASK 0x7FUL /**< Bit mask for ETM_RESA */ |
AnnaBridge | 171:3a7713b1edbc | 313 | #define _ETM_ETMTEEVR_RESA_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMTEEVR */ |
AnnaBridge | 171:3a7713b1edbc | 314 | #define ETM_ETMTEEVR_RESA_DEFAULT (_ETM_ETMTEEVR_RESA_DEFAULT << 0) /**< Shifted mode DEFAULT for ETM_ETMTEEVR */ |
AnnaBridge | 171:3a7713b1edbc | 315 | #define _ETM_ETMTEEVR_RESB_SHIFT 7 /**< Shift value for ETM_RESB */ |
AnnaBridge | 171:3a7713b1edbc | 316 | #define _ETM_ETMTEEVR_RESB_MASK 0x3F80UL /**< Bit mask for ETM_RESB */ |
AnnaBridge | 171:3a7713b1edbc | 317 | #define _ETM_ETMTEEVR_RESB_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMTEEVR */ |
AnnaBridge | 171:3a7713b1edbc | 318 | #define ETM_ETMTEEVR_RESB_DEFAULT (_ETM_ETMTEEVR_RESB_DEFAULT << 7) /**< Shifted mode DEFAULT for ETM_ETMTEEVR */ |
AnnaBridge | 171:3a7713b1edbc | 319 | #define _ETM_ETMTEEVR_ETMFCNEN_SHIFT 14 /**< Shift value for ETM_ETMFCNEN */ |
AnnaBridge | 171:3a7713b1edbc | 320 | #define _ETM_ETMTEEVR_ETMFCNEN_MASK 0x1C000UL /**< Bit mask for ETM_ETMFCNEN */ |
AnnaBridge | 171:3a7713b1edbc | 321 | #define _ETM_ETMTEEVR_ETMFCNEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMTEEVR */ |
AnnaBridge | 171:3a7713b1edbc | 322 | #define ETM_ETMTEEVR_ETMFCNEN_DEFAULT (_ETM_ETMTEEVR_ETMFCNEN_DEFAULT << 14) /**< Shifted mode DEFAULT for ETM_ETMTEEVR */ |
AnnaBridge | 171:3a7713b1edbc | 323 | |
AnnaBridge | 171:3a7713b1edbc | 324 | /* Bit fields for ETM ETMTECR1 */ |
AnnaBridge | 171:3a7713b1edbc | 325 | #define _ETM_ETMTECR1_RESETVALUE 0x00000000UL /**< Default value for ETM_ETMTECR1 */ |
AnnaBridge | 171:3a7713b1edbc | 326 | #define _ETM_ETMTECR1_MASK 0x03FFFFFFUL /**< Mask for ETM_ETMTECR1 */ |
AnnaBridge | 171:3a7713b1edbc | 327 | #define _ETM_ETMTECR1_ADRCMP_SHIFT 0 /**< Shift value for ETM_ADRCMP */ |
AnnaBridge | 171:3a7713b1edbc | 328 | #define _ETM_ETMTECR1_ADRCMP_MASK 0xFFUL /**< Bit mask for ETM_ADRCMP */ |
AnnaBridge | 171:3a7713b1edbc | 329 | #define _ETM_ETMTECR1_ADRCMP_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMTECR1 */ |
AnnaBridge | 171:3a7713b1edbc | 330 | #define ETM_ETMTECR1_ADRCMP_DEFAULT (_ETM_ETMTECR1_ADRCMP_DEFAULT << 0) /**< Shifted mode DEFAULT for ETM_ETMTECR1 */ |
AnnaBridge | 171:3a7713b1edbc | 331 | #define _ETM_ETMTECR1_MEMMAP_SHIFT 8 /**< Shift value for ETM_MEMMAP */ |
AnnaBridge | 171:3a7713b1edbc | 332 | #define _ETM_ETMTECR1_MEMMAP_MASK 0xFFFF00UL /**< Bit mask for ETM_MEMMAP */ |
AnnaBridge | 171:3a7713b1edbc | 333 | #define _ETM_ETMTECR1_MEMMAP_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMTECR1 */ |
AnnaBridge | 171:3a7713b1edbc | 334 | #define ETM_ETMTECR1_MEMMAP_DEFAULT (_ETM_ETMTECR1_MEMMAP_DEFAULT << 8) /**< Shifted mode DEFAULT for ETM_ETMTECR1 */ |
AnnaBridge | 171:3a7713b1edbc | 335 | #define ETM_ETMTECR1_INCEXCTL (0x1UL << 24) /**< Trace Include/Exclude Flag */ |
AnnaBridge | 171:3a7713b1edbc | 336 | #define _ETM_ETMTECR1_INCEXCTL_SHIFT 24 /**< Shift value for ETM_INCEXCTL */ |
AnnaBridge | 171:3a7713b1edbc | 337 | #define _ETM_ETMTECR1_INCEXCTL_MASK 0x1000000UL /**< Bit mask for ETM_INCEXCTL */ |
AnnaBridge | 171:3a7713b1edbc | 338 | #define _ETM_ETMTECR1_INCEXCTL_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMTECR1 */ |
AnnaBridge | 171:3a7713b1edbc | 339 | #define _ETM_ETMTECR1_INCEXCTL_INC 0x00000000UL /**< Mode INC for ETM_ETMTECR1 */ |
AnnaBridge | 171:3a7713b1edbc | 340 | #define _ETM_ETMTECR1_INCEXCTL_EXC 0x00000001UL /**< Mode EXC for ETM_ETMTECR1 */ |
AnnaBridge | 171:3a7713b1edbc | 341 | #define ETM_ETMTECR1_INCEXCTL_DEFAULT (_ETM_ETMTECR1_INCEXCTL_DEFAULT << 24) /**< Shifted mode DEFAULT for ETM_ETMTECR1 */ |
AnnaBridge | 171:3a7713b1edbc | 342 | #define ETM_ETMTECR1_INCEXCTL_INC (_ETM_ETMTECR1_INCEXCTL_INC << 24) /**< Shifted mode INC for ETM_ETMTECR1 */ |
AnnaBridge | 171:3a7713b1edbc | 343 | #define ETM_ETMTECR1_INCEXCTL_EXC (_ETM_ETMTECR1_INCEXCTL_EXC << 24) /**< Shifted mode EXC for ETM_ETMTECR1 */ |
AnnaBridge | 171:3a7713b1edbc | 344 | #define ETM_ETMTECR1_TCE (0x1UL << 25) /**< Trace Control Enable */ |
AnnaBridge | 171:3a7713b1edbc | 345 | #define _ETM_ETMTECR1_TCE_SHIFT 25 /**< Shift value for ETM_TCE */ |
AnnaBridge | 171:3a7713b1edbc | 346 | #define _ETM_ETMTECR1_TCE_MASK 0x2000000UL /**< Bit mask for ETM_TCE */ |
AnnaBridge | 171:3a7713b1edbc | 347 | #define _ETM_ETMTECR1_TCE_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMTECR1 */ |
AnnaBridge | 171:3a7713b1edbc | 348 | #define _ETM_ETMTECR1_TCE_EN 0x00000000UL /**< Mode EN for ETM_ETMTECR1 */ |
AnnaBridge | 171:3a7713b1edbc | 349 | #define _ETM_ETMTECR1_TCE_DIS 0x00000001UL /**< Mode DIS for ETM_ETMTECR1 */ |
AnnaBridge | 171:3a7713b1edbc | 350 | #define ETM_ETMTECR1_TCE_DEFAULT (_ETM_ETMTECR1_TCE_DEFAULT << 25) /**< Shifted mode DEFAULT for ETM_ETMTECR1 */ |
AnnaBridge | 171:3a7713b1edbc | 351 | #define ETM_ETMTECR1_TCE_EN (_ETM_ETMTECR1_TCE_EN << 25) /**< Shifted mode EN for ETM_ETMTECR1 */ |
AnnaBridge | 171:3a7713b1edbc | 352 | #define ETM_ETMTECR1_TCE_DIS (_ETM_ETMTECR1_TCE_DIS << 25) /**< Shifted mode DIS for ETM_ETMTECR1 */ |
AnnaBridge | 171:3a7713b1edbc | 353 | |
AnnaBridge | 171:3a7713b1edbc | 354 | /* Bit fields for ETM ETMFFLR */ |
AnnaBridge | 171:3a7713b1edbc | 355 | #define _ETM_ETMFFLR_RESETVALUE 0x00000000UL /**< Default value for ETM_ETMFFLR */ |
AnnaBridge | 171:3a7713b1edbc | 356 | #define _ETM_ETMFFLR_MASK 0x000000FFUL /**< Mask for ETM_ETMFFLR */ |
AnnaBridge | 171:3a7713b1edbc | 357 | #define _ETM_ETMFFLR_BYTENUM_SHIFT 0 /**< Shift value for ETM_BYTENUM */ |
AnnaBridge | 171:3a7713b1edbc | 358 | #define _ETM_ETMFFLR_BYTENUM_MASK 0xFFUL /**< Bit mask for ETM_BYTENUM */ |
AnnaBridge | 171:3a7713b1edbc | 359 | #define _ETM_ETMFFLR_BYTENUM_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMFFLR */ |
AnnaBridge | 171:3a7713b1edbc | 360 | #define ETM_ETMFFLR_BYTENUM_DEFAULT (_ETM_ETMFFLR_BYTENUM_DEFAULT << 0) /**< Shifted mode DEFAULT for ETM_ETMFFLR */ |
AnnaBridge | 171:3a7713b1edbc | 361 | |
AnnaBridge | 171:3a7713b1edbc | 362 | /* Bit fields for ETM ETMCNTRLDVR1 */ |
AnnaBridge | 171:3a7713b1edbc | 363 | #define _ETM_ETMCNTRLDVR1_RESETVALUE 0x00000000UL /**< Default value for ETM_ETMCNTRLDVR1 */ |
AnnaBridge | 171:3a7713b1edbc | 364 | #define _ETM_ETMCNTRLDVR1_MASK 0x0000FFFFUL /**< Mask for ETM_ETMCNTRLDVR1 */ |
AnnaBridge | 171:3a7713b1edbc | 365 | #define _ETM_ETMCNTRLDVR1_COUNT_SHIFT 0 /**< Shift value for ETM_COUNT */ |
AnnaBridge | 171:3a7713b1edbc | 366 | #define _ETM_ETMCNTRLDVR1_COUNT_MASK 0xFFFFUL /**< Bit mask for ETM_COUNT */ |
AnnaBridge | 171:3a7713b1edbc | 367 | #define _ETM_ETMCNTRLDVR1_COUNT_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMCNTRLDVR1 */ |
AnnaBridge | 171:3a7713b1edbc | 368 | #define ETM_ETMCNTRLDVR1_COUNT_DEFAULT (_ETM_ETMCNTRLDVR1_COUNT_DEFAULT << 0) /**< Shifted mode DEFAULT for ETM_ETMCNTRLDVR1 */ |
AnnaBridge | 171:3a7713b1edbc | 369 | |
AnnaBridge | 171:3a7713b1edbc | 370 | /* Bit fields for ETM ETMSYNCFR */ |
AnnaBridge | 171:3a7713b1edbc | 371 | #define _ETM_ETMSYNCFR_RESETVALUE 0x00000400UL /**< Default value for ETM_ETMSYNCFR */ |
AnnaBridge | 171:3a7713b1edbc | 372 | #define _ETM_ETMSYNCFR_MASK 0x00000FFFUL /**< Mask for ETM_ETMSYNCFR */ |
AnnaBridge | 171:3a7713b1edbc | 373 | #define _ETM_ETMSYNCFR_FREQ_SHIFT 0 /**< Shift value for ETM_FREQ */ |
AnnaBridge | 171:3a7713b1edbc | 374 | #define _ETM_ETMSYNCFR_FREQ_MASK 0xFFFUL /**< Bit mask for ETM_FREQ */ |
AnnaBridge | 171:3a7713b1edbc | 375 | #define _ETM_ETMSYNCFR_FREQ_DEFAULT 0x00000400UL /**< Mode DEFAULT for ETM_ETMSYNCFR */ |
AnnaBridge | 171:3a7713b1edbc | 376 | #define ETM_ETMSYNCFR_FREQ_DEFAULT (_ETM_ETMSYNCFR_FREQ_DEFAULT << 0) /**< Shifted mode DEFAULT for ETM_ETMSYNCFR */ |
AnnaBridge | 171:3a7713b1edbc | 377 | |
AnnaBridge | 171:3a7713b1edbc | 378 | /* Bit fields for ETM ETMIDR */ |
AnnaBridge | 171:3a7713b1edbc | 379 | #define _ETM_ETMIDR_RESETVALUE 0x4114F253UL /**< Default value for ETM_ETMIDR */ |
AnnaBridge | 171:3a7713b1edbc | 380 | #define _ETM_ETMIDR_MASK 0xFF1DFFFFUL /**< Mask for ETM_ETMIDR */ |
AnnaBridge | 171:3a7713b1edbc | 381 | #define _ETM_ETMIDR_IMPVER_SHIFT 0 /**< Shift value for ETM_IMPVER */ |
AnnaBridge | 171:3a7713b1edbc | 382 | #define _ETM_ETMIDR_IMPVER_MASK 0xFUL /**< Bit mask for ETM_IMPVER */ |
AnnaBridge | 171:3a7713b1edbc | 383 | #define _ETM_ETMIDR_IMPVER_DEFAULT 0x00000003UL /**< Mode DEFAULT for ETM_ETMIDR */ |
AnnaBridge | 171:3a7713b1edbc | 384 | #define ETM_ETMIDR_IMPVER_DEFAULT (_ETM_ETMIDR_IMPVER_DEFAULT << 0) /**< Shifted mode DEFAULT for ETM_ETMIDR */ |
AnnaBridge | 171:3a7713b1edbc | 385 | #define _ETM_ETMIDR_ETMMINVER_SHIFT 4 /**< Shift value for ETM_ETMMINVER */ |
AnnaBridge | 171:3a7713b1edbc | 386 | #define _ETM_ETMIDR_ETMMINVER_MASK 0xF0UL /**< Bit mask for ETM_ETMMINVER */ |
AnnaBridge | 171:3a7713b1edbc | 387 | #define _ETM_ETMIDR_ETMMINVER_DEFAULT 0x00000005UL /**< Mode DEFAULT for ETM_ETMIDR */ |
AnnaBridge | 171:3a7713b1edbc | 388 | #define ETM_ETMIDR_ETMMINVER_DEFAULT (_ETM_ETMIDR_ETMMINVER_DEFAULT << 4) /**< Shifted mode DEFAULT for ETM_ETMIDR */ |
AnnaBridge | 171:3a7713b1edbc | 389 | #define _ETM_ETMIDR_ETMMAJVER_SHIFT 8 /**< Shift value for ETM_ETMMAJVER */ |
AnnaBridge | 171:3a7713b1edbc | 390 | #define _ETM_ETMIDR_ETMMAJVER_MASK 0xF00UL /**< Bit mask for ETM_ETMMAJVER */ |
AnnaBridge | 171:3a7713b1edbc | 391 | #define _ETM_ETMIDR_ETMMAJVER_DEFAULT 0x00000002UL /**< Mode DEFAULT for ETM_ETMIDR */ |
AnnaBridge | 171:3a7713b1edbc | 392 | #define ETM_ETMIDR_ETMMAJVER_DEFAULT (_ETM_ETMIDR_ETMMAJVER_DEFAULT << 8) /**< Shifted mode DEFAULT for ETM_ETMIDR */ |
AnnaBridge | 171:3a7713b1edbc | 393 | #define _ETM_ETMIDR_PROCFAM_SHIFT 12 /**< Shift value for ETM_PROCFAM */ |
AnnaBridge | 171:3a7713b1edbc | 394 | #define _ETM_ETMIDR_PROCFAM_MASK 0xF000UL /**< Bit mask for ETM_PROCFAM */ |
AnnaBridge | 171:3a7713b1edbc | 395 | #define _ETM_ETMIDR_PROCFAM_DEFAULT 0x0000000FUL /**< Mode DEFAULT for ETM_ETMIDR */ |
AnnaBridge | 171:3a7713b1edbc | 396 | #define ETM_ETMIDR_PROCFAM_DEFAULT (_ETM_ETMIDR_PROCFAM_DEFAULT << 12) /**< Shifted mode DEFAULT for ETM_ETMIDR */ |
AnnaBridge | 171:3a7713b1edbc | 397 | #define ETM_ETMIDR_LPCF (0x1UL << 16) /**< Load PC First */ |
AnnaBridge | 171:3a7713b1edbc | 398 | #define _ETM_ETMIDR_LPCF_SHIFT 16 /**< Shift value for ETM_LPCF */ |
AnnaBridge | 171:3a7713b1edbc | 399 | #define _ETM_ETMIDR_LPCF_MASK 0x10000UL /**< Bit mask for ETM_LPCF */ |
AnnaBridge | 171:3a7713b1edbc | 400 | #define _ETM_ETMIDR_LPCF_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMIDR */ |
AnnaBridge | 171:3a7713b1edbc | 401 | #define ETM_ETMIDR_LPCF_DEFAULT (_ETM_ETMIDR_LPCF_DEFAULT << 16) /**< Shifted mode DEFAULT for ETM_ETMIDR */ |
AnnaBridge | 171:3a7713b1edbc | 402 | #define ETM_ETMIDR_THUMBT (0x1UL << 18) /**< 32-bit Thumb Instruction Tracing */ |
AnnaBridge | 171:3a7713b1edbc | 403 | #define _ETM_ETMIDR_THUMBT_SHIFT 18 /**< Shift value for ETM_THUMBT */ |
AnnaBridge | 171:3a7713b1edbc | 404 | #define _ETM_ETMIDR_THUMBT_MASK 0x40000UL /**< Bit mask for ETM_THUMBT */ |
AnnaBridge | 171:3a7713b1edbc | 405 | #define _ETM_ETMIDR_THUMBT_DEFAULT 0x00000001UL /**< Mode DEFAULT for ETM_ETMIDR */ |
AnnaBridge | 171:3a7713b1edbc | 406 | #define ETM_ETMIDR_THUMBT_DEFAULT (_ETM_ETMIDR_THUMBT_DEFAULT << 18) /**< Shifted mode DEFAULT for ETM_ETMIDR */ |
AnnaBridge | 171:3a7713b1edbc | 407 | #define ETM_ETMIDR_SECEXT (0x1UL << 19) /**< Security Extension Support */ |
AnnaBridge | 171:3a7713b1edbc | 408 | #define _ETM_ETMIDR_SECEXT_SHIFT 19 /**< Shift value for ETM_SECEXT */ |
AnnaBridge | 171:3a7713b1edbc | 409 | #define _ETM_ETMIDR_SECEXT_MASK 0x80000UL /**< Bit mask for ETM_SECEXT */ |
AnnaBridge | 171:3a7713b1edbc | 410 | #define _ETM_ETMIDR_SECEXT_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMIDR */ |
AnnaBridge | 171:3a7713b1edbc | 411 | #define ETM_ETMIDR_SECEXT_DEFAULT (_ETM_ETMIDR_SECEXT_DEFAULT << 19) /**< Shifted mode DEFAULT for ETM_ETMIDR */ |
AnnaBridge | 171:3a7713b1edbc | 412 | #define ETM_ETMIDR_BPE (0x1UL << 20) /**< Branch Packet Encoding */ |
AnnaBridge | 171:3a7713b1edbc | 413 | #define _ETM_ETMIDR_BPE_SHIFT 20 /**< Shift value for ETM_BPE */ |
AnnaBridge | 171:3a7713b1edbc | 414 | #define _ETM_ETMIDR_BPE_MASK 0x100000UL /**< Bit mask for ETM_BPE */ |
AnnaBridge | 171:3a7713b1edbc | 415 | #define _ETM_ETMIDR_BPE_DEFAULT 0x00000001UL /**< Mode DEFAULT for ETM_ETMIDR */ |
AnnaBridge | 171:3a7713b1edbc | 416 | #define ETM_ETMIDR_BPE_DEFAULT (_ETM_ETMIDR_BPE_DEFAULT << 20) /**< Shifted mode DEFAULT for ETM_ETMIDR */ |
AnnaBridge | 171:3a7713b1edbc | 417 | #define _ETM_ETMIDR_IMPCODE_SHIFT 24 /**< Shift value for ETM_IMPCODE */ |
AnnaBridge | 171:3a7713b1edbc | 418 | #define _ETM_ETMIDR_IMPCODE_MASK 0xFF000000UL /**< Bit mask for ETM_IMPCODE */ |
AnnaBridge | 171:3a7713b1edbc | 419 | #define _ETM_ETMIDR_IMPCODE_DEFAULT 0x00000041UL /**< Mode DEFAULT for ETM_ETMIDR */ |
AnnaBridge | 171:3a7713b1edbc | 420 | #define ETM_ETMIDR_IMPCODE_DEFAULT (_ETM_ETMIDR_IMPCODE_DEFAULT << 24) /**< Shifted mode DEFAULT for ETM_ETMIDR */ |
AnnaBridge | 171:3a7713b1edbc | 421 | |
AnnaBridge | 171:3a7713b1edbc | 422 | /* Bit fields for ETM ETMCCER */ |
AnnaBridge | 171:3a7713b1edbc | 423 | #define _ETM_ETMCCER_RESETVALUE 0x18541800UL /**< Default value for ETM_ETMCCER */ |
AnnaBridge | 171:3a7713b1edbc | 424 | #define _ETM_ETMCCER_MASK 0x387FFFFBUL /**< Mask for ETM_ETMCCER */ |
AnnaBridge | 171:3a7713b1edbc | 425 | #define _ETM_ETMCCER_EXTINPSEL_SHIFT 0 /**< Shift value for ETM_EXTINPSEL */ |
AnnaBridge | 171:3a7713b1edbc | 426 | #define _ETM_ETMCCER_EXTINPSEL_MASK 0x3UL /**< Bit mask for ETM_EXTINPSEL */ |
AnnaBridge | 171:3a7713b1edbc | 427 | #define _ETM_ETMCCER_EXTINPSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMCCER */ |
AnnaBridge | 171:3a7713b1edbc | 428 | #define ETM_ETMCCER_EXTINPSEL_DEFAULT (_ETM_ETMCCER_EXTINPSEL_DEFAULT << 0) /**< Shifted mode DEFAULT for ETM_ETMCCER */ |
AnnaBridge | 171:3a7713b1edbc | 429 | #define _ETM_ETMCCER_EXTINPBUS_SHIFT 3 /**< Shift value for ETM_EXTINPBUS */ |
AnnaBridge | 171:3a7713b1edbc | 430 | #define _ETM_ETMCCER_EXTINPBUS_MASK 0x7F8UL /**< Bit mask for ETM_EXTINPBUS */ |
AnnaBridge | 171:3a7713b1edbc | 431 | #define _ETM_ETMCCER_EXTINPBUS_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMCCER */ |
AnnaBridge | 171:3a7713b1edbc | 432 | #define ETM_ETMCCER_EXTINPBUS_DEFAULT (_ETM_ETMCCER_EXTINPBUS_DEFAULT << 3) /**< Shifted mode DEFAULT for ETM_ETMCCER */ |
AnnaBridge | 171:3a7713b1edbc | 433 | #define ETM_ETMCCER_READREGS (0x1UL << 11) /**< Readable Registers */ |
AnnaBridge | 171:3a7713b1edbc | 434 | #define _ETM_ETMCCER_READREGS_SHIFT 11 /**< Shift value for ETM_READREGS */ |
AnnaBridge | 171:3a7713b1edbc | 435 | #define _ETM_ETMCCER_READREGS_MASK 0x800UL /**< Bit mask for ETM_READREGS */ |
AnnaBridge | 171:3a7713b1edbc | 436 | #define _ETM_ETMCCER_READREGS_DEFAULT 0x00000001UL /**< Mode DEFAULT for ETM_ETMCCER */ |
AnnaBridge | 171:3a7713b1edbc | 437 | #define ETM_ETMCCER_READREGS_DEFAULT (_ETM_ETMCCER_READREGS_DEFAULT << 11) /**< Shifted mode DEFAULT for ETM_ETMCCER */ |
AnnaBridge | 171:3a7713b1edbc | 438 | #define ETM_ETMCCER_DADDRCMP (0x1UL << 12) /**< Data Address comparisons */ |
AnnaBridge | 171:3a7713b1edbc | 439 | #define _ETM_ETMCCER_DADDRCMP_SHIFT 12 /**< Shift value for ETM_DADDRCMP */ |
AnnaBridge | 171:3a7713b1edbc | 440 | #define _ETM_ETMCCER_DADDRCMP_MASK 0x1000UL /**< Bit mask for ETM_DADDRCMP */ |
AnnaBridge | 171:3a7713b1edbc | 441 | #define _ETM_ETMCCER_DADDRCMP_DEFAULT 0x00000001UL /**< Mode DEFAULT for ETM_ETMCCER */ |
AnnaBridge | 171:3a7713b1edbc | 442 | #define ETM_ETMCCER_DADDRCMP_DEFAULT (_ETM_ETMCCER_DADDRCMP_DEFAULT << 12) /**< Shifted mode DEFAULT for ETM_ETMCCER */ |
AnnaBridge | 171:3a7713b1edbc | 443 | #define _ETM_ETMCCER_INSTRES_SHIFT 13 /**< Shift value for ETM_INSTRES */ |
AnnaBridge | 171:3a7713b1edbc | 444 | #define _ETM_ETMCCER_INSTRES_MASK 0xE000UL /**< Bit mask for ETM_INSTRES */ |
AnnaBridge | 171:3a7713b1edbc | 445 | #define _ETM_ETMCCER_INSTRES_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMCCER */ |
AnnaBridge | 171:3a7713b1edbc | 446 | #define ETM_ETMCCER_INSTRES_DEFAULT (_ETM_ETMCCER_INSTRES_DEFAULT << 13) /**< Shifted mode DEFAULT for ETM_ETMCCER */ |
AnnaBridge | 171:3a7713b1edbc | 447 | #define _ETM_ETMCCER_EICEWPNT_SHIFT 16 /**< Shift value for ETM_EICEWPNT */ |
AnnaBridge | 171:3a7713b1edbc | 448 | #define _ETM_ETMCCER_EICEWPNT_MASK 0xF0000UL /**< Bit mask for ETM_EICEWPNT */ |
AnnaBridge | 171:3a7713b1edbc | 449 | #define _ETM_ETMCCER_EICEWPNT_DEFAULT 0x00000004UL /**< Mode DEFAULT for ETM_ETMCCER */ |
AnnaBridge | 171:3a7713b1edbc | 450 | #define ETM_ETMCCER_EICEWPNT_DEFAULT (_ETM_ETMCCER_EICEWPNT_DEFAULT << 16) /**< Shifted mode DEFAULT for ETM_ETMCCER */ |
AnnaBridge | 171:3a7713b1edbc | 451 | #define ETM_ETMCCER_TEICEWPNT (0x1UL << 20) /**< Trace Sart/Stop Block Uses EmbeddedICE watchpoint inputs */ |
AnnaBridge | 171:3a7713b1edbc | 452 | #define _ETM_ETMCCER_TEICEWPNT_SHIFT 20 /**< Shift value for ETM_TEICEWPNT */ |
AnnaBridge | 171:3a7713b1edbc | 453 | #define _ETM_ETMCCER_TEICEWPNT_MASK 0x100000UL /**< Bit mask for ETM_TEICEWPNT */ |
AnnaBridge | 171:3a7713b1edbc | 454 | #define _ETM_ETMCCER_TEICEWPNT_DEFAULT 0x00000001UL /**< Mode DEFAULT for ETM_ETMCCER */ |
AnnaBridge | 171:3a7713b1edbc | 455 | #define ETM_ETMCCER_TEICEWPNT_DEFAULT (_ETM_ETMCCER_TEICEWPNT_DEFAULT << 20) /**< Shifted mode DEFAULT for ETM_ETMCCER */ |
AnnaBridge | 171:3a7713b1edbc | 456 | #define ETM_ETMCCER_EICEIMP (0x1UL << 21) /**< EmbeddedICE Behavior control Implemented */ |
AnnaBridge | 171:3a7713b1edbc | 457 | #define _ETM_ETMCCER_EICEIMP_SHIFT 21 /**< Shift value for ETM_EICEIMP */ |
AnnaBridge | 171:3a7713b1edbc | 458 | #define _ETM_ETMCCER_EICEIMP_MASK 0x200000UL /**< Bit mask for ETM_EICEIMP */ |
AnnaBridge | 171:3a7713b1edbc | 459 | #define _ETM_ETMCCER_EICEIMP_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMCCER */ |
AnnaBridge | 171:3a7713b1edbc | 460 | #define ETM_ETMCCER_EICEIMP_DEFAULT (_ETM_ETMCCER_EICEIMP_DEFAULT << 21) /**< Shifted mode DEFAULT for ETM_ETMCCER */ |
AnnaBridge | 171:3a7713b1edbc | 461 | #define ETM_ETMCCER_TIMP (0x1UL << 22) /**< Timestamping Implemented */ |
AnnaBridge | 171:3a7713b1edbc | 462 | #define _ETM_ETMCCER_TIMP_SHIFT 22 /**< Shift value for ETM_TIMP */ |
AnnaBridge | 171:3a7713b1edbc | 463 | #define _ETM_ETMCCER_TIMP_MASK 0x400000UL /**< Bit mask for ETM_TIMP */ |
AnnaBridge | 171:3a7713b1edbc | 464 | #define _ETM_ETMCCER_TIMP_DEFAULT 0x00000001UL /**< Mode DEFAULT for ETM_ETMCCER */ |
AnnaBridge | 171:3a7713b1edbc | 465 | #define ETM_ETMCCER_TIMP_DEFAULT (_ETM_ETMCCER_TIMP_DEFAULT << 22) /**< Shifted mode DEFAULT for ETM_ETMCCER */ |
AnnaBridge | 171:3a7713b1edbc | 466 | #define ETM_ETMCCER_RFCNT (0x1UL << 27) /**< Reduced Function Counter */ |
AnnaBridge | 171:3a7713b1edbc | 467 | #define _ETM_ETMCCER_RFCNT_SHIFT 27 /**< Shift value for ETM_RFCNT */ |
AnnaBridge | 171:3a7713b1edbc | 468 | #define _ETM_ETMCCER_RFCNT_MASK 0x8000000UL /**< Bit mask for ETM_RFCNT */ |
AnnaBridge | 171:3a7713b1edbc | 469 | #define _ETM_ETMCCER_RFCNT_DEFAULT 0x00000001UL /**< Mode DEFAULT for ETM_ETMCCER */ |
AnnaBridge | 171:3a7713b1edbc | 470 | #define ETM_ETMCCER_RFCNT_DEFAULT (_ETM_ETMCCER_RFCNT_DEFAULT << 27) /**< Shifted mode DEFAULT for ETM_ETMCCER */ |
AnnaBridge | 171:3a7713b1edbc | 471 | #define ETM_ETMCCER_TENC (0x1UL << 28) /**< Timestamp Encoding */ |
AnnaBridge | 171:3a7713b1edbc | 472 | #define _ETM_ETMCCER_TENC_SHIFT 28 /**< Shift value for ETM_TENC */ |
AnnaBridge | 171:3a7713b1edbc | 473 | #define _ETM_ETMCCER_TENC_MASK 0x10000000UL /**< Bit mask for ETM_TENC */ |
AnnaBridge | 171:3a7713b1edbc | 474 | #define _ETM_ETMCCER_TENC_DEFAULT 0x00000001UL /**< Mode DEFAULT for ETM_ETMCCER */ |
AnnaBridge | 171:3a7713b1edbc | 475 | #define ETM_ETMCCER_TENC_DEFAULT (_ETM_ETMCCER_TENC_DEFAULT << 28) /**< Shifted mode DEFAULT for ETM_ETMCCER */ |
AnnaBridge | 171:3a7713b1edbc | 476 | #define ETM_ETMCCER_TSIZE (0x1UL << 29) /**< Timestamp Size */ |
AnnaBridge | 171:3a7713b1edbc | 477 | #define _ETM_ETMCCER_TSIZE_SHIFT 29 /**< Shift value for ETM_TSIZE */ |
AnnaBridge | 171:3a7713b1edbc | 478 | #define _ETM_ETMCCER_TSIZE_MASK 0x20000000UL /**< Bit mask for ETM_TSIZE */ |
AnnaBridge | 171:3a7713b1edbc | 479 | #define _ETM_ETMCCER_TSIZE_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMCCER */ |
AnnaBridge | 171:3a7713b1edbc | 480 | #define ETM_ETMCCER_TSIZE_DEFAULT (_ETM_ETMCCER_TSIZE_DEFAULT << 29) /**< Shifted mode DEFAULT for ETM_ETMCCER */ |
AnnaBridge | 171:3a7713b1edbc | 481 | |
AnnaBridge | 171:3a7713b1edbc | 482 | /* Bit fields for ETM ETMTESSEICR */ |
AnnaBridge | 171:3a7713b1edbc | 483 | #define _ETM_ETMTESSEICR_RESETVALUE 0x00000000UL /**< Default value for ETM_ETMTESSEICR */ |
AnnaBridge | 171:3a7713b1edbc | 484 | #define _ETM_ETMTESSEICR_MASK 0x000F000FUL /**< Mask for ETM_ETMTESSEICR */ |
AnnaBridge | 171:3a7713b1edbc | 485 | #define _ETM_ETMTESSEICR_STARTRSEL_SHIFT 0 /**< Shift value for ETM_STARTRSEL */ |
AnnaBridge | 171:3a7713b1edbc | 486 | #define _ETM_ETMTESSEICR_STARTRSEL_MASK 0xFUL /**< Bit mask for ETM_STARTRSEL */ |
AnnaBridge | 171:3a7713b1edbc | 487 | #define _ETM_ETMTESSEICR_STARTRSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMTESSEICR */ |
AnnaBridge | 171:3a7713b1edbc | 488 | #define ETM_ETMTESSEICR_STARTRSEL_DEFAULT (_ETM_ETMTESSEICR_STARTRSEL_DEFAULT << 0) /**< Shifted mode DEFAULT for ETM_ETMTESSEICR */ |
AnnaBridge | 171:3a7713b1edbc | 489 | #define _ETM_ETMTESSEICR_STOPRSEL_SHIFT 16 /**< Shift value for ETM_STOPRSEL */ |
AnnaBridge | 171:3a7713b1edbc | 490 | #define _ETM_ETMTESSEICR_STOPRSEL_MASK 0xF0000UL /**< Bit mask for ETM_STOPRSEL */ |
AnnaBridge | 171:3a7713b1edbc | 491 | #define _ETM_ETMTESSEICR_STOPRSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMTESSEICR */ |
AnnaBridge | 171:3a7713b1edbc | 492 | #define ETM_ETMTESSEICR_STOPRSEL_DEFAULT (_ETM_ETMTESSEICR_STOPRSEL_DEFAULT << 16) /**< Shifted mode DEFAULT for ETM_ETMTESSEICR */ |
AnnaBridge | 171:3a7713b1edbc | 493 | |
AnnaBridge | 171:3a7713b1edbc | 494 | /* Bit fields for ETM ETMTSEVR */ |
AnnaBridge | 171:3a7713b1edbc | 495 | #define _ETM_ETMTSEVR_RESETVALUE 0x00000000UL /**< Default value for ETM_ETMTSEVR */ |
AnnaBridge | 171:3a7713b1edbc | 496 | #define _ETM_ETMTSEVR_MASK 0x0001FFFFUL /**< Mask for ETM_ETMTSEVR */ |
AnnaBridge | 171:3a7713b1edbc | 497 | #define _ETM_ETMTSEVR_RESAEVT_SHIFT 0 /**< Shift value for ETM_RESAEVT */ |
AnnaBridge | 171:3a7713b1edbc | 498 | #define _ETM_ETMTSEVR_RESAEVT_MASK 0x7FUL /**< Bit mask for ETM_RESAEVT */ |
AnnaBridge | 171:3a7713b1edbc | 499 | #define _ETM_ETMTSEVR_RESAEVT_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMTSEVR */ |
AnnaBridge | 171:3a7713b1edbc | 500 | #define ETM_ETMTSEVR_RESAEVT_DEFAULT (_ETM_ETMTSEVR_RESAEVT_DEFAULT << 0) /**< Shifted mode DEFAULT for ETM_ETMTSEVR */ |
AnnaBridge | 171:3a7713b1edbc | 501 | #define _ETM_ETMTSEVR_RESBEVT_SHIFT 7 /**< Shift value for ETM_RESBEVT */ |
AnnaBridge | 171:3a7713b1edbc | 502 | #define _ETM_ETMTSEVR_RESBEVT_MASK 0x3F80UL /**< Bit mask for ETM_RESBEVT */ |
AnnaBridge | 171:3a7713b1edbc | 503 | #define _ETM_ETMTSEVR_RESBEVT_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMTSEVR */ |
AnnaBridge | 171:3a7713b1edbc | 504 | #define ETM_ETMTSEVR_RESBEVT_DEFAULT (_ETM_ETMTSEVR_RESBEVT_DEFAULT << 7) /**< Shifted mode DEFAULT for ETM_ETMTSEVR */ |
AnnaBridge | 171:3a7713b1edbc | 505 | #define _ETM_ETMTSEVR_ETMFCNEVT_SHIFT 14 /**< Shift value for ETM_ETMFCNEVT */ |
AnnaBridge | 171:3a7713b1edbc | 506 | #define _ETM_ETMTSEVR_ETMFCNEVT_MASK 0x1C000UL /**< Bit mask for ETM_ETMFCNEVT */ |
AnnaBridge | 171:3a7713b1edbc | 507 | #define _ETM_ETMTSEVR_ETMFCNEVT_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMTSEVR */ |
AnnaBridge | 171:3a7713b1edbc | 508 | #define ETM_ETMTSEVR_ETMFCNEVT_DEFAULT (_ETM_ETMTSEVR_ETMFCNEVT_DEFAULT << 14) /**< Shifted mode DEFAULT for ETM_ETMTSEVR */ |
AnnaBridge | 171:3a7713b1edbc | 509 | |
AnnaBridge | 171:3a7713b1edbc | 510 | /* Bit fields for ETM ETMTRACEIDR */ |
AnnaBridge | 171:3a7713b1edbc | 511 | #define _ETM_ETMTRACEIDR_RESETVALUE 0x00000000UL /**< Default value for ETM_ETMTRACEIDR */ |
AnnaBridge | 171:3a7713b1edbc | 512 | #define _ETM_ETMTRACEIDR_MASK 0x0000007FUL /**< Mask for ETM_ETMTRACEIDR */ |
AnnaBridge | 171:3a7713b1edbc | 513 | #define _ETM_ETMTRACEIDR_TRACEID_SHIFT 0 /**< Shift value for ETM_TRACEID */ |
AnnaBridge | 171:3a7713b1edbc | 514 | #define _ETM_ETMTRACEIDR_TRACEID_MASK 0x7FUL /**< Bit mask for ETM_TRACEID */ |
AnnaBridge | 171:3a7713b1edbc | 515 | #define _ETM_ETMTRACEIDR_TRACEID_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMTRACEIDR */ |
AnnaBridge | 171:3a7713b1edbc | 516 | #define ETM_ETMTRACEIDR_TRACEID_DEFAULT (_ETM_ETMTRACEIDR_TRACEID_DEFAULT << 0) /**< Shifted mode DEFAULT for ETM_ETMTRACEIDR */ |
AnnaBridge | 171:3a7713b1edbc | 517 | |
AnnaBridge | 171:3a7713b1edbc | 518 | /* Bit fields for ETM ETMIDR2 */ |
AnnaBridge | 171:3a7713b1edbc | 519 | #define _ETM_ETMIDR2_RESETVALUE 0x00000000UL /**< Default value for ETM_ETMIDR2 */ |
AnnaBridge | 171:3a7713b1edbc | 520 | #define _ETM_ETMIDR2_MASK 0x00000003UL /**< Mask for ETM_ETMIDR2 */ |
AnnaBridge | 171:3a7713b1edbc | 521 | #define ETM_ETMIDR2_RFE (0x1UL << 0) /**< RFE Transfer Order */ |
AnnaBridge | 171:3a7713b1edbc | 522 | #define _ETM_ETMIDR2_RFE_SHIFT 0 /**< Shift value for ETM_RFE */ |
AnnaBridge | 171:3a7713b1edbc | 523 | #define _ETM_ETMIDR2_RFE_MASK 0x1UL /**< Bit mask for ETM_RFE */ |
AnnaBridge | 171:3a7713b1edbc | 524 | #define _ETM_ETMIDR2_RFE_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMIDR2 */ |
AnnaBridge | 171:3a7713b1edbc | 525 | #define _ETM_ETMIDR2_RFE_PC 0x00000000UL /**< Mode PC for ETM_ETMIDR2 */ |
AnnaBridge | 171:3a7713b1edbc | 526 | #define _ETM_ETMIDR2_RFE_CPSR 0x00000001UL /**< Mode CPSR for ETM_ETMIDR2 */ |
AnnaBridge | 171:3a7713b1edbc | 527 | #define ETM_ETMIDR2_RFE_DEFAULT (_ETM_ETMIDR2_RFE_DEFAULT << 0) /**< Shifted mode DEFAULT for ETM_ETMIDR2 */ |
AnnaBridge | 171:3a7713b1edbc | 528 | #define ETM_ETMIDR2_RFE_PC (_ETM_ETMIDR2_RFE_PC << 0) /**< Shifted mode PC for ETM_ETMIDR2 */ |
AnnaBridge | 171:3a7713b1edbc | 529 | #define ETM_ETMIDR2_RFE_CPSR (_ETM_ETMIDR2_RFE_CPSR << 0) /**< Shifted mode CPSR for ETM_ETMIDR2 */ |
AnnaBridge | 171:3a7713b1edbc | 530 | #define ETM_ETMIDR2_SWP (0x1UL << 1) /**< SWP Transfer Order */ |
AnnaBridge | 171:3a7713b1edbc | 531 | #define _ETM_ETMIDR2_SWP_SHIFT 1 /**< Shift value for ETM_SWP */ |
AnnaBridge | 171:3a7713b1edbc | 532 | #define _ETM_ETMIDR2_SWP_MASK 0x2UL /**< Bit mask for ETM_SWP */ |
AnnaBridge | 171:3a7713b1edbc | 533 | #define _ETM_ETMIDR2_SWP_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMIDR2 */ |
AnnaBridge | 171:3a7713b1edbc | 534 | #define _ETM_ETMIDR2_SWP_LOAD 0x00000000UL /**< Mode LOAD for ETM_ETMIDR2 */ |
AnnaBridge | 171:3a7713b1edbc | 535 | #define _ETM_ETMIDR2_SWP_STORE 0x00000001UL /**< Mode STORE for ETM_ETMIDR2 */ |
AnnaBridge | 171:3a7713b1edbc | 536 | #define ETM_ETMIDR2_SWP_DEFAULT (_ETM_ETMIDR2_SWP_DEFAULT << 1) /**< Shifted mode DEFAULT for ETM_ETMIDR2 */ |
AnnaBridge | 171:3a7713b1edbc | 537 | #define ETM_ETMIDR2_SWP_LOAD (_ETM_ETMIDR2_SWP_LOAD << 1) /**< Shifted mode LOAD for ETM_ETMIDR2 */ |
AnnaBridge | 171:3a7713b1edbc | 538 | #define ETM_ETMIDR2_SWP_STORE (_ETM_ETMIDR2_SWP_STORE << 1) /**< Shifted mode STORE for ETM_ETMIDR2 */ |
AnnaBridge | 171:3a7713b1edbc | 539 | |
AnnaBridge | 171:3a7713b1edbc | 540 | /* Bit fields for ETM ETMPDSR */ |
AnnaBridge | 171:3a7713b1edbc | 541 | #define _ETM_ETMPDSR_RESETVALUE 0x00000001UL /**< Default value for ETM_ETMPDSR */ |
AnnaBridge | 171:3a7713b1edbc | 542 | #define _ETM_ETMPDSR_MASK 0x00000001UL /**< Mask for ETM_ETMPDSR */ |
AnnaBridge | 171:3a7713b1edbc | 543 | #define ETM_ETMPDSR_ETMUP (0x1UL << 0) /**< ETM Powered Up */ |
AnnaBridge | 171:3a7713b1edbc | 544 | #define _ETM_ETMPDSR_ETMUP_SHIFT 0 /**< Shift value for ETM_ETMUP */ |
AnnaBridge | 171:3a7713b1edbc | 545 | #define _ETM_ETMPDSR_ETMUP_MASK 0x1UL /**< Bit mask for ETM_ETMUP */ |
AnnaBridge | 171:3a7713b1edbc | 546 | #define _ETM_ETMPDSR_ETMUP_DEFAULT 0x00000001UL /**< Mode DEFAULT for ETM_ETMPDSR */ |
AnnaBridge | 171:3a7713b1edbc | 547 | #define ETM_ETMPDSR_ETMUP_DEFAULT (_ETM_ETMPDSR_ETMUP_DEFAULT << 0) /**< Shifted mode DEFAULT for ETM_ETMPDSR */ |
AnnaBridge | 171:3a7713b1edbc | 548 | |
AnnaBridge | 171:3a7713b1edbc | 549 | /* Bit fields for ETM ETMISCIN */ |
AnnaBridge | 171:3a7713b1edbc | 550 | #define _ETM_ETMISCIN_RESETVALUE 0x00000000UL /**< Default value for ETM_ETMISCIN */ |
AnnaBridge | 171:3a7713b1edbc | 551 | #define _ETM_ETMISCIN_MASK 0x00000013UL /**< Mask for ETM_ETMISCIN */ |
AnnaBridge | 171:3a7713b1edbc | 552 | #define _ETM_ETMISCIN_EXTIN_SHIFT 0 /**< Shift value for ETM_EXTIN */ |
AnnaBridge | 171:3a7713b1edbc | 553 | #define _ETM_ETMISCIN_EXTIN_MASK 0x3UL /**< Bit mask for ETM_EXTIN */ |
AnnaBridge | 171:3a7713b1edbc | 554 | #define _ETM_ETMISCIN_EXTIN_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMISCIN */ |
AnnaBridge | 171:3a7713b1edbc | 555 | #define ETM_ETMISCIN_EXTIN_DEFAULT (_ETM_ETMISCIN_EXTIN_DEFAULT << 0) /**< Shifted mode DEFAULT for ETM_ETMISCIN */ |
AnnaBridge | 171:3a7713b1edbc | 556 | #define ETM_ETMISCIN_COREHALT (0x1UL << 4) /**< Core Halt */ |
AnnaBridge | 171:3a7713b1edbc | 557 | #define _ETM_ETMISCIN_COREHALT_SHIFT 4 /**< Shift value for ETM_COREHALT */ |
AnnaBridge | 171:3a7713b1edbc | 558 | #define _ETM_ETMISCIN_COREHALT_MASK 0x10UL /**< Bit mask for ETM_COREHALT */ |
AnnaBridge | 171:3a7713b1edbc | 559 | #define _ETM_ETMISCIN_COREHALT_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMISCIN */ |
AnnaBridge | 171:3a7713b1edbc | 560 | #define ETM_ETMISCIN_COREHALT_DEFAULT (_ETM_ETMISCIN_COREHALT_DEFAULT << 4) /**< Shifted mode DEFAULT for ETM_ETMISCIN */ |
AnnaBridge | 171:3a7713b1edbc | 561 | |
AnnaBridge | 171:3a7713b1edbc | 562 | /* Bit fields for ETM ITTRIGOUT */ |
AnnaBridge | 171:3a7713b1edbc | 563 | #define _ETM_ITTRIGOUT_RESETVALUE 0x00000000UL /**< Default value for ETM_ITTRIGOUT */ |
AnnaBridge | 171:3a7713b1edbc | 564 | #define _ETM_ITTRIGOUT_MASK 0x00000001UL /**< Mask for ETM_ITTRIGOUT */ |
AnnaBridge | 171:3a7713b1edbc | 565 | #define ETM_ITTRIGOUT_TRIGGEROUT (0x1UL << 0) /**< Trigger output value */ |
AnnaBridge | 171:3a7713b1edbc | 566 | #define _ETM_ITTRIGOUT_TRIGGEROUT_SHIFT 0 /**< Shift value for ETM_TRIGGEROUT */ |
AnnaBridge | 171:3a7713b1edbc | 567 | #define _ETM_ITTRIGOUT_TRIGGEROUT_MASK 0x1UL /**< Bit mask for ETM_TRIGGEROUT */ |
AnnaBridge | 171:3a7713b1edbc | 568 | #define _ETM_ITTRIGOUT_TRIGGEROUT_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ITTRIGOUT */ |
AnnaBridge | 171:3a7713b1edbc | 569 | #define ETM_ITTRIGOUT_TRIGGEROUT_DEFAULT (_ETM_ITTRIGOUT_TRIGGEROUT_DEFAULT << 0) /**< Shifted mode DEFAULT for ETM_ITTRIGOUT */ |
AnnaBridge | 171:3a7713b1edbc | 570 | |
AnnaBridge | 171:3a7713b1edbc | 571 | /* Bit fields for ETM ETMITATBCTR2 */ |
AnnaBridge | 171:3a7713b1edbc | 572 | #define _ETM_ETMITATBCTR2_RESETVALUE 0x00000001UL /**< Default value for ETM_ETMITATBCTR2 */ |
AnnaBridge | 171:3a7713b1edbc | 573 | #define _ETM_ETMITATBCTR2_MASK 0x00000001UL /**< Mask for ETM_ETMITATBCTR2 */ |
AnnaBridge | 171:3a7713b1edbc | 574 | #define ETM_ETMITATBCTR2_ATREADY (0x1UL << 0) /**< ATREADY Input Value */ |
AnnaBridge | 171:3a7713b1edbc | 575 | #define _ETM_ETMITATBCTR2_ATREADY_SHIFT 0 /**< Shift value for ETM_ATREADY */ |
AnnaBridge | 171:3a7713b1edbc | 576 | #define _ETM_ETMITATBCTR2_ATREADY_MASK 0x1UL /**< Bit mask for ETM_ATREADY */ |
AnnaBridge | 171:3a7713b1edbc | 577 | #define _ETM_ETMITATBCTR2_ATREADY_DEFAULT 0x00000001UL /**< Mode DEFAULT for ETM_ETMITATBCTR2 */ |
AnnaBridge | 171:3a7713b1edbc | 578 | #define ETM_ETMITATBCTR2_ATREADY_DEFAULT (_ETM_ETMITATBCTR2_ATREADY_DEFAULT << 0) /**< Shifted mode DEFAULT for ETM_ETMITATBCTR2 */ |
AnnaBridge | 171:3a7713b1edbc | 579 | |
AnnaBridge | 171:3a7713b1edbc | 580 | /* Bit fields for ETM ETMITATBCTR0 */ |
AnnaBridge | 171:3a7713b1edbc | 581 | #define _ETM_ETMITATBCTR0_RESETVALUE 0x00000000UL /**< Default value for ETM_ETMITATBCTR0 */ |
AnnaBridge | 171:3a7713b1edbc | 582 | #define _ETM_ETMITATBCTR0_MASK 0x00000001UL /**< Mask for ETM_ETMITATBCTR0 */ |
AnnaBridge | 171:3a7713b1edbc | 583 | #define ETM_ETMITATBCTR0_ATVALID (0x1UL << 0) /**< ATVALID Output Value */ |
AnnaBridge | 171:3a7713b1edbc | 584 | #define _ETM_ETMITATBCTR0_ATVALID_SHIFT 0 /**< Shift value for ETM_ATVALID */ |
AnnaBridge | 171:3a7713b1edbc | 585 | #define _ETM_ETMITATBCTR0_ATVALID_MASK 0x1UL /**< Bit mask for ETM_ATVALID */ |
AnnaBridge | 171:3a7713b1edbc | 586 | #define _ETM_ETMITATBCTR0_ATVALID_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMITATBCTR0 */ |
AnnaBridge | 171:3a7713b1edbc | 587 | #define ETM_ETMITATBCTR0_ATVALID_DEFAULT (_ETM_ETMITATBCTR0_ATVALID_DEFAULT << 0) /**< Shifted mode DEFAULT for ETM_ETMITATBCTR0 */ |
AnnaBridge | 171:3a7713b1edbc | 588 | |
AnnaBridge | 171:3a7713b1edbc | 589 | /* Bit fields for ETM ETMITCTRL */ |
AnnaBridge | 171:3a7713b1edbc | 590 | #define _ETM_ETMITCTRL_RESETVALUE 0x00000000UL /**< Default value for ETM_ETMITCTRL */ |
AnnaBridge | 171:3a7713b1edbc | 591 | #define _ETM_ETMITCTRL_MASK 0x00000001UL /**< Mask for ETM_ETMITCTRL */ |
AnnaBridge | 171:3a7713b1edbc | 592 | #define ETM_ETMITCTRL_ITEN (0x1UL << 0) /**< Integration Mode Enable */ |
AnnaBridge | 171:3a7713b1edbc | 593 | #define _ETM_ETMITCTRL_ITEN_SHIFT 0 /**< Shift value for ETM_ITEN */ |
AnnaBridge | 171:3a7713b1edbc | 594 | #define _ETM_ETMITCTRL_ITEN_MASK 0x1UL /**< Bit mask for ETM_ITEN */ |
AnnaBridge | 171:3a7713b1edbc | 595 | #define _ETM_ETMITCTRL_ITEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMITCTRL */ |
AnnaBridge | 171:3a7713b1edbc | 596 | #define ETM_ETMITCTRL_ITEN_DEFAULT (_ETM_ETMITCTRL_ITEN_DEFAULT << 0) /**< Shifted mode DEFAULT for ETM_ETMITCTRL */ |
AnnaBridge | 171:3a7713b1edbc | 597 | |
AnnaBridge | 171:3a7713b1edbc | 598 | /* Bit fields for ETM ETMCLAIMSET */ |
AnnaBridge | 171:3a7713b1edbc | 599 | #define _ETM_ETMCLAIMSET_RESETVALUE 0x0000000FUL /**< Default value for ETM_ETMCLAIMSET */ |
AnnaBridge | 171:3a7713b1edbc | 600 | #define _ETM_ETMCLAIMSET_MASK 0x000000FFUL /**< Mask for ETM_ETMCLAIMSET */ |
AnnaBridge | 171:3a7713b1edbc | 601 | #define _ETM_ETMCLAIMSET_SETTAG_SHIFT 0 /**< Shift value for ETM_SETTAG */ |
AnnaBridge | 171:3a7713b1edbc | 602 | #define _ETM_ETMCLAIMSET_SETTAG_MASK 0xFFUL /**< Bit mask for ETM_SETTAG */ |
AnnaBridge | 171:3a7713b1edbc | 603 | #define _ETM_ETMCLAIMSET_SETTAG_DEFAULT 0x0000000FUL /**< Mode DEFAULT for ETM_ETMCLAIMSET */ |
AnnaBridge | 171:3a7713b1edbc | 604 | #define ETM_ETMCLAIMSET_SETTAG_DEFAULT (_ETM_ETMCLAIMSET_SETTAG_DEFAULT << 0) /**< Shifted mode DEFAULT for ETM_ETMCLAIMSET */ |
AnnaBridge | 171:3a7713b1edbc | 605 | |
AnnaBridge | 171:3a7713b1edbc | 606 | /* Bit fields for ETM ETMCLAIMCLR */ |
AnnaBridge | 171:3a7713b1edbc | 607 | #define _ETM_ETMCLAIMCLR_RESETVALUE 0x00000000UL /**< Default value for ETM_ETMCLAIMCLR */ |
AnnaBridge | 171:3a7713b1edbc | 608 | #define _ETM_ETMCLAIMCLR_MASK 0x00000001UL /**< Mask for ETM_ETMCLAIMCLR */ |
AnnaBridge | 171:3a7713b1edbc | 609 | #define ETM_ETMCLAIMCLR_CLRTAG (0x1UL << 0) /**< Tag Bits */ |
AnnaBridge | 171:3a7713b1edbc | 610 | #define _ETM_ETMCLAIMCLR_CLRTAG_SHIFT 0 /**< Shift value for ETM_CLRTAG */ |
AnnaBridge | 171:3a7713b1edbc | 611 | #define _ETM_ETMCLAIMCLR_CLRTAG_MASK 0x1UL /**< Bit mask for ETM_CLRTAG */ |
AnnaBridge | 171:3a7713b1edbc | 612 | #define _ETM_ETMCLAIMCLR_CLRTAG_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMCLAIMCLR */ |
AnnaBridge | 171:3a7713b1edbc | 613 | #define ETM_ETMCLAIMCLR_CLRTAG_DEFAULT (_ETM_ETMCLAIMCLR_CLRTAG_DEFAULT << 0) /**< Shifted mode DEFAULT for ETM_ETMCLAIMCLR */ |
AnnaBridge | 171:3a7713b1edbc | 614 | |
AnnaBridge | 171:3a7713b1edbc | 615 | /* Bit fields for ETM ETMLAR */ |
AnnaBridge | 171:3a7713b1edbc | 616 | #define _ETM_ETMLAR_RESETVALUE 0x00000000UL /**< Default value for ETM_ETMLAR */ |
AnnaBridge | 171:3a7713b1edbc | 617 | #define _ETM_ETMLAR_MASK 0x00000001UL /**< Mask for ETM_ETMLAR */ |
AnnaBridge | 171:3a7713b1edbc | 618 | #define ETM_ETMLAR_KEY (0x1UL << 0) /**< Key Value */ |
AnnaBridge | 171:3a7713b1edbc | 619 | #define _ETM_ETMLAR_KEY_SHIFT 0 /**< Shift value for ETM_KEY */ |
AnnaBridge | 171:3a7713b1edbc | 620 | #define _ETM_ETMLAR_KEY_MASK 0x1UL /**< Bit mask for ETM_KEY */ |
AnnaBridge | 171:3a7713b1edbc | 621 | #define _ETM_ETMLAR_KEY_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMLAR */ |
AnnaBridge | 171:3a7713b1edbc | 622 | #define ETM_ETMLAR_KEY_DEFAULT (_ETM_ETMLAR_KEY_DEFAULT << 0) /**< Shifted mode DEFAULT for ETM_ETMLAR */ |
AnnaBridge | 171:3a7713b1edbc | 623 | |
AnnaBridge | 171:3a7713b1edbc | 624 | /* Bit fields for ETM ETMLSR */ |
AnnaBridge | 171:3a7713b1edbc | 625 | #define _ETM_ETMLSR_RESETVALUE 0x00000003UL /**< Default value for ETM_ETMLSR */ |
AnnaBridge | 171:3a7713b1edbc | 626 | #define _ETM_ETMLSR_MASK 0x00000003UL /**< Mask for ETM_ETMLSR */ |
AnnaBridge | 171:3a7713b1edbc | 627 | #define ETM_ETMLSR_LOCKIMP (0x1UL << 0) /**< ETM Locking Implemented */ |
AnnaBridge | 171:3a7713b1edbc | 628 | #define _ETM_ETMLSR_LOCKIMP_SHIFT 0 /**< Shift value for ETM_LOCKIMP */ |
AnnaBridge | 171:3a7713b1edbc | 629 | #define _ETM_ETMLSR_LOCKIMP_MASK 0x1UL /**< Bit mask for ETM_LOCKIMP */ |
AnnaBridge | 171:3a7713b1edbc | 630 | #define _ETM_ETMLSR_LOCKIMP_DEFAULT 0x00000001UL /**< Mode DEFAULT for ETM_ETMLSR */ |
AnnaBridge | 171:3a7713b1edbc | 631 | #define ETM_ETMLSR_LOCKIMP_DEFAULT (_ETM_ETMLSR_LOCKIMP_DEFAULT << 0) /**< Shifted mode DEFAULT for ETM_ETMLSR */ |
AnnaBridge | 171:3a7713b1edbc | 632 | #define ETM_ETMLSR_LOCKED (0x1UL << 1) /**< ETM locked */ |
AnnaBridge | 171:3a7713b1edbc | 633 | #define _ETM_ETMLSR_LOCKED_SHIFT 1 /**< Shift value for ETM_LOCKED */ |
AnnaBridge | 171:3a7713b1edbc | 634 | #define _ETM_ETMLSR_LOCKED_MASK 0x2UL /**< Bit mask for ETM_LOCKED */ |
AnnaBridge | 171:3a7713b1edbc | 635 | #define _ETM_ETMLSR_LOCKED_DEFAULT 0x00000001UL /**< Mode DEFAULT for ETM_ETMLSR */ |
AnnaBridge | 171:3a7713b1edbc | 636 | #define ETM_ETMLSR_LOCKED_DEFAULT (_ETM_ETMLSR_LOCKED_DEFAULT << 1) /**< Shifted mode DEFAULT for ETM_ETMLSR */ |
AnnaBridge | 171:3a7713b1edbc | 637 | |
AnnaBridge | 171:3a7713b1edbc | 638 | /* Bit fields for ETM ETMAUTHSTATUS */ |
AnnaBridge | 171:3a7713b1edbc | 639 | #define _ETM_ETMAUTHSTATUS_RESETVALUE 0x000000C0UL /**< Default value for ETM_ETMAUTHSTATUS */ |
AnnaBridge | 171:3a7713b1edbc | 640 | #define _ETM_ETMAUTHSTATUS_MASK 0x000000FFUL /**< Mask for ETM_ETMAUTHSTATUS */ |
AnnaBridge | 171:3a7713b1edbc | 641 | #define _ETM_ETMAUTHSTATUS_NONSECINVDBG_SHIFT 0 /**< Shift value for ETM_NONSECINVDBG */ |
AnnaBridge | 171:3a7713b1edbc | 642 | #define _ETM_ETMAUTHSTATUS_NONSECINVDBG_MASK 0x3UL /**< Bit mask for ETM_NONSECINVDBG */ |
AnnaBridge | 171:3a7713b1edbc | 643 | #define _ETM_ETMAUTHSTATUS_NONSECINVDBG_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMAUTHSTATUS */ |
AnnaBridge | 171:3a7713b1edbc | 644 | #define ETM_ETMAUTHSTATUS_NONSECINVDBG_DEFAULT (_ETM_ETMAUTHSTATUS_NONSECINVDBG_DEFAULT << 0) /**< Shifted mode DEFAULT for ETM_ETMAUTHSTATUS */ |
AnnaBridge | 171:3a7713b1edbc | 645 | #define _ETM_ETMAUTHSTATUS_NONSECNONINVDBG_SHIFT 2 /**< Shift value for ETM_NONSECNONINVDBG */ |
AnnaBridge | 171:3a7713b1edbc | 646 | #define _ETM_ETMAUTHSTATUS_NONSECNONINVDBG_MASK 0xCUL /**< Bit mask for ETM_NONSECNONINVDBG */ |
AnnaBridge | 171:3a7713b1edbc | 647 | #define _ETM_ETMAUTHSTATUS_NONSECNONINVDBG_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMAUTHSTATUS */ |
AnnaBridge | 171:3a7713b1edbc | 648 | #define _ETM_ETMAUTHSTATUS_NONSECNONINVDBG_DISABLE 0x00000002UL /**< Mode DISABLE for ETM_ETMAUTHSTATUS */ |
AnnaBridge | 171:3a7713b1edbc | 649 | #define _ETM_ETMAUTHSTATUS_NONSECNONINVDBG_ENABLE 0x00000003UL /**< Mode ENABLE for ETM_ETMAUTHSTATUS */ |
AnnaBridge | 171:3a7713b1edbc | 650 | #define ETM_ETMAUTHSTATUS_NONSECNONINVDBG_DEFAULT (_ETM_ETMAUTHSTATUS_NONSECNONINVDBG_DEFAULT << 2) /**< Shifted mode DEFAULT for ETM_ETMAUTHSTATUS */ |
AnnaBridge | 171:3a7713b1edbc | 651 | #define ETM_ETMAUTHSTATUS_NONSECNONINVDBG_DISABLE (_ETM_ETMAUTHSTATUS_NONSECNONINVDBG_DISABLE << 2) /**< Shifted mode DISABLE for ETM_ETMAUTHSTATUS */ |
AnnaBridge | 171:3a7713b1edbc | 652 | #define ETM_ETMAUTHSTATUS_NONSECNONINVDBG_ENABLE (_ETM_ETMAUTHSTATUS_NONSECNONINVDBG_ENABLE << 2) /**< Shifted mode ENABLE for ETM_ETMAUTHSTATUS */ |
AnnaBridge | 171:3a7713b1edbc | 653 | #define _ETM_ETMAUTHSTATUS_SECINVDBG_SHIFT 4 /**< Shift value for ETM_SECINVDBG */ |
AnnaBridge | 171:3a7713b1edbc | 654 | #define _ETM_ETMAUTHSTATUS_SECINVDBG_MASK 0x30UL /**< Bit mask for ETM_SECINVDBG */ |
AnnaBridge | 171:3a7713b1edbc | 655 | #define _ETM_ETMAUTHSTATUS_SECINVDBG_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMAUTHSTATUS */ |
AnnaBridge | 171:3a7713b1edbc | 656 | #define ETM_ETMAUTHSTATUS_SECINVDBG_DEFAULT (_ETM_ETMAUTHSTATUS_SECINVDBG_DEFAULT << 4) /**< Shifted mode DEFAULT for ETM_ETMAUTHSTATUS */ |
AnnaBridge | 171:3a7713b1edbc | 657 | #define _ETM_ETMAUTHSTATUS_SECNONINVDBG_SHIFT 6 /**< Shift value for ETM_SECNONINVDBG */ |
AnnaBridge | 171:3a7713b1edbc | 658 | #define _ETM_ETMAUTHSTATUS_SECNONINVDBG_MASK 0xC0UL /**< Bit mask for ETM_SECNONINVDBG */ |
AnnaBridge | 171:3a7713b1edbc | 659 | #define _ETM_ETMAUTHSTATUS_SECNONINVDBG_DEFAULT 0x00000003UL /**< Mode DEFAULT for ETM_ETMAUTHSTATUS */ |
AnnaBridge | 171:3a7713b1edbc | 660 | #define ETM_ETMAUTHSTATUS_SECNONINVDBG_DEFAULT (_ETM_ETMAUTHSTATUS_SECNONINVDBG_DEFAULT << 6) /**< Shifted mode DEFAULT for ETM_ETMAUTHSTATUS */ |
AnnaBridge | 171:3a7713b1edbc | 661 | |
AnnaBridge | 171:3a7713b1edbc | 662 | /* Bit fields for ETM ETMDEVTYPE */ |
AnnaBridge | 171:3a7713b1edbc | 663 | #define _ETM_ETMDEVTYPE_RESETVALUE 0x00000013UL /**< Default value for ETM_ETMDEVTYPE */ |
AnnaBridge | 171:3a7713b1edbc | 664 | #define _ETM_ETMDEVTYPE_MASK 0x000000FFUL /**< Mask for ETM_ETMDEVTYPE */ |
AnnaBridge | 171:3a7713b1edbc | 665 | #define _ETM_ETMDEVTYPE_TRACESRC_SHIFT 0 /**< Shift value for ETM_TRACESRC */ |
AnnaBridge | 171:3a7713b1edbc | 666 | #define _ETM_ETMDEVTYPE_TRACESRC_MASK 0xFUL /**< Bit mask for ETM_TRACESRC */ |
AnnaBridge | 171:3a7713b1edbc | 667 | #define _ETM_ETMDEVTYPE_TRACESRC_DEFAULT 0x00000003UL /**< Mode DEFAULT for ETM_ETMDEVTYPE */ |
AnnaBridge | 171:3a7713b1edbc | 668 | #define ETM_ETMDEVTYPE_TRACESRC_DEFAULT (_ETM_ETMDEVTYPE_TRACESRC_DEFAULT << 0) /**< Shifted mode DEFAULT for ETM_ETMDEVTYPE */ |
AnnaBridge | 171:3a7713b1edbc | 669 | #define _ETM_ETMDEVTYPE_PROCTRACE_SHIFT 4 /**< Shift value for ETM_PROCTRACE */ |
AnnaBridge | 171:3a7713b1edbc | 670 | #define _ETM_ETMDEVTYPE_PROCTRACE_MASK 0xF0UL /**< Bit mask for ETM_PROCTRACE */ |
AnnaBridge | 171:3a7713b1edbc | 671 | #define _ETM_ETMDEVTYPE_PROCTRACE_DEFAULT 0x00000001UL /**< Mode DEFAULT for ETM_ETMDEVTYPE */ |
AnnaBridge | 171:3a7713b1edbc | 672 | #define ETM_ETMDEVTYPE_PROCTRACE_DEFAULT (_ETM_ETMDEVTYPE_PROCTRACE_DEFAULT << 4) /**< Shifted mode DEFAULT for ETM_ETMDEVTYPE */ |
AnnaBridge | 171:3a7713b1edbc | 673 | |
AnnaBridge | 171:3a7713b1edbc | 674 | /* Bit fields for ETM ETMPIDR4 */ |
AnnaBridge | 171:3a7713b1edbc | 675 | #define _ETM_ETMPIDR4_RESETVALUE 0x00000004UL /**< Default value for ETM_ETMPIDR4 */ |
AnnaBridge | 171:3a7713b1edbc | 676 | #define _ETM_ETMPIDR4_MASK 0x000000FFUL /**< Mask for ETM_ETMPIDR4 */ |
AnnaBridge | 171:3a7713b1edbc | 677 | #define _ETM_ETMPIDR4_CONTCODE_SHIFT 0 /**< Shift value for ETM_CONTCODE */ |
AnnaBridge | 171:3a7713b1edbc | 678 | #define _ETM_ETMPIDR4_CONTCODE_MASK 0xFUL /**< Bit mask for ETM_CONTCODE */ |
AnnaBridge | 171:3a7713b1edbc | 679 | #define _ETM_ETMPIDR4_CONTCODE_DEFAULT 0x00000004UL /**< Mode DEFAULT for ETM_ETMPIDR4 */ |
AnnaBridge | 171:3a7713b1edbc | 680 | #define ETM_ETMPIDR4_CONTCODE_DEFAULT (_ETM_ETMPIDR4_CONTCODE_DEFAULT << 0) /**< Shifted mode DEFAULT for ETM_ETMPIDR4 */ |
AnnaBridge | 171:3a7713b1edbc | 681 | #define _ETM_ETMPIDR4_COUNT_SHIFT 4 /**< Shift value for ETM_COUNT */ |
AnnaBridge | 171:3a7713b1edbc | 682 | #define _ETM_ETMPIDR4_COUNT_MASK 0xF0UL /**< Bit mask for ETM_COUNT */ |
AnnaBridge | 171:3a7713b1edbc | 683 | #define _ETM_ETMPIDR4_COUNT_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMPIDR4 */ |
AnnaBridge | 171:3a7713b1edbc | 684 | #define ETM_ETMPIDR4_COUNT_DEFAULT (_ETM_ETMPIDR4_COUNT_DEFAULT << 4) /**< Shifted mode DEFAULT for ETM_ETMPIDR4 */ |
AnnaBridge | 171:3a7713b1edbc | 685 | |
AnnaBridge | 171:3a7713b1edbc | 686 | /* Bit fields for ETM ETMPIDR5 */ |
AnnaBridge | 171:3a7713b1edbc | 687 | #define _ETM_ETMPIDR5_RESETVALUE 0x00000000UL /**< Default value for ETM_ETMPIDR5 */ |
AnnaBridge | 171:3a7713b1edbc | 688 | #define _ETM_ETMPIDR5_MASK 0x00000000UL /**< Mask for ETM_ETMPIDR5 */ |
AnnaBridge | 171:3a7713b1edbc | 689 | |
AnnaBridge | 171:3a7713b1edbc | 690 | /* Bit fields for ETM ETMPIDR6 */ |
AnnaBridge | 171:3a7713b1edbc | 691 | #define _ETM_ETMPIDR6_RESETVALUE 0x00000000UL /**< Default value for ETM_ETMPIDR6 */ |
AnnaBridge | 171:3a7713b1edbc | 692 | #define _ETM_ETMPIDR6_MASK 0x00000000UL /**< Mask for ETM_ETMPIDR6 */ |
AnnaBridge | 171:3a7713b1edbc | 693 | |
AnnaBridge | 171:3a7713b1edbc | 694 | /* Bit fields for ETM ETMPIDR7 */ |
AnnaBridge | 171:3a7713b1edbc | 695 | #define _ETM_ETMPIDR7_RESETVALUE 0x00000000UL /**< Default value for ETM_ETMPIDR7 */ |
AnnaBridge | 171:3a7713b1edbc | 696 | #define _ETM_ETMPIDR7_MASK 0x00000000UL /**< Mask for ETM_ETMPIDR7 */ |
AnnaBridge | 171:3a7713b1edbc | 697 | |
AnnaBridge | 171:3a7713b1edbc | 698 | /* Bit fields for ETM ETMPIDR0 */ |
AnnaBridge | 171:3a7713b1edbc | 699 | #define _ETM_ETMPIDR0_RESETVALUE 0x00000025UL /**< Default value for ETM_ETMPIDR0 */ |
AnnaBridge | 171:3a7713b1edbc | 700 | #define _ETM_ETMPIDR0_MASK 0x000000FFUL /**< Mask for ETM_ETMPIDR0 */ |
AnnaBridge | 171:3a7713b1edbc | 701 | #define _ETM_ETMPIDR0_PARTNUM_SHIFT 0 /**< Shift value for ETM_PARTNUM */ |
AnnaBridge | 171:3a7713b1edbc | 702 | #define _ETM_ETMPIDR0_PARTNUM_MASK 0xFFUL /**< Bit mask for ETM_PARTNUM */ |
AnnaBridge | 171:3a7713b1edbc | 703 | #define _ETM_ETMPIDR0_PARTNUM_DEFAULT 0x00000025UL /**< Mode DEFAULT for ETM_ETMPIDR0 */ |
AnnaBridge | 171:3a7713b1edbc | 704 | #define ETM_ETMPIDR0_PARTNUM_DEFAULT (_ETM_ETMPIDR0_PARTNUM_DEFAULT << 0) /**< Shifted mode DEFAULT for ETM_ETMPIDR0 */ |
AnnaBridge | 171:3a7713b1edbc | 705 | |
AnnaBridge | 171:3a7713b1edbc | 706 | /* Bit fields for ETM ETMPIDR1 */ |
AnnaBridge | 171:3a7713b1edbc | 707 | #define _ETM_ETMPIDR1_RESETVALUE 0x000000B9UL /**< Default value for ETM_ETMPIDR1 */ |
AnnaBridge | 171:3a7713b1edbc | 708 | #define _ETM_ETMPIDR1_MASK 0x000000FFUL /**< Mask for ETM_ETMPIDR1 */ |
AnnaBridge | 171:3a7713b1edbc | 709 | #define _ETM_ETMPIDR1_PARTNUM_SHIFT 0 /**< Shift value for ETM_PARTNUM */ |
AnnaBridge | 171:3a7713b1edbc | 710 | #define _ETM_ETMPIDR1_PARTNUM_MASK 0xFUL /**< Bit mask for ETM_PARTNUM */ |
AnnaBridge | 171:3a7713b1edbc | 711 | #define _ETM_ETMPIDR1_PARTNUM_DEFAULT 0x00000009UL /**< Mode DEFAULT for ETM_ETMPIDR1 */ |
AnnaBridge | 171:3a7713b1edbc | 712 | #define ETM_ETMPIDR1_PARTNUM_DEFAULT (_ETM_ETMPIDR1_PARTNUM_DEFAULT << 0) /**< Shifted mode DEFAULT for ETM_ETMPIDR1 */ |
AnnaBridge | 171:3a7713b1edbc | 713 | #define _ETM_ETMPIDR1_IDCODE_SHIFT 4 /**< Shift value for ETM_IDCODE */ |
AnnaBridge | 171:3a7713b1edbc | 714 | #define _ETM_ETMPIDR1_IDCODE_MASK 0xF0UL /**< Bit mask for ETM_IDCODE */ |
AnnaBridge | 171:3a7713b1edbc | 715 | #define _ETM_ETMPIDR1_IDCODE_DEFAULT 0x0000000BUL /**< Mode DEFAULT for ETM_ETMPIDR1 */ |
AnnaBridge | 171:3a7713b1edbc | 716 | #define ETM_ETMPIDR1_IDCODE_DEFAULT (_ETM_ETMPIDR1_IDCODE_DEFAULT << 4) /**< Shifted mode DEFAULT for ETM_ETMPIDR1 */ |
AnnaBridge | 171:3a7713b1edbc | 717 | |
AnnaBridge | 171:3a7713b1edbc | 718 | /* Bit fields for ETM ETMPIDR2 */ |
AnnaBridge | 171:3a7713b1edbc | 719 | #define _ETM_ETMPIDR2_RESETVALUE 0x0000000BUL /**< Default value for ETM_ETMPIDR2 */ |
AnnaBridge | 171:3a7713b1edbc | 720 | #define _ETM_ETMPIDR2_MASK 0x000000FFUL /**< Mask for ETM_ETMPIDR2 */ |
AnnaBridge | 171:3a7713b1edbc | 721 | #define _ETM_ETMPIDR2_IDCODE_SHIFT 0 /**< Shift value for ETM_IDCODE */ |
AnnaBridge | 171:3a7713b1edbc | 722 | #define _ETM_ETMPIDR2_IDCODE_MASK 0x7UL /**< Bit mask for ETM_IDCODE */ |
AnnaBridge | 171:3a7713b1edbc | 723 | #define _ETM_ETMPIDR2_IDCODE_DEFAULT 0x00000003UL /**< Mode DEFAULT for ETM_ETMPIDR2 */ |
AnnaBridge | 171:3a7713b1edbc | 724 | #define ETM_ETMPIDR2_IDCODE_DEFAULT (_ETM_ETMPIDR2_IDCODE_DEFAULT << 0) /**< Shifted mode DEFAULT for ETM_ETMPIDR2 */ |
AnnaBridge | 171:3a7713b1edbc | 725 | #define ETM_ETMPIDR2_ALWAYS1 (0x1UL << 3) /**< Always 1 */ |
AnnaBridge | 171:3a7713b1edbc | 726 | #define _ETM_ETMPIDR2_ALWAYS1_SHIFT 3 /**< Shift value for ETM_ALWAYS1 */ |
AnnaBridge | 171:3a7713b1edbc | 727 | #define _ETM_ETMPIDR2_ALWAYS1_MASK 0x8UL /**< Bit mask for ETM_ALWAYS1 */ |
AnnaBridge | 171:3a7713b1edbc | 728 | #define _ETM_ETMPIDR2_ALWAYS1_DEFAULT 0x00000001UL /**< Mode DEFAULT for ETM_ETMPIDR2 */ |
AnnaBridge | 171:3a7713b1edbc | 729 | #define ETM_ETMPIDR2_ALWAYS1_DEFAULT (_ETM_ETMPIDR2_ALWAYS1_DEFAULT << 3) /**< Shifted mode DEFAULT for ETM_ETMPIDR2 */ |
AnnaBridge | 171:3a7713b1edbc | 730 | #define _ETM_ETMPIDR2_REV_SHIFT 4 /**< Shift value for ETM_REV */ |
AnnaBridge | 171:3a7713b1edbc | 731 | #define _ETM_ETMPIDR2_REV_MASK 0xF0UL /**< Bit mask for ETM_REV */ |
AnnaBridge | 171:3a7713b1edbc | 732 | #define _ETM_ETMPIDR2_REV_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMPIDR2 */ |
AnnaBridge | 171:3a7713b1edbc | 733 | #define ETM_ETMPIDR2_REV_DEFAULT (_ETM_ETMPIDR2_REV_DEFAULT << 4) /**< Shifted mode DEFAULT for ETM_ETMPIDR2 */ |
AnnaBridge | 171:3a7713b1edbc | 734 | |
AnnaBridge | 171:3a7713b1edbc | 735 | /* Bit fields for ETM ETMPIDR3 */ |
AnnaBridge | 171:3a7713b1edbc | 736 | #define _ETM_ETMPIDR3_RESETVALUE 0x00000000UL /**< Default value for ETM_ETMPIDR3 */ |
AnnaBridge | 171:3a7713b1edbc | 737 | #define _ETM_ETMPIDR3_MASK 0x000000FFUL /**< Mask for ETM_ETMPIDR3 */ |
AnnaBridge | 171:3a7713b1edbc | 738 | #define _ETM_ETMPIDR3_CUSTMOD_SHIFT 0 /**< Shift value for ETM_CUSTMOD */ |
AnnaBridge | 171:3a7713b1edbc | 739 | #define _ETM_ETMPIDR3_CUSTMOD_MASK 0xFUL /**< Bit mask for ETM_CUSTMOD */ |
AnnaBridge | 171:3a7713b1edbc | 740 | #define _ETM_ETMPIDR3_CUSTMOD_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMPIDR3 */ |
AnnaBridge | 171:3a7713b1edbc | 741 | #define ETM_ETMPIDR3_CUSTMOD_DEFAULT (_ETM_ETMPIDR3_CUSTMOD_DEFAULT << 0) /**< Shifted mode DEFAULT for ETM_ETMPIDR3 */ |
AnnaBridge | 171:3a7713b1edbc | 742 | #define _ETM_ETMPIDR3_REVAND_SHIFT 4 /**< Shift value for ETM_REVAND */ |
AnnaBridge | 171:3a7713b1edbc | 743 | #define _ETM_ETMPIDR3_REVAND_MASK 0xF0UL /**< Bit mask for ETM_REVAND */ |
AnnaBridge | 171:3a7713b1edbc | 744 | #define _ETM_ETMPIDR3_REVAND_DEFAULT 0x00000000UL /**< Mode DEFAULT for ETM_ETMPIDR3 */ |
AnnaBridge | 171:3a7713b1edbc | 745 | #define ETM_ETMPIDR3_REVAND_DEFAULT (_ETM_ETMPIDR3_REVAND_DEFAULT << 4) /**< Shifted mode DEFAULT for ETM_ETMPIDR3 */ |
AnnaBridge | 171:3a7713b1edbc | 746 | |
AnnaBridge | 171:3a7713b1edbc | 747 | /* Bit fields for ETM ETMCIDR0 */ |
AnnaBridge | 171:3a7713b1edbc | 748 | #define _ETM_ETMCIDR0_RESETVALUE 0x0000000DUL /**< Default value for ETM_ETMCIDR0 */ |
AnnaBridge | 171:3a7713b1edbc | 749 | #define _ETM_ETMCIDR0_MASK 0x000000FFUL /**< Mask for ETM_ETMCIDR0 */ |
AnnaBridge | 171:3a7713b1edbc | 750 | #define _ETM_ETMCIDR0_PREAMB_SHIFT 0 /**< Shift value for ETM_PREAMB */ |
AnnaBridge | 171:3a7713b1edbc | 751 | #define _ETM_ETMCIDR0_PREAMB_MASK 0xFFUL /**< Bit mask for ETM_PREAMB */ |
AnnaBridge | 171:3a7713b1edbc | 752 | #define _ETM_ETMCIDR0_PREAMB_DEFAULT 0x0000000DUL /**< Mode DEFAULT for ETM_ETMCIDR0 */ |
AnnaBridge | 171:3a7713b1edbc | 753 | #define ETM_ETMCIDR0_PREAMB_DEFAULT (_ETM_ETMCIDR0_PREAMB_DEFAULT << 0) /**< Shifted mode DEFAULT for ETM_ETMCIDR0 */ |
AnnaBridge | 171:3a7713b1edbc | 754 | |
AnnaBridge | 171:3a7713b1edbc | 755 | /* Bit fields for ETM ETMCIDR1 */ |
AnnaBridge | 171:3a7713b1edbc | 756 | #define _ETM_ETMCIDR1_RESETVALUE 0x00000090UL /**< Default value for ETM_ETMCIDR1 */ |
AnnaBridge | 171:3a7713b1edbc | 757 | #define _ETM_ETMCIDR1_MASK 0x000000FFUL /**< Mask for ETM_ETMCIDR1 */ |
AnnaBridge | 171:3a7713b1edbc | 758 | #define _ETM_ETMCIDR1_PREAMB_SHIFT 0 /**< Shift value for ETM_PREAMB */ |
AnnaBridge | 171:3a7713b1edbc | 759 | #define _ETM_ETMCIDR1_PREAMB_MASK 0xFFUL /**< Bit mask for ETM_PREAMB */ |
AnnaBridge | 171:3a7713b1edbc | 760 | #define _ETM_ETMCIDR1_PREAMB_DEFAULT 0x00000090UL /**< Mode DEFAULT for ETM_ETMCIDR1 */ |
AnnaBridge | 171:3a7713b1edbc | 761 | #define ETM_ETMCIDR1_PREAMB_DEFAULT (_ETM_ETMCIDR1_PREAMB_DEFAULT << 0) /**< Shifted mode DEFAULT for ETM_ETMCIDR1 */ |
AnnaBridge | 171:3a7713b1edbc | 762 | |
AnnaBridge | 171:3a7713b1edbc | 763 | /* Bit fields for ETM ETMCIDR2 */ |
AnnaBridge | 171:3a7713b1edbc | 764 | #define _ETM_ETMCIDR2_RESETVALUE 0x00000005UL /**< Default value for ETM_ETMCIDR2 */ |
AnnaBridge | 171:3a7713b1edbc | 765 | #define _ETM_ETMCIDR2_MASK 0x000000FFUL /**< Mask for ETM_ETMCIDR2 */ |
AnnaBridge | 171:3a7713b1edbc | 766 | #define _ETM_ETMCIDR2_PREAMB_SHIFT 0 /**< Shift value for ETM_PREAMB */ |
AnnaBridge | 171:3a7713b1edbc | 767 | #define _ETM_ETMCIDR2_PREAMB_MASK 0xFFUL /**< Bit mask for ETM_PREAMB */ |
AnnaBridge | 171:3a7713b1edbc | 768 | #define _ETM_ETMCIDR2_PREAMB_DEFAULT 0x00000005UL /**< Mode DEFAULT for ETM_ETMCIDR2 */ |
AnnaBridge | 171:3a7713b1edbc | 769 | #define ETM_ETMCIDR2_PREAMB_DEFAULT (_ETM_ETMCIDR2_PREAMB_DEFAULT << 0) /**< Shifted mode DEFAULT for ETM_ETMCIDR2 */ |
AnnaBridge | 171:3a7713b1edbc | 770 | |
AnnaBridge | 171:3a7713b1edbc | 771 | /* Bit fields for ETM ETMCIDR3 */ |
AnnaBridge | 171:3a7713b1edbc | 772 | #define _ETM_ETMCIDR3_RESETVALUE 0x000000B1UL /**< Default value for ETM_ETMCIDR3 */ |
AnnaBridge | 171:3a7713b1edbc | 773 | #define _ETM_ETMCIDR3_MASK 0x000000FFUL /**< Mask for ETM_ETMCIDR3 */ |
AnnaBridge | 171:3a7713b1edbc | 774 | #define _ETM_ETMCIDR3_PREAMB_SHIFT 0 /**< Shift value for ETM_PREAMB */ |
AnnaBridge | 171:3a7713b1edbc | 775 | #define _ETM_ETMCIDR3_PREAMB_MASK 0xFFUL /**< Bit mask for ETM_PREAMB */ |
AnnaBridge | 171:3a7713b1edbc | 776 | #define _ETM_ETMCIDR3_PREAMB_DEFAULT 0x000000B1UL /**< Mode DEFAULT for ETM_ETMCIDR3 */ |
AnnaBridge | 171:3a7713b1edbc | 777 | #define ETM_ETMCIDR3_PREAMB_DEFAULT (_ETM_ETMCIDR3_PREAMB_DEFAULT << 0) /**< Shifted mode DEFAULT for ETM_ETMCIDR3 */ |
AnnaBridge | 171:3a7713b1edbc | 778 | |
AnnaBridge | 171:3a7713b1edbc | 779 | /** @} End of group EFM32PG12B_ETM */ |
AnnaBridge | 171:3a7713b1edbc | 780 | /** @} End of group Parts */ |
AnnaBridge | 171:3a7713b1edbc | 781 |